<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\impl\gwsynthesis\TangcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\TangcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\TangcartMSX.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov 28 21:53:11 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>29163</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10579</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>176</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>tclock</td>
<td>Base</td>
<td>279.408</td>
<td>3.579
<td>0.000</td>
<td>139.704</td>
<td></td>
<td></td>
<td>tclock_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>46.568</td>
<td>21.474
<td>0.000</td>
<td>23.284</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>46.568</td>
<td>21.474
<td>0.000</td>
<td>23.284</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>93.136</td>
<td>10.737
<td>0.000</td>
<td>46.568</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>139.704</td>
<td>7.158
<td>0.000</td>
<td>69.852</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>21.474(MHz)</td>
<td>29.397(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of tclock!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>tclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>16.627</td>
</tr>
<tr>
<td>2</td>
<td>6.327</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>16.576</td>
</tr>
<tr>
<td>3</td>
<td>6.394</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>16.509</td>
</tr>
<tr>
<td>4</td>
<td>6.485</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>16.417</td>
</tr>
<tr>
<td>5</td>
<td>6.657</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>16.245</td>
</tr>
<tr>
<td>6</td>
<td>6.816</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>16.086</td>
</tr>
<tr>
<td>7</td>
<td>6.966</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>15.936</td>
</tr>
<tr>
<td>8</td>
<td>6.966</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>15.936</td>
</tr>
<tr>
<td>9</td>
<td>8.035</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>15.224</td>
</tr>
<tr>
<td>10</td>
<td>8.111</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>15.148</td>
</tr>
<tr>
<td>11</td>
<td>8.322</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>14.937</td>
</tr>
<tr>
<td>12</td>
<td>8.479</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>14.780</td>
</tr>
<tr>
<td>13</td>
<td>9.212</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>14.047</td>
</tr>
<tr>
<td>14</td>
<td>9.290</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.613</td>
</tr>
<tr>
<td>15</td>
<td>9.347</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.912</td>
</tr>
<tr>
<td>16</td>
<td>9.468</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.435</td>
</tr>
<tr>
<td>17</td>
<td>9.476</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.427</td>
</tr>
<tr>
<td>18</td>
<td>9.567</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.336</td>
</tr>
<tr>
<td>19</td>
<td>9.621</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.282</td>
</tr>
<tr>
<td>20</td>
<td>9.642</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.260</td>
</tr>
<tr>
<td>21</td>
<td>9.709</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.193</td>
</tr>
<tr>
<td>22</td>
<td>9.735</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.167</td>
</tr>
<tr>
<td>23</td>
<td>9.776</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.127</td>
</tr>
<tr>
<td>24</td>
<td>9.778</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/AD[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.481</td>
</tr>
<tr>
<td>25</td>
<td>9.787</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.116</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.479</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_18_s0/Q</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[19]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.479</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_15_s0/Q</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[16]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.552</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_15_s0/Q</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s11/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.552</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_13_s0/Q</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s11/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>5</td>
<td>0.552</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_7_s0/Q</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s9/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>6</td>
<td>0.552</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_4_s0/Q</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s9/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>7</td>
<td>0.555</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_7_s0/Q</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>8</td>
<td>0.555</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_6_s0/Q</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>9</td>
<td>0.555</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_5_s0/Q</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>10</td>
<td>0.555</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_4_s0/Q</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>11</td>
<td>0.555</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_10_s0/Q</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_0_2_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>12</td>
<td>0.555</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_7_s0/Q</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>13</td>
<td>0.555</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_6_s0/Q</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>14</td>
<td>0.555</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>15</td>
<td>0.555</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_4_s0/Q</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>16</td>
<td>0.565</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/wrcntr_2_s0/Q</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_0_s/WAD[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>17</td>
<td>0.568</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/wrcntr_3_s0/Q</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_0_s/WAD[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.581</td>
</tr>
<tr>
<td>18</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_1_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>19</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_0_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>20</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_3_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>21</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_0_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>22</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_2_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>23</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_7_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc46r_exprom_bitsel_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>24</td>
<td>0.570</td>
<td>u_opm/u_ym2151/EG/cyc8r_keyscale_0_s0/Q</td>
<td>u_opm/u_ym2151/EG/cyc9r_egparam_scaled_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>25</td>
<td>0.570</td>
<td>u_opm/u_ym2151/EG/cyc8r_egparam_zero_s0/Q</td>
<td>u_opm/u_ym2151/EG/cyc9r_egparam_zero_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_prev_carry_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>2</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>3</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>4</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>5</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>6</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_4_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>7</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_5_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>8</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_6_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>9</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_7_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>10</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_8_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>11</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_9_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>12</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_10_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>13</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_11_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>14</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_12_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>15</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_13_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>16</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_14_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>17</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_15_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>18</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>19</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>20</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>21</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>22</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_4_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>23</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_5_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>24</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_6_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
<tr>
<td>25</td>
<td>37.579</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.945</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_out0_s1/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>2</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_count_en_s1/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>3</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>4</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>5</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>6</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>7</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>8</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>9</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>10</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>11</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>12</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>13</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>14</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>15</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>16</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>17</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>18</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>19</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>20</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>21</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>22</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>23</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>24</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>25</td>
<td>1.601</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_led_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_led_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_4mhz_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_sound_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg0_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/freq_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/freq_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_opll/u_ikaopll/u_REG/mul_reg[0]_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_opll/u_ikaopll/u_EG/cyc2r_attnlv_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/I2</td>
</tr>
<tr>
<td>10.449</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/F</td>
</tr>
<tr>
<td>11.770</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>12.592</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>13.897</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>14.523</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>15.658</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I1</td>
</tr>
<tr>
<td>16.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>17.770</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
</tr>
<tr>
<td>18.030</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C32</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/DO[1]</td>
</tr>
<tr>
<td>19.319</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_1_G[0]_s0/I1</td>
</tr>
<tr>
<td>20.351</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_1_G[0]_s0/F</td>
</tr>
<tr>
<td>20.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.528, 39.262%; route: 9.641, 57.981%; tC2Q: 0.458, 2.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/I2</td>
</tr>
<tr>
<td>10.449</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/F</td>
</tr>
<tr>
<td>11.770</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>12.592</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>13.897</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>14.523</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>15.658</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I1</td>
</tr>
<tr>
<td>16.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>17.636</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[1]</td>
</tr>
<tr>
<td>17.895</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/DO[2]</td>
</tr>
<tr>
<td>19.200</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_6_G[0]_s0/I1</td>
</tr>
<tr>
<td>20.299</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_6_G[0]_s0/F</td>
</tr>
<tr>
<td>20.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.595, 39.787%; route: 9.522, 57.447%; tC2Q: 0.458, 2.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/I2</td>
</tr>
<tr>
<td>10.449</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/F</td>
</tr>
<tr>
<td>11.770</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>12.592</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>13.897</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>14.523</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>15.658</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I1</td>
</tr>
<tr>
<td>16.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>17.636</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[1]</td>
</tr>
<tr>
<td>17.895</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/DO[3]</td>
</tr>
<tr>
<td>19.200</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_7_G[0]_s0/I1</td>
</tr>
<tr>
<td>20.232</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_7_G[0]_s0/F</td>
</tr>
<tr>
<td>20.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.528, 39.543%; route: 9.522, 57.681%; tC2Q: 0.458, 2.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/I2</td>
</tr>
<tr>
<td>10.449</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/F</td>
</tr>
<tr>
<td>11.770</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>12.592</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>13.897</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>14.523</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>15.658</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I1</td>
</tr>
<tr>
<td>16.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>17.770</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
</tr>
<tr>
<td>18.030</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C32</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/DO[2]</td>
</tr>
<tr>
<td>19.319</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_2_G[0]_s0/I1</td>
</tr>
<tr>
<td>20.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_2_G[0]_s0/F</td>
</tr>
<tr>
<td>20.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.318, 38.485%; route: 9.641, 58.723%; tC2Q: 0.458, 2.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/I2</td>
</tr>
<tr>
<td>10.449</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/F</td>
</tr>
<tr>
<td>11.770</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>12.592</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>13.897</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>14.523</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>15.658</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I1</td>
</tr>
<tr>
<td>16.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>17.636</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[1]</td>
</tr>
<tr>
<td>17.895</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/DO[1]</td>
</tr>
<tr>
<td>18.870</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_5_G[0]_s0/I1</td>
</tr>
<tr>
<td>19.969</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_5_G[0]_s0/F</td>
</tr>
<tr>
<td>19.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.595, 40.598%; route: 9.192, 56.581%; tC2Q: 0.458, 2.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/I2</td>
</tr>
<tr>
<td>10.449</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/F</td>
</tr>
<tr>
<td>11.770</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>12.592</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>13.897</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>14.523</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>15.658</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I1</td>
</tr>
<tr>
<td>16.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>17.636</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[1]</td>
</tr>
<tr>
<td>17.895</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/DO[0]</td>
</tr>
<tr>
<td>19.184</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_4_G[0]_s0/I1</td>
</tr>
<tr>
<td>19.810</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_4_G[0]_s0/F</td>
</tr>
<tr>
<td>19.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.122, 38.058%; route: 9.506, 59.093%; tC2Q: 0.458, 2.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/I2</td>
</tr>
<tr>
<td>10.449</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/F</td>
</tr>
<tr>
<td>11.770</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>12.592</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>13.897</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>14.523</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>15.658</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I1</td>
</tr>
<tr>
<td>16.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>17.770</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
</tr>
<tr>
<td>18.051</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C32</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/DO[0]</td>
</tr>
<tr>
<td>18.838</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>19.660</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>19.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.340, 39.782%; route: 9.138, 57.342%; tC2Q: 0.458, 2.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/I2</td>
</tr>
<tr>
<td>10.449</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/F</td>
</tr>
<tr>
<td>11.770</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>12.592</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>13.897</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>14.523</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>15.658</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I1</td>
</tr>
<tr>
<td>16.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>17.770</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
</tr>
<tr>
<td>18.051</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C32</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/DO[3]</td>
</tr>
<tr>
<td>18.838</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_3_G[0]_s0/I1</td>
</tr>
<tr>
<td>19.660</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_3_G[0]_s0/F</td>
</tr>
<tr>
<td>19.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.340, 39.782%; route: 9.138, 57.342%; tC2Q: 0.458, 2.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/I2</td>
</tr>
<tr>
<td>10.449</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/F</td>
</tr>
<tr>
<td>11.770</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>12.592</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>13.902</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/I2</td>
</tr>
<tr>
<td>14.528</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/F</td>
</tr>
<tr>
<td>15.018</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/I1</td>
</tr>
<tr>
<td>15.840</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>16.655</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s12/I0</td>
</tr>
<tr>
<td>17.457</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s12/F</td>
</tr>
<tr>
<td>18.947</td>
<td>1.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C29</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.235, 40.955%; route: 8.531, 56.034%; tC2Q: 0.458, 3.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/I2</td>
</tr>
<tr>
<td>10.449</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/F</td>
</tr>
<tr>
<td>11.770</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>12.592</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>13.902</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/I2</td>
</tr>
<tr>
<td>14.528</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/F</td>
</tr>
<tr>
<td>15.018</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/I1</td>
</tr>
<tr>
<td>15.840</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>17.140</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s13/I0</td>
</tr>
<tr>
<td>18.166</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s13/F</td>
</tr>
<tr>
<td>18.871</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C33</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.459, 42.639%; route: 8.231, 54.335%; tC2Q: 0.458, 3.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/I2</td>
</tr>
<tr>
<td>10.449</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/F</td>
</tr>
<tr>
<td>11.770</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>12.592</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>13.902</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/I2</td>
</tr>
<tr>
<td>14.528</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/F</td>
</tr>
<tr>
<td>15.018</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/I1</td>
</tr>
<tr>
<td>15.840</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>16.655</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s12/I0</td>
</tr>
<tr>
<td>17.457</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s12/F</td>
</tr>
<tr>
<td>18.661</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.235, 41.741%; route: 8.244, 55.191%; tC2Q: 0.458, 3.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/I2</td>
</tr>
<tr>
<td>10.449</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/F</td>
</tr>
<tr>
<td>11.770</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>12.592</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>13.902</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/I2</td>
</tr>
<tr>
<td>14.528</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/F</td>
</tr>
<tr>
<td>15.018</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/I1</td>
</tr>
<tr>
<td>15.840</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>17.140</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s13/I0</td>
</tr>
<tr>
<td>18.166</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s13/F</td>
</tr>
<tr>
<td>18.504</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.459, 43.700%; route: 7.863, 53.199%; tC2Q: 0.458, 3.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/I2</td>
</tr>
<tr>
<td>10.449</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/F</td>
</tr>
<tr>
<td>11.770</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>12.592</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>13.897</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>14.523</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>15.658</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I1</td>
</tr>
<tr>
<td>16.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>17.770</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.237, 37.282%; route: 8.352, 59.455%; tC2Q: 0.458, 3.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>10.168</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/I1</td>
</tr>
<tr>
<td>10.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/F</td>
</tr>
<tr>
<td>12.317</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/I2</td>
</tr>
<tr>
<td>13.349</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/F</td>
</tr>
<tr>
<td>15.157</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C25</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_1_s/AD[3]</td>
</tr>
<tr>
<td>15.416</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_1_s/DO[0]</td>
</tr>
<tr>
<td>16.237</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_4_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_4_G[0]_s0/F</td>
</tr>
<tr>
<td>17.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_4_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.276, 38.760%; route: 7.878, 57.873%; tC2Q: 0.458, 3.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/I2</td>
</tr>
<tr>
<td>10.449</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/F</td>
</tr>
<tr>
<td>11.770</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>12.592</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>13.897</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>14.523</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>15.658</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I1</td>
</tr>
<tr>
<td>16.284</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>17.636</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C33</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.237, 37.643%; route: 8.217, 59.063%; tC2Q: 0.458, 3.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.850</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s9/I1</td>
</tr>
<tr>
<td>10.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C31[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s9/F</td>
</tr>
<tr>
<td>12.210</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>13.242</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>14.725</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_1_0_s/AD[0]</td>
</tr>
<tr>
<td>15.005</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C32</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_1_0_s/DO[2]</td>
</tr>
<tr>
<td>16.126</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_2_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.158</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_2_G[0]_s0/F</td>
</tr>
<tr>
<td>17.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_2_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.441, 40.498%; route: 7.536, 56.090%; tC2Q: 0.458, 3.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>10.168</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/I1</td>
</tr>
<tr>
<td>10.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/F</td>
</tr>
<tr>
<td>12.335</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>13.157</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>14.818</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C24</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_0_0_s/AD[1]</td>
</tr>
<tr>
<td>15.077</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_0_0_s/DO[3]</td>
</tr>
<tr>
<td>16.051</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_3_G[0]_s0/I0</td>
</tr>
<tr>
<td>17.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_3_G[0]_s0/F</td>
</tr>
<tr>
<td>17.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.066, 37.732%; route: 7.902, 58.855%; tC2Q: 0.458, 3.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>10.168</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/I1</td>
</tr>
<tr>
<td>10.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/F</td>
</tr>
<tr>
<td>12.317</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/I2</td>
</tr>
<tr>
<td>13.349</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/F</td>
</tr>
<tr>
<td>15.157</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C25</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_1_s/AD[3]</td>
</tr>
<tr>
<td>15.416</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_1_s/DO[1]</td>
</tr>
<tr>
<td>16.237</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_5_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.059</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_5_G[0]_s0/F</td>
</tr>
<tr>
<td>17.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_5_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.999, 37.488%; route: 7.878, 59.076%; tC2Q: 0.458, 3.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>10.168</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/I1</td>
</tr>
<tr>
<td>10.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/F</td>
</tr>
<tr>
<td>12.317</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/I2</td>
</tr>
<tr>
<td>13.349</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/F</td>
</tr>
<tr>
<td>15.157</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C25</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_1_s/AD[3]</td>
</tr>
<tr>
<td>15.416</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_1_s/DO[3]</td>
</tr>
<tr>
<td>15.906</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_7_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_7_G[0]_s0/F</td>
</tr>
<tr>
<td>17.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_7_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.276, 39.725%; route: 7.547, 56.824%; tC2Q: 0.458, 3.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>10.168</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/I1</td>
</tr>
<tr>
<td>10.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/F</td>
</tr>
<tr>
<td>12.335</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>13.157</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>14.818</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C24</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_0_0_s/AD[1]</td>
</tr>
<tr>
<td>15.098</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_0_0_s/DO[2]</td>
</tr>
<tr>
<td>15.885</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_2_G[0]_s0/I0</td>
</tr>
<tr>
<td>16.984</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_2_G[0]_s0/F</td>
</tr>
<tr>
<td>16.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_2_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.088, 38.369%; route: 7.714, 58.175%; tC2Q: 0.458, 3.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>10.168</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/I1</td>
</tr>
<tr>
<td>10.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/F</td>
</tr>
<tr>
<td>12.335</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>13.157</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>14.818</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C24</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_0_0_s/AD[1]</td>
</tr>
<tr>
<td>15.098</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>15.885</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_0_G[0]_s0/I0</td>
</tr>
<tr>
<td>16.917</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_0_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.021, 38.056%; route: 7.714, 58.471%; tC2Q: 0.458, 3.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.850</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s9/I1</td>
</tr>
<tr>
<td>10.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C31[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s9/F</td>
</tr>
<tr>
<td>12.210</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>13.242</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>14.725</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_1_0_s/AD[0]</td>
</tr>
<tr>
<td>15.005</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C32</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_1_0_s/DO[1]</td>
</tr>
<tr>
<td>15.792</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_1_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.891</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C31[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_1_G[0]_s0/F</td>
</tr>
<tr>
<td>16.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[2][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C31[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.508, 41.829%; route: 7.201, 54.690%; tC2Q: 0.458, 3.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>10.168</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/I1</td>
</tr>
<tr>
<td>10.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/F</td>
</tr>
<tr>
<td>12.317</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/I2</td>
</tr>
<tr>
<td>13.349</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/F</td>
</tr>
<tr>
<td>15.157</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C25</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_1_s/AD[3]</td>
</tr>
<tr>
<td>15.438</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_1_s/DO[2]</td>
</tr>
<tr>
<td>16.224</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_6_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.850</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_6_G[0]_s0/F</td>
</tr>
<tr>
<td>16.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_6_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.825, 36.756%; route: 7.844, 59.753%; tC2Q: 0.458, 3.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>9.350</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/I2</td>
</tr>
<tr>
<td>10.449</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s17/F</td>
</tr>
<tr>
<td>11.770</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>12.592</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>13.413</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_0_s9/I2</td>
</tr>
<tr>
<td>14.512</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_0_s9/F</td>
</tr>
<tr>
<td>14.517</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_0_s8/I1</td>
</tr>
<tr>
<td>15.549</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C28[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_0_s8/F</td>
</tr>
<tr>
<td>17.205</td>
<td>1.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.116, 45.366%; route: 6.907, 51.234%; tC2Q: 0.458, 3.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_5_s0/Q</td>
</tr>
<tr>
<td>4.989</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s6/F</td>
</tr>
<tr>
<td>6.995</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>10.168</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/I1</td>
</tr>
<tr>
<td>10.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s9/F</td>
</tr>
<tr>
<td>12.335</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>13.157</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>14.991</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C26</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
</tr>
<tr>
<td>15.250</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_0_s/DO[1]</td>
</tr>
<tr>
<td>15.740</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_1_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.839</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_1_G[0]_s0/F</td>
</tr>
<tr>
<td>16.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_1_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.066, 38.627%; route: 7.591, 57.879%; tC2Q: 0.458, 3.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_18_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_18_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.750</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_15_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_15_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.750</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[2][B]</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_15_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C7[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc9r_previous_phase_15_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s11/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s11/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C8</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[2][A]</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_13_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C7[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc9r_previous_phase_13_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s11/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s11/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C8</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[1][B]</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_7_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C14[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc9r_previous_phase_7_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s9/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s9/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C14</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_4_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc9r_previous_phase_4_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s9/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s9/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C14</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[2][B]</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_7_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C12[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc18r_current_phase_7_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C13</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[2][A]</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C12[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc18r_current_phase_6_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C13</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_5_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C12[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc18r_current_phase_5_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C13</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_4_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C12[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc18r_current_phase_4_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C13</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>u_opm/u_ym2151/PG/cyc18r_current_phase_10_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc18r_current_phase_10_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_0_2_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_0_2_s/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C16</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[1][B]</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_7_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C44[1][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_7_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C44</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C44</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[1][A]</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C44[1][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_6_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C44</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C44</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][B]</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_5_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C44[0][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_5_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C44</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C44</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_4_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C44[0][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_4_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C44</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C44</td>
<td>u_opll/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/wrcntr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/wrcntr_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C18[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/wrcntr_2_s0/Q</td>
</tr>
<tr>
<td>4.242</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_0_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_0_s/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C18</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 42.280%; tC2Q: 0.333, 57.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/wrcntr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/wrcntr_3_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R25C18[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/wrcntr_3_s0/Q</td>
</tr>
<tr>
<td>4.245</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_0_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_0_s/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C18</td>
<td>u_opm/u_ym2151/PG/phasesr_mode_bram.u_cyc19r_cyc40r_phase_sr/sr_bram_sr_bram_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 42.601%; tC2Q: 0.333, 57.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_1_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C3[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_1_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc52r_level_signed_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_1_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C3[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C4[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc50r_level_signed_0_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_0_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C4[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_3_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc50r_level_signed_3_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_3_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C4[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C4[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc49r_level_signed_0_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc50r_level_signed_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_0_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C4[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc49r_level_signed_2_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc50r_level_signed_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_2_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc46r_exprom_bitsel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_7_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C2[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc45r_logsin_saturated_7_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc46r_exprom_bitsel_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc46r_exprom_bitsel_1_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C2[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc46r_exprom_bitsel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/EG/cyc8r_keyscale_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/EG/cyc9r_egparam_scaled_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>u_opm/u_ym2151/EG/cyc8r_keyscale_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/EG/cyc8r_keyscale_0_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/EG/cyc9r_egparam_scaled_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td>u_opm/u_ym2151/EG/cyc9r_egparam_scaled_0_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[2][A]</td>
<td>u_opm/u_ym2151/EG/cyc9r_egparam_scaled_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/EG/cyc8r_egparam_zero_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/EG/cyc9r_egparam_zero_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>u_opm/u_ym2151/EG/cyc8r_egparam_zero_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/EG/cyc8r_egparam_zero_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/EG/cyc9r_egparam_zero_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>u_opm/u_ym2151/EG/cyc9r_egparam_zero_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>u_opm/u_ym2151/EG/cyc9r_egparam_zero_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_prev_carry_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_prev_carry_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_prev_carry_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[0][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_prev_carry_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_0_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_1_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_2_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_3_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_4_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_5_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_6_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_7_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_8_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_9_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_10_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_11_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_12_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_13_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_14_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_15_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/base_value_sr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_0_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/base_value_sr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_1_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/base_value_sr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_2_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/base_value_sr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_3_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/base_value_sr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_4_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/base_value_sr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[2][B]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_5_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[2][B]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/base_value_sr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_6_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>u_opm/u_ym2151/LFO/base_value_sr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>3.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>12.669</td>
<td>3.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 12.286%; route: 7.388, 82.590%; tC2Q: 0.458, 5.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_out0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_out0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_out0_s1/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_out0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_count_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_count_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_count_en_s1/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_count_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C29[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_3_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_3_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_3_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C30[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_3_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_3_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>713</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3852</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_led_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_led_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_led_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_led_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_led_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_led_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_4mhz_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_4mhz_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_4mhz_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_sound_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_sound_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_sound_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg0_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg0_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg0_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/freq_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/freq_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/freq_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/freq_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/freq_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/freq_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_opll/u_ikaopll/u_REG/mul_reg[0]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_opll/u_ikaopll/u_REG/mul_reg[0]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_opll/u_ikaopll/u_REG/mul_reg[0]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_opll/u_ikaopll/u_EG/cyc2r_attnlv_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_opll/u_ikaopll/u_EG/cyc2r_attnlv_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_opll/u_ikaopll/u_EG/cyc2r_attnlv_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3852</td>
<td>clk</td>
<td>6.275</td>
<td>0.262</td>
</tr>
<tr>
<td>1341</td>
<td>synced_mrst_n_59</td>
<td>34.511</td>
<td>2.552</td>
</tr>
<tr>
<td>713</td>
<td>ff_reset[6]</td>
<td>33.390</td>
<td>2.923</td>
</tr>
<tr>
<td>573</td>
<td>n86_4</td>
<td>31.821</td>
<td>3.479</td>
</tr>
<tr>
<td>267</td>
<td>n236_11</td>
<td>31.821</td>
<td>3.468</td>
</tr>
<tr>
<td>216</td>
<td>n16_10</td>
<td>37.191</td>
<td>2.797</td>
</tr>
<tr>
<td>171</td>
<td>m_nc_sel_z_6</td>
<td>32.901</td>
<td>4.128</td>
</tr>
<tr>
<td>114</td>
<td>n672_5</td>
<td>39.940</td>
<td>4.388</td>
</tr>
<tr>
<td>108</td>
<td>n360_10</td>
<td>31.282</td>
<td>3.792</td>
</tr>
<tr>
<td>106</td>
<td>n26_8</td>
<td>34.065</td>
<td>3.592</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C3</td>
<td>95.83%</td>
</tr>
<tr>
<td>R20C29</td>
<td>94.44%</td>
</tr>
<tr>
<td>R4C16</td>
<td>93.06%</td>
</tr>
<tr>
<td>R16C6</td>
<td>93.06%</td>
</tr>
<tr>
<td>R5C17</td>
<td>91.67%</td>
</tr>
<tr>
<td>R18C21</td>
<td>91.67%</td>
</tr>
<tr>
<td>R15C15</td>
<td>91.67%</td>
</tr>
<tr>
<td>R22C36</td>
<td>90.28%</td>
</tr>
<tr>
<td>R11C10</td>
<td>90.28%</td>
</tr>
<tr>
<td>R20C14</td>
<td>90.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
