$date
	Fri Dec 18 19:26:55 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_nandnor $end
$var wire 2 ! y [1:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module ob $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 2 $ y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 $
0#
0"
b11 !
$end
#20
b10 !
b10 $
1#
#40
0#
1"
#60
b0 !
b0 $
1#
#80
