INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ljubomir/Documents/VHDL - vezbanje/SIPO/SIPO.srcs/sim_1/new/registar_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registar_tb'
