<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano100BN Series BSP: C:/Users/yachen/workzone/bsp/nano100bbsp/Library/StdDriver/inc/clk.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano100BN Series BSP
   &#160;<span id="projectnumber">V3.03.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano100BN Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e4d6fc7985037f1aa8a08cd2e2128471.html">nano100bbsp</a></li><li class="navelem"><a class="el" href="dir_3d83623d945672da9564450d60a68063.html">Library</a></li><li class="navelem"><a class="el" href="dir_c68e13ee37eb577ed551e16c8ed263ac.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_9f29379c9427afdcf8530b37a3737d17.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">clk.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="clk_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#ifndef __CLK_H__</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define __CLK_H__</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;{</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1945b4b6d468e1abfb070d370cf07cb8">   34</a></span>&#160;<span class="preprocessor">#define FREQ_128MHZ       128000000</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga42903fd1c8b6350e115f5fcbd482ddc0">   35</a></span>&#160;<span class="preprocessor">#define FREQ_120MHZ       120000000</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2f868cd2dfa8aaa27518bcab49d63e8">   36</a></span>&#160;<span class="preprocessor">#define FREQ_48MHZ         48000000</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacfa3841d13145bcd5211a6d9463dba4a">   37</a></span>&#160;<span class="preprocessor">#define FREQ_42MHZ         42000000</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga36140d28e8333e89f0cb81eb48a77351">   38</a></span>&#160;<span class="preprocessor">#define FREQ_32MHZ         32000000</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a5d1ea18e1cd359bcfb1c949e083d59">   39</a></span>&#160;<span class="preprocessor">#define FREQ_24MHZ         24000000</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3b69b816e2b69b86048ae0c868904978">   40</a></span>&#160;<span class="preprocessor">#define FREQ_12MHZ         12000000</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/********************* Bit definition of PWRCTL register **********************/</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga193c6b1ecaaf9951282a54655eb0c6d5">   43</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HXT_EN         (0x1UL&lt;&lt;CLK_PWRCTL_HXT_EN_Pos)      </span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac75bc679141334227a494095eaf36bc7">   44</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_LXT_EN         (0x1UL&lt;&lt;CLK_PWRCTL_LXT_EN_Pos)      </span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6f49b975fc3e950dd02a6c3e06da3573">   45</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HIRC_EN        (0x1UL&lt;&lt;CLK_PWRCTL_HIRC_EN_Pos)     </span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga732443b087a6a682e84da94044de8395">   46</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_LIRC_EN        (0x1UL&lt;&lt;CLK_PWRCTL_LIRC_EN_Pos)     </span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b475aaba315994e908dbba884f449cd">   47</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_DELY_EN        (0x1UL&lt;&lt;CLK_PWRCTL_WK_DLY_Pos)      </span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga91e2072b9561418e42f04bc7875e7b5b">   48</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_WAKEINT_EN     (0x1UL&lt;&lt;CLK_PWRCTL_PD_WK_IE_Pos)    </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaee31cd94822697e07816fa51b5ca3a0b">   49</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_PWRDOWN_EN     (0x1UL&lt;&lt;CLK_PWRCTL_PD_EN_Pos)       </span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga46cf5485d8a0f3a11f09c23be8225fbe">   50</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HXT_SELXT      (0x1UL&lt;&lt;CLK_PWRCTL_HXT_SELXT_Pos)   </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga743054e3075192627340d3ab7e10fcf7">   51</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HXT_GAIN       (0x1UL&lt;&lt;CLK_PWRCTL_HXT_GAIN_Pos)    </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga691f10e701e91a07c2e57ffbd71ac7ac">   52</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_LXT_SCNT       (0x1UL&lt;&lt;CLK_PWRCTL_LXT_SCNT_Pos)    </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of AHBCLK register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab547565a599bd632ef91326762ac98a6">   56</a></span>&#160;<span class="preprocessor">#define CLK_AHBCLK_GPIO_EN        (0x1UL&lt;&lt;CLK_AHBCLK_GPIO_EN_Pos)      </span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76205366ed251f25107cf9d0c8a4d626">   57</a></span>&#160;<span class="preprocessor">#define CLK_AHBCLK_DMA_EN         (0x1UL&lt;&lt;CLK_AHBCLK_DMA_EN_Pos)       </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga48565dccc7fd76e3d61c45d1beaa3ec7">   58</a></span>&#160;<span class="preprocessor">#define CLK_AHBCLK_ISP_EN         (0x1UL&lt;&lt;CLK_AHBCLK_ISP_EN_Pos)       </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac984f0748aa107c519032c3b40292e51">   59</a></span>&#160;<span class="preprocessor">#define CLK_AHBCLK_EBI_EN         (0x1UL&lt;&lt;CLK_AHBCLK_EBI_EN_Pos)       </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac6a75839395ba5720740cf95d5de8a4c">   60</a></span>&#160;<span class="preprocessor">#define CLK_AHBCLK_SRAM_EN        (0x1UL&lt;&lt;CLK_AHBCLK_SRAM_EN_Pos)      </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53798f4e7ccbe96ab2b4a05284dd2f4d">   61</a></span>&#160;<span class="preprocessor">#define CLK_AHBCLK_TICK_EN        (0x1UL&lt;&lt;CLK_AHBCLK_TICK_EN_Pos)      </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of APBCLK register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1c7bfa98982784f6ffbd021d86951b11">   64</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_WDT_EN         (0x1UL&lt;&lt;CLK_APBCLK_WDT_EN_Pos)       </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac0f47a107761dd520a1170d5d82f8d7d">   65</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_RTC_EN         (0x1UL&lt;&lt;CLK_APBCLK_RTC_EN_Pos)       </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3f922504070a653e115fe90998462c5">   66</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_TMR0_EN        (0x1UL&lt;&lt;CLK_APBCLK_TMR0_EN_Pos)      </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6aba478d6e73ca1482d9b46d0b9714c5">   67</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_TMR1_EN        (0x1UL&lt;&lt;CLK_APBCLK_TMR1_EN_Pos)      </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga37c22f94fc870ad134eae102a339cfd4">   68</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_TMR2_EN        (0x1UL&lt;&lt;CLK_APBCLK_TMR2_EN_Pos)      </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb2aac69d7c820c5f3d8ccd54f571a42">   69</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_TMR3_EN        (0x1UL&lt;&lt;CLK_APBCLK_TMR3_EN_Pos)      </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab7e206ad23420ff2e9543f1f847997fa">   70</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_FDIV_EN        (0x1UL&lt;&lt;CLK_APBCLK_FDIV_EN_Pos)      </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8625f5fd482c29e7dca964466d62437b">   71</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_SC2_EN         (0x1UL&lt;&lt;CLK_APBCLK_SC2_EN_Pos)       </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7384ef1cda5a921eb49dea43c4f91a23">   72</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_I2C0_EN        (0x1UL&lt;&lt;CLK_APBCLK_I2C0_EN_Pos)      </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9796146061e1666e00a6c79a61214362">   73</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_I2C1_EN        (0x1UL&lt;&lt;CLK_APBCLK_I2C1_EN_Pos)      </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2dc470659b5caa20d9a69effee95e53">   74</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_SPI0_EN        (0x1UL&lt;&lt;CLK_APBCLK_SPI0_EN_Pos)      </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad087801330ec514a6a08ba49c0f8f72">   75</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_SPI1_EN        (0x1UL&lt;&lt;CLK_APBCLK_SPI1_EN_Pos)      </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab71c53b5be19015b9d85195f1d4a7fff">   76</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_SPI2_EN        (0x1UL&lt;&lt;CLK_APBCLK_SPI2_EN_Pos)      </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga12482f15d82164ee088b5e043ba40bd2">   77</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_UART0_EN       (0x1UL&lt;&lt;CLK_APBCLK_UART0_EN_Pos)     </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga93064ca01354e420a5dc3cdaa47976de">   78</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_UART1_EN       (0x1UL&lt;&lt;CLK_APBCLK_UART1_EN_Pos)     </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga264793630f98e2fe12787ed18988d0cc">   79</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_PWM0_CH01_EN   (0x1UL&lt;&lt;CLK_APBCLK_PWM0_CH01_EN_Pos) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1597b1c6b50b5932fd0e03c1aca1d872">   80</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_PWM0_CH23_EN   (0x1UL&lt;&lt;CLK_APBCLK_PWM0_CH23_EN_Pos) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ac5e81275911994224493737480b29a">   81</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_PWM1_CH01_EN   (0x1UL&lt;&lt;CLK_APBCLK_PWM1_CH01_EN_Pos) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbab413f35c24290069b850c73b66fba">   82</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_PWM1_CH23_EN   (0x1UL&lt;&lt;CLK_APBCLK_PWM1_CH23_EN_Pos) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gada303e8cb54d56247f48c62ef0e2a867">   83</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_DAC_EN         (0x1UL&lt;&lt;CLK_APBCLK_DAC_EN_Pos)       </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac73d50fee856eb55e9f29c7eea02d0ad">   84</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_LCD_EN         (0x1UL&lt;&lt;CLK_APBCLK_LCD_EN_Pos)       </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga257c3036ecc48733786635951552bcc1">   85</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_USBD_EN        (0x1UL&lt;&lt;CLK_APBCLK_USBD_EN_Pos)      </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9d85b0d6b91bfa9124a1db654f4e3fd5">   86</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_ADC_EN         (0x1UL&lt;&lt;CLK_APBCLK_ADC_EN_Pos)       </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga651d34bb86255cf1d5309e98aef4fee9">   87</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_I2S_EN         (0x1UL&lt;&lt;CLK_APBCLK_I2S_EN_Pos)       </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7bbf81f0794c59e7bbf11d707cb59c70">   88</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_SC0_EN         (0x1UL&lt;&lt;CLK_APBCLK_SC0_EN_Pos)       </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga55d14a8cf7347d05a7a20fc0c5d600ba">   89</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_SC1_EN         (0x1UL&lt;&lt;CLK_APBCLK_SC1_EN_Pos)       </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of CLKSTATUS register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae6d48a5483bf8fa4e3fb4580344922c9">   92</a></span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_HXT_STB     (0x1UL&lt;&lt;CLK_CLKSTATUS_HXT_STB_Pos)       </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga699538651c0ee33ae0f372d5c989cdf8">   93</a></span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_LXT_STB     (0x1UL&lt;&lt;CLK_CLKSTATUS_LXT_STB_Pos)       </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac8dee9e78eb0ac84425cb01aa2bdcdb9">   94</a></span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_PLL_STB     (0x1UL&lt;&lt;CLK_CLKSTATUS_PLL_STB_Pos)       </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad55adf4b619e4557aebd0e0f46151ead">   95</a></span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_LIRC_STB    (0x1UL&lt;&lt;CLK_CLKSTATUS_LIRC_STB_Pos)      </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga23412d96858cc0796764ff49ace7936a">   96</a></span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_HIRC_STB    (0x1UL&lt;&lt;CLK_CLKSTATUS_HIRC_STB_Pos)      </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596e15f54ce398f555d750be53e0d7b3">   97</a></span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_CLK_SW_FAIL (0x1UL&lt;&lt;CLK_CLKSTATUS_CLK_SW_FAIL_Pos)   </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of CLKSEL0 register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8960bacee034e54d5885fe0b1106c4ec">  101</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLK_S_HXT    (0UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)     </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4b2d4325fe63925bc8d2a962a91bc962">  102</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLK_S_LXT    (1UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)     </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3399b4fa416b9e84a25040adf4b3a8c">  103</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLK_S_PLL    (2UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)     </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbbe76abb6aba125cdee4bc334de5df3">  104</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLK_S_LIRC   (3UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)     </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafa76a76292a6fbe63388a660f4f6d0f4">  105</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLK_S_HIRC   (7UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)     </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of CLKSEL1 register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2408361efa3ad75098df7d0cf1c4a617">  108</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_LCD_S_LXT     (0x0UL&lt;&lt;CLK_CLKSEL1_LCD_S_Pos)      </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b57c2277d211f34c22b368b6c123edd">  110</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1_S_HXT    (0x0UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)     </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae24383c90ecdfe4dd4c5e5b8129aa417">  111</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1_S_LXT    (0x1UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)     </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4716fba4deebbaa1bd1ccc0d9156229d">  112</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1_S_LIRC   (0x2UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)     </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa1446cbaa99e05d774ff9a0ee4b901f9">  113</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1_S_EXT    (0x3UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)     </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga89f322b1f8c95cb5cbddc27a262d217a">  114</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1_S_HIRC   (0x4UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)     </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadd2d3aceefc073681958ce8d8617a78b">  116</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0_S_HXT    (0x0UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)     </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga12f72b176611700156304e337b7046c8">  117</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0_S_LXT    (0x1UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)     </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaacc4f9786f0f902314b852a1b0460c10">  118</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0_S_LIRC   (0x2UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)     </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf1bf4ddaaedc1e98e246e4408838b5c7">  119</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0_S_EXT    (0x3UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)     </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga58dcc6ddbec0c8f862a866e7f8d4a57c">  120</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0_S_HIRC   (0x4UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)     </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabe9aa06a3fc2a2f9c1b528387f48ce21">  122</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH01_S_HXT   (0x0UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)  </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga51aa0eef247312c2ffdc81bd2c10916d">  123</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH01_S_LXT   (0x1UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)  </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf146b3a9dec09cc487d822a0a11b7216">  124</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH01_S_HCLK  (0x2UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)  </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga598bbd49e026d7419ebcf27aeaddb78d">  125</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH01_S_HIRC  (0x3UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)  </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad37eb57a86333b1b1f8d3bf74d818d80">  127</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH23_S_HXT   (0x0UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)  </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3f9a987d47adf5a3a265c22877dc6b">  128</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH23_S_LXT   (0x1UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)  </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga87f358861811ed7be1ee74e2058d2b17">  129</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH23_S_HCLK  (0x2UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)  </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86cd39b40c1b127a0943306d6a385425">  130</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH23_S_HIRC  (0x3UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)  </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7aefb44f5382a0e3a6b4f002e217d501">  132</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADC_S_HXT     (0x0UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)      </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0312953310aea7eb372e8032f070e462">  133</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADC_S_LXT     (0x1UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)      </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa1929cf27149b28add2c5544493bf35c">  134</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADC_S_PLL     (0x2UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)      </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f350585f3146aba766df2e08beaacee">  135</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADC_S_HIRC    (0x3UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)      </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf0023441a063fc52befee33fef7c36dc">  137</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_UART_S_HXT    (0x0UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)     </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefed935fe3bb6a4d446f9913d29b1fb8">  138</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_UART_S_LXT    (0x1UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)     </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga098a17542861689c7a0c0ab559f2b65f">  139</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_UART_S_PLL    (0x2UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)     </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga206b01a15bf8697ddc419240988ca968">  140</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_UART_S_HIRC   (0x3UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)     </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of CLKSEL2 register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7537e5dc7b197bf1b3161793ea50d78a">  143</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SPI2_S_PLL    (0x0UL&lt;&lt;CLK_CLKSEL2_SPI2_S_Pos)     </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacd81fc89bb8675b5c7a0347bfd582429">  144</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SPI2_S_HCLK   (0x1UL&lt;&lt;CLK_CLKSEL2_SPI2_S_Pos)     </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac3b4756c56b653644fe6310738902e29">  146</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SPI1_S_PLL    (0x0UL&lt;&lt;CLK_CLKSEL2_SPI1_S_Pos)     </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3ab435fa967f10af0997d3d51b95fc7f">  147</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SPI1_S_HCLK   (0x1UL&lt;&lt;CLK_CLKSEL2_SPI1_S_Pos)     </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae2b9a6d24e23bce0ce3ed1512d4e7e07">  149</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SPI0_S_PLL    (0x0UL&lt;&lt;CLK_CLKSEL2_SPI0_S_Pos)     </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga66e079ad947a57568ac97d664878e23e">  150</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SPI0_S_HCLK   (0x1UL&lt;&lt;CLK_CLKSEL2_SPI0_S_Pos)     </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd8232ca6e94d55c338a2c123cae4606">  152</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SC_S_HXT      (0x0UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)       </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86245cfcfc8f11ffd6a52dad1b4079c7">  153</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SC_S_PLL      (0x1UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)       </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad45cd1655ab612ac0746edbc533b48a4">  154</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SC_S_HIRC     (0x2UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)       </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae3886272ea75082d5bc96fdb3cdcee58">  156</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_I2S_S_HXT      (0x0UL&lt;&lt;CLK_CLKSEL2_I2S_S_Pos)       </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga25563eb79aa17a47643a53906b2f4d5a">  157</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_I2S_S_PLL      (0x1UL&lt;&lt;CLK_CLKSEL2_I2S_S_Pos)       </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacd09de033ec7088a5ede3d2f3871ba45">  158</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_I2S_S_HIRC     (0x2UL&lt;&lt;CLK_CLKSEL2_I2S_S_Pos)       </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga37f46d860270950115d46a1dea6a4e2b">  160</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR3_S_HXT    (0x0UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)     </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3084bb665c85e6398c8ebb1d6774808f">  161</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR3_S_LXT    (0x1UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)     </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga23cc604c412dbbae0008cef2821a4437">  162</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR3_S_LIRC   (0x2UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)     </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga62e8c44d1fb5e5ab32bbae7b4970e808">  163</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR3_S_EXT    (0x3UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)     </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaafb9f0a9e62bee53a9b61190c00a075e">  164</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR3_S_HIRC   (0x4UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)     </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5353449e3078a5cd3e2e01ecdad88274">  166</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR2_S_HXT    (0x0UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)     </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf9c7c52c3cefd37e8928b3b85dd46de4">  167</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR2_S_LXT    (0x1UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)     </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04520ce1584892b255f889d970d58e2e">  168</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR2_S_LIRC   (0x2UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)     </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga472ba16681c8f31cc4b3401067437578">  169</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR2_S_EXT    (0x3UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)     </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga60ccb6108180f1fe14372c7e4806ec9a">  170</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR2_S_HIRC   (0x4UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)     </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac6cb07056c980fac08de0cf055d1dcbc">  172</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1_CH01_S_HXT   (0x0UL&lt;&lt;CLK_CLKSEL2_PWM1_CH01_S_Pos)  </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab46a77b1f6cf13949d89746742325dd0">  173</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1_CH01_S_LXT   (0x1UL&lt;&lt;CLK_CLKSEL2_PWM1_CH01_S_Pos)  </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaee49b410025736ba52de6bdf8777d796">  174</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1_CH01_S_HCLK  (0x2UL&lt;&lt;CLK_CLKSEL2_PWM1_CH01_S_Pos)  </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga43f1e8d0d1c426eae85653a7cc257501">  175</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1_CH01_S_HIRC  (0x3UL&lt;&lt;CLK_CLKSEL2_PWM1_CH01_S_Pos)  </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad738bf821f826b8310227f03d65a8acc">  177</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1_CH23_S_HXT   (0x0UL&lt;&lt;CLK_CLKSEL2_PWM1_CH23_S_Pos)  </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad03e24fe8031326411ff5b767bb184de">  178</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1_CH23_S_LXT   (0x1UL&lt;&lt;CLK_CLKSEL2_PWM1_CH23_S_Pos)  </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab248c59b67298e14758c6203cccd6685">  179</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1_CH23_S_HCLK  (0x2UL&lt;&lt;CLK_CLKSEL2_PWM1_CH23_S_Pos)  </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad13badbe6f8ea0ffe397a923f87f444b">  180</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM1_CH23_S_HIRC  (0x3UL&lt;&lt;CLK_CLKSEL2_PWM1_CH23_S_Pos)  </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5f7b629572cc9980fdd57f41b63c4856">  182</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_FRQDIV_S_HXT      (0x0UL&lt;&lt;CLK_CLKSEL2_FRQDIV_S_Pos)     </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5185bc160d2abd9d5f975bedb13b8300">  183</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_FRQDIV_S_LXT      (0x1UL&lt;&lt;CLK_CLKSEL2_FRQDIV_S_Pos)     </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga92323b24a0cbd1758806707455bb66bf">  184</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_FRQDIV_S_HCLK     (0x2UL&lt;&lt;CLK_CLKSEL2_FRQDIV_S_Pos)     </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5da69bfa8ce4349bce69fd1b42a80ed6">  185</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_FRQDIV_S_HIRC     (0x3UL&lt;&lt;CLK_CLKSEL2_FRQDIV_S_Pos)     </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of CLKDIV0 register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa2203c161439a832e436d08e783b952">  188</a></span>&#160;<span class="preprocessor">#define CLK_HCLK_CLK_DIVIDER(x)     (((x-1)&lt;&lt; CLK_CLKDIV0_HCLK_N_Pos) &amp; CLK_CLKDIV0_HCLK_N_Msk)  </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca9fdb0c4e3f06fe58b198f7d9cce184">  189</a></span>&#160;<span class="preprocessor">#define CLK_USB_CLK_DIVIDER(x)      (((x-1)&lt;&lt; CLK_CLKDIV0_USB_N_Pos) &amp; CLK_CLKDIV0_USB_N_Msk)    </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga63f2cae87030608576a7f1e10e1578a9">  190</a></span>&#160;<span class="preprocessor">#define CLK_UART_CLK_DIVIDER(x)     (((x-1)&lt;&lt; CLK_CLKDIV0_UART_N_Pos) &amp; CLK_CLKDIV0_UART_N_Msk)  </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga64ac94619889e42c223046ccadc0666e">  191</a></span>&#160;<span class="preprocessor">#define CLK_ADC_CLK_DIVIDER(x)      (((x-1)&lt;&lt; CLK_CLKDIV0_ADC_N_Pos)  &amp; CLK_CLKDIV0_ADC_N_Msk)   </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9070f5cdb0aece5cd6b4174fbd10b647">  192</a></span>&#160;<span class="preprocessor">#define CLK_SC0_CLK_DIVIDER(x)      (((x-1)&lt;&lt; CLK_CLKDIV0_SC0_N_Pos)  &amp; CLK_CLKDIV0_SC0_N_Msk)   </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaba7c67a25972a45b5ffb7eadae499628">  193</a></span>&#160;<span class="preprocessor">#define CLK_I2S_CLK_DIVIDER(x)      (((x-1)&lt;&lt; CLK_CLKDIV0_I2S_N_Pos)  &amp; CLK_CLKDIV0_I2S_N_Msk)   </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of CLKDIV1 register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0ebf7443dedfd8d6713a9ef6dd1a5e7a">  196</a></span>&#160;<span class="preprocessor">#define CLK_SC2_CLK_DIVIDER(x)      (((x-1)&lt;&lt; CLK_CLKDIV1_SC2_N_Pos ) &amp; CLK_CLKDIV1_SC2_N_Msk)   </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga286ed715914961985c6a352ef4e63733">  197</a></span>&#160;<span class="preprocessor">#define CLK_SC1_CLK_DIVIDER(x)      (((x-1)&lt;&lt; CLK_CLKDIV1_SC1_N_Pos ) &amp; CLK_CLKDIV1_SC1_N_Msk)   </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of SysTick register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">  200</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_STCLKSEL_HCLK         (1)     </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa8e4b29dfc7af52a5edfddb04dbc48d">  201</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_STCLKSEL_HCLK_DIV8    (2)     </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of PLLCTL register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c9ca98ce8d867a53282e516e59bdc88">  204</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_OUT_DV         (0x1UL&lt;&lt;CLK_PLLCTL_OUT_DV_Pos)     </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa9c2de1d08b46cc9e870089791dfb248">  205</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_PD             (0x1UL&lt;&lt;CLK_PLLCTL_PD_Pos)         </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">  206</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_PLL_SRC_HIRC   (0x1UL&lt;&lt;CLK_PLLCTL_PLL_SRC_Pos)    </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bb6f7eaf2ebcf04d5c23083f03e6fc6">  207</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_PLL_SRC_HXT    (0x0UL&lt;&lt;CLK_PLLCTL_PLL_SRC_Pos)    </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga741f7b798e16086b3ed4aca3e051ca96">  209</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_NR_2        0x000         </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga39b612beb2242c1a0529b9b2216adcb5">  210</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_NR_4        0x100         </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga39f56aeaebdf048090e45f2e031f5eae">  211</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_NR_8        0x200         </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc643b174c30b3048ec1692374a79ef">  212</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_NR_16       0x300         </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga13ce1d5900a369614021691f7458074f">  213</a></span>&#160;<span class="preprocessor">#define CLK_PLLCON_NF(x)      ((x)-32)       </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga38f8cb07e435997924e6222d97545141">  215</a></span>&#160;<span class="preprocessor">#define CLK_PLLCON_NO_1        0x0000UL      </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga810065f26df122d750bea2699e990f9e">  216</a></span>&#160;<span class="preprocessor">#define CLK_PLLCON_NO_2        0x1000UL      </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#if (__HXT == 12000000)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_120MHz_HXT  (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLLCON_NO_1 | CLK_PLLCTL_NR_4 | CLK_PLLCON_NF(40) ) </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_96MHz_HXT   (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLLCON_NO_1 | CLK_PLLCTL_NR_8 | CLK_PLLCON_NF(64) ) </span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_48MHz_HXT   (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLLCON_NO_1 | CLK_PLLCTL_NR_16| CLK_PLLCON_NF(64) ) </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_84MHz_HXT   (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLLCON_NO_1 | CLK_PLLCTL_NR_8 | CLK_PLLCON_NF(56) ) </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_42MHz_HXT   (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLLCON_NO_1 | CLK_PLLCTL_NR_16| CLK_PLLCON_NF(56) ) </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"># error &quot;The PLL pre-definitions are only valid when external crystal is 12MHz&quot;</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefe2b53c586c19e0e9f109f76db1038e">  227</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_120MHz_HIRC (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLLCON_NO_1 | CLK_PLLCTL_NR_4 | CLK_PLLCON_NF(40) ) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6f8aeccfefb55f2c1fa30fe34359a2cb">  228</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_96MHz_HIRC  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLLCON_NO_1 | CLK_PLLCTL_NR_8 | CLK_PLLCON_NF(64) ) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1631b3ce209b48379dd0cb341e0c8f8a">  229</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_48MHz_HIRC  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLLCON_NO_1 | CLK_PLLCTL_NR_16| CLK_PLLCON_NF(64) ) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacef2c1d6a1e3d6e1789ad16f7e844b2c">  230</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_84MHz_HIRC  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLLCON_NO_1 | CLK_PLLCTL_NR_8 | CLK_PLLCON_NF(56) ) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa720b52ad6aff248373e7c0b026ae5e1">  231</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_42MHz_HIRC  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLLCON_NO_1 | CLK_PLLCTL_NR_16| CLK_PLLCON_NF(56) ) </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of FRQDIV register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacbd2613a18e59cd0707c4f667184b1af">  234</a></span>&#160;<span class="preprocessor">#define CLK_FRQDIV_EN         (0x1UL&lt;&lt;CLK_FRQDIV_FDIV_EN_Pos)        </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of WK_INTSTS register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafaed301d413410909b7358444d34a358">  237</a></span>&#160;<span class="preprocessor">#define CLK_WK_INTSTS_IS      (0x1UL&lt;&lt;CLK_WK_INTSTS_PD_WK_IS_Pos)     </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of MCLKO register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9fa799322938e01e4345b94adc553852">  240</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_ISP_CLK  (0x00&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7f14e706bc68fd965f14677172fef040">  241</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_HIRC         (0x01&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab661b8a196a7f101ad238424c8a68494">  242</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_HXT          (0x02&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0ae6de9b42cbc891bf3fd4486614c952">  243</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_LXT          (0x03&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga47780c3c0a89734845ac00e882b5ac03">  244</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_LIRC         (0x04&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga365bf1737593a78a3d59f6e1e049c38a">  245</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_PLLO         (0x05&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga247c6eb8c2647f6305337fbb258adf4c">  246</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_PLLI         (0x06&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04687063a2f3099b5f5550491f7b9047">  247</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_SYSTICK  (0x07&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga709777f4568ab28c3be488cf51806d9a">  248</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_HCLK         (0x08&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga378c493a43364c8c22b9d9fbd7d556b6">  249</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_PCLK         (0x0A&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad5224e8b8ddf5a67ac977cdc5d288d7f">  250</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_TMR0         (0x20&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga663e21250bf349325fe36fd9829f0958">  251</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_TMR1         (0x21&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga894ff54b4e9afb422c5afd82bcde2140">  252</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_UART0        (0x22&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafe17b65c0015b770000f635ba5a5b3e7">  253</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_USB          (0x23&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8caabd472bcd84f1956255f2f3116f27">  254</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_ADC          (0x24&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga00a08d3405b08d1a4249b7b7dd5dba37">  255</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_WDT          (0x25&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2fe039e636a07782702dec80d44f48b">  256</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_PWM0CH01 (0x26&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad23aad3684a1faadeafa5e634715c30c">  257</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_PWM0CH23 (0x27&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1ffeb63d14c46d26e468a9b9d4f92f46">  258</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_LCD          (0x29&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga36cc68e7c2353266ddcbc031812fe96c">  259</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_TMR2         (0x38&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae6541e2bd471d3db9bbfe5867b8b76c5">  260</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_TMR3         (0x39&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad991179125db93fe44ddeea54749b47d">  261</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_UART1        (0x3A&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga509b97d14004367cb2674553052e5ef8">  262</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_PWM1CH01 (0x3B&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga88b07fe2c52325c48d354bf0fc9c76fe">  263</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_PWM1CH23 (0x3C&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadb6ab15dc3a7305400e82e0434575557">  264</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_I2S          (0x3D&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae4de08c909a77bed60698ef8ca0c507b">  265</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_SC0          (0x3E&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2865915da10eab6ffec4ec37d453386c">  266</a></span>&#160;<span class="preprocessor">#define CLK_MCLKO_MCLK_SEL_SC1          (0x3F&lt;&lt;CLK_MCLKO_MCLK_SEL_Pos) </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/*  MODULE constant definitions.                                                                           */</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">  272</a></span>&#160;<span class="preprocessor">#define MODULE_APBCLK(x)                   ((x &gt;&gt;31) &amp; 0x1)    </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">  273</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL(x)                   ((x &gt;&gt;29) &amp; 0x3)    </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">  274</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL_Msk(x)               ((x &gt;&gt;25) &amp; 0xf)    </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">  275</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL_Pos(x)               ((x &gt;&gt;20) &amp; 0x1f)   </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">  276</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV(x)                   ((x &gt;&gt;18) &amp; 0x3)    </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">  277</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV_Msk(x)               ((x &gt;&gt;10) &amp; 0xff)   </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">  278</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV_Pos(x)               ((x &gt;&gt;5 ) &amp; 0x1f)   </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">  279</a></span>&#160;<span class="preprocessor">#define MODULE_IP_EN_Pos(x)                ((x &gt;&gt;0 ) &amp; 0x1f)   </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">  280</a></span>&#160;<span class="preprocessor">#define MODULE_NoMsk                       0x0                 </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68eddd535923d17ddbc8bb03bab70b3b">  281</a></span>&#160;<span class="preprocessor">#define NA                                 MODULE_NoMsk        </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga058b6fe8b3177be8d5031245d52605e2">  283</a></span>&#160;<span class="preprocessor">#define MODULE_APBCLK_ENC(x)        (((x) &amp; 0x01) &lt;&lt; 31)   </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae21a33afd5ae9ff3dbc4dd818bade8fe">  284</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL_ENC(x)        (((x) &amp; 0x03) &lt;&lt; 29)   </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86bbe2d7863858d8fbaf6f3e36279ac4">  285</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL_Msk_ENC(x)    (((x) &amp; 0x0f) &lt;&lt; 25)   </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd8114dc240d230371500f4d95ac2222">  286</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL_Pos_ENC(x)    (((x) &amp; 0x1f) &lt;&lt; 20)   </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8eb02ca5a5a7647f4d9b7a09589ea906">  287</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV_ENC(x)        (((x) &amp; 0x03) &lt;&lt; 18)   </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac10fc419fc00af3430d8e8d8beccf927">  288</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV_Msk_ENC(x)    (((x) &amp; 0xff) &lt;&lt; 10)   </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53ae78be36ca1ab74a7f2f7a604644de">  289</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV_Pos_ENC(x)    (((x) &amp; 0x1f) &lt;&lt;  5)   </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5588dcf5ec13a885715c1ae6fd4d8a1">  290</a></span>&#160;<span class="preprocessor">#define MODULE_IP_EN_Pos_ENC(x)     (((x) &amp; 0x1f) &lt;&lt;  0)   </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="comment">/*-------------------------------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/*   APBCLK(1) | CLKSEL(2) | CLKSEL_Msk(4) |  CLKSEL_Pos(5) | CLKDIV(2) | CLKDIV_Msk(8) |  CLKDIV_Pos(5)  |  IP_EN_Pos(5)        */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/*-------------------------------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacd4e3786dc409eeb1739cdb0450b86ec">  294</a></span>&#160;<span class="preprocessor">#define TICK_MODULE      ((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_TICK_EN_Pos     ) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad992df4b54bf7d932a30025bf8b3f29">  295</a></span>&#160;<span class="preprocessor">#define SRAM_MODULE      ((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_SRAM_EN_Pos     ) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafe4187a4e267e7edace715cb53ca2f4b">  296</a></span>&#160;<span class="preprocessor">#define EBI_MODULE       ((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_EBI_EN_Pos      ) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b2830e9edec3742c92ebd5269dbf9bc">  297</a></span>&#160;<span class="preprocessor">#define ISP_MODULE       ((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_ISP_EN_Pos      ) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga08b47f90b9629c5c05deb34027791d78">  298</a></span>&#160;<span class="preprocessor">#define DMA_MODULE       ((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_DMA_EN_Pos      ) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a97cb797227115422567265f24f66b6">  299</a></span>&#160;<span class="preprocessor">#define GPIO_MODULE      ((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_GPIO_EN_Pos     ) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2f8c806c5e0c888a59099bb08ae2237">  301</a></span>&#160;<span class="preprocessor">#define SC2_MODULE       ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(18&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |( 4&lt;&lt;5)|CLK_APBCLK_SC2_EN_Pos      ) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad64da455968e6741c3b5be6aa65be0aa">  302</a></span>&#160;<span class="preprocessor">#define SC1_MODULE       ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(18&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |( 0&lt;&lt;5)|CLK_APBCLK_SC1_EN_Pos      ) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga588a58b8cbf42cb3953de47d45ce4332">  303</a></span>&#160;<span class="preprocessor">#define SC0_MODULE       ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(18&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |(28&lt;&lt;5)|CLK_APBCLK_SC0_EN_Pos      ) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab0f49f2037c7e2ce93205a72c9981787">  304</a></span>&#160;<span class="preprocessor">#define I2S_MODULE       ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(16&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |(12&lt;&lt;5)|CLK_APBCLK_I2S_EN_Pos      ) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">  305</a></span>&#160;<span class="preprocessor">#define ADC_MODULE       ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 2&lt;&lt;20)|(0&lt;&lt;18)|(0xFF&lt;&lt;10)        |(16&lt;&lt;5)|CLK_APBCLK_ADC_EN_Pos      ) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa9b7b984d95cd99a6bf99713428a613">  306</a></span>&#160;<span class="preprocessor">#define USBD_MODULE      ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 4&lt;&lt;5)|CLK_APBCLK_USBD_EN_Pos     ) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9d787d1e2ac47564f0ecf9c9a6ae121d">  307</a></span>&#160;<span class="preprocessor">#define PWM1_CH23_MODULE ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |( 6&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM1_CH23_EN_Pos) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafe0f4d15e0a757ac673d7f4f4f033562">  308</a></span>&#160;<span class="preprocessor">#define PWM1_CH01_MODULE ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |( 4&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM1_CH01_EN_Pos) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa88ddb2c9f88d9e1c753dfd581fc6e29">  309</a></span>&#160;<span class="preprocessor">#define PWM0_CH23_MODULE ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 6&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM0_CH23_EN_Pos) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf8c9dd651965de3afa635059e507439f">  310</a></span>&#160;<span class="preprocessor">#define PWM0_CH01_MODULE ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 4&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM0_CH01_EN_Pos) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">  311</a></span>&#160;<span class="preprocessor">#define UART1_MODULE     ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_UART1_EN_Pos    ) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">  312</a></span>&#160;<span class="preprocessor">#define UART0_MODULE     ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_UART0_EN_Pos    ) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae86f6834ba2d7cf57fa9878ef36711c1">  313</a></span>&#160;<span class="preprocessor">#define SPI2_MODULE      ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(1&lt;&lt;25)           |(22&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_SPI2_EN_Pos     ) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90108a6efaa99717d1666be2fc2bdabb">  314</a></span>&#160;<span class="preprocessor">#define SPI1_MODULE      ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(1&lt;&lt;25)           |(21&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_SPI1_EN_Pos     ) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">  315</a></span>&#160;<span class="preprocessor">#define SPI0_MODULE      ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(1&lt;&lt;25)           |(20&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_SPI0_EN_Pos     ) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6281d1cecdad4bc845c1062e177c9049">  316</a></span>&#160;<span class="preprocessor">#define I2C1_MODULE      ((1UL&lt;&lt;31)|(0&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_I2C1_EN_Pos     ) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga31b22702b1673f42d13e2a26d7d18502">  317</a></span>&#160;<span class="preprocessor">#define I2C0_MODULE      ((1UL&lt;&lt;31)|(0&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_I2C0_EN_Pos     ) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf04f68ef136af432770da8d6b4eabe32">  318</a></span>&#160;<span class="preprocessor">#define FDIV_MODULE      ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |( 2&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_FDIV_EN_Pos     ) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">  319</a></span>&#160;<span class="preprocessor">#define TMR3_MODULE      ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(7&lt;&lt;25)           |(12&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(20&lt;&lt;5)|CLK_APBCLK_TMR3_EN_Pos     ) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">  320</a></span>&#160;<span class="preprocessor">#define TMR2_MODULE      ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(7&lt;&lt;25)           |( 8&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(16&lt;&lt;5)|CLK_APBCLK_TMR2_EN_Pos     ) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">  321</a></span>&#160;<span class="preprocessor">#define TMR1_MODULE      ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(7&lt;&lt;25)           |(12&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(12&lt;&lt;5)|CLK_APBCLK_TMR1_EN_Pos     ) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">  322</a></span>&#160;<span class="preprocessor">#define TMR0_MODULE      ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(7&lt;&lt;25)           |( 8&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_TMR0_EN_Pos     ) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab8d32cdc45f0f40f63a3275249f1a270">  323</a></span>&#160;<span class="preprocessor">#define RTC_MODULE       ((1UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_RTC_EN_Pos      ) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">  324</a></span>&#160;<span class="preprocessor">#define WDT_MODULE       ((1UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_WDT_EN_Pos      ) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga844c4c5e373a3f27bd3cd98bd785fef6">  325</a></span>&#160;<span class="preprocessor">#define LCD_MODULE       ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(1&lt;&lt;25)           |(18&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_LCD_EN_Pos      ) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga491bd1d9b73939e463a1bb530d494ac4">  326</a></span>&#160;<span class="preprocessor">#define DAC_MODULE       ((1UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_DAC_EN_Pos      ) </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group NANO100_CLK_EXPORTED_CONSTANTS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga24ffb222c0a6fb4cfd02244057963a86">CLK_EnableCKO</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a>(uint32_t u32Hclk);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv);</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a>(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a>(uint32_t u32ClkMask);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a>(uint32_t u32ClkMask);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a>(uint32_t u32ModuleIdx);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a>(uint32_t u32ModuleIdx);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a>(uint32_t u32PllClkSrc, uint32_t u32PllFreq);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5ab15677ea51c3099b27f42dc4b6fcb2">CLK_SysTickDelay</a>(uint32_t us);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a>(uint32_t u32ClkSrc, uint32_t u32Count);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(uint32_t u32ClkMask);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160; <span class="comment">/* end of group NANO100_CLK_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; <span class="comment">/* end of group NANO100_CLK_Driver */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160; <span class="comment">/* end of group NANO100_Device_Driver */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;}</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#endif //__CLK_H__</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2013 Nuvoton Technology Corp. ***/</span></div><div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad9d846aeb8260e9b9ea4063647244252"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a></div><div class="ttdeci">void CLK_DisableSysTick(void)</div><div class="ttdoc">Disable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00599">clk.c:599</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae4dc253bdbb63c0044d71cb37256cf3d"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a></div><div class="ttdeci">void CLK_EnableSysTick(uint32_t u32ClkSrc, uint32_t u32Count)</div><div class="ttdoc">Enable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00580">clk.c:580</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga70068a9cb9cc8099f56423a99a0dafcc"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetLXTFreq(void)</div><div class="ttdoc">This function get external low frequency crystal frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00106">clk.c:106</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga517b9f3157919153e56c85ffb9ccd0ab"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a></div><div class="ttdeci">void CLK_EnableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">This function enable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00436">clk.c:436</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga5ab15677ea51c3099b27f42dc4b6fcb2"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5ab15677ea51c3099b27f42dc4b6fcb2">CLK_SysTickDelay</a></div><div class="ttdeci">void CLK_SysTickDelay(uint32_t us)</div><div class="ttdoc">This function execute delay function.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00559">clk.c:559</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga58ebca80b6dad0a35cbabc28cf910506"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a></div><div class="ttdeci">void CLK_DisableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">This function disable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00478">clk.c:478</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga27ded0f4435751be979927718884488f"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a></div><div class="ttdeci">uint32_t CLK_GetHCLKFreq(void)</div><div class="ttdoc">This function get HCLK frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00119">clk.c:119</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga2c1d77ec5103fe51b332f3398d434d7f"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a></div><div class="ttdeci">uint32_t CLK_EnablePLL(uint32_t u32PllClkSrc, uint32_t u32PllFreq)</div><div class="ttdoc">This function set PLL frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00491">clk.c:491</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gab1a48f2301aa652d88d9235674183a24"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a></div><div class="ttdeci">void CLK_SetHCLK(uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set HCLK clock source and HCLK clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00223">clk.c:223</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gafa5076ef7010baaa621da89225c14e57"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetHXTFreq(void)</div><div class="ttdoc">This function get external high frequency crystal frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00094">clk.c:94</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaeb2dbdffa8c62523cffa7116afbc3297"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a></div><div class="ttdeci">uint32_t CLK_SetCoreClock(uint32_t u32Hclk)</div><div class="ttdoc">This function set HCLK frequency. The frequency unit is Hz. The range of u32Hclk is 24 ~ 42 MHz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00177">clk.c:177</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga620c121e9147b128081654d9552efe15"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a></div><div class="ttdeci">uint32_t CLK_WaitClockReady(uint32_t u32ClkMask)</div><div class="ttdoc">This function check selected clock source status.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00618">clk.c:618</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf42f850d36900fcf77e4643f2db5470b"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a></div><div class="ttdeci">uint32_t CLK_GetPLLClockFreq(void)</div><div class="ttdoc">This function get PLL frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00142">clk.c:142</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad7fcb315221079b3c5ebf800253ffee8"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a></div><div class="ttdeci">void CLK_DisableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">This function disable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00394">clk.c:394</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0920dc6df8ce954838d45072f075b347"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a></div><div class="ttdeci">void CLK_Idle(void)</div><div class="ttdoc">This function let system enter to Idle mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00083">clk.c:83</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa95d8368f13a4b774dffbf895c750e64"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a></div><div class="ttdeci">uint32_t CLK_GetCPUFreq(void)</div><div class="ttdoc">This function get CPU frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00131">clk.c:131</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga24ffb222c0a6fb4cfd02244057963a86"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga24ffb222c0a6fb4cfd02244057963a86">CLK_EnableCKO</a></div><div class="ttdeci">void CLK_EnableCKO(uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function enable frequency divider module clock, enable frequency divider clock function and conf...</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00055">clk.c:55</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa8a05b75aaf31c9e66d353902271a751"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a></div><div class="ttdeci">void CLK_DisablePLL(void)</div><div class="ttdoc">This function disable PLL.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00546">clk.c:546</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gadfcb464858fe9270881d9edf102b9ed1"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a></div><div class="ttdeci">void CLK_EnableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">This function enable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00369">clk.c:369</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8a4f26f4731fdca63af252773ee72088"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a></div><div class="ttdeci">void CLK_PowerDown(void)</div><div class="ttdoc">This function let system enter to Power-down mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00072">clk.c:72</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga31f678693e1aadf43a190c1e40f3cbc9"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a></div><div class="ttdeci">void CLK_DisableCKO(void)</div><div class="ttdoc">This function disable frequency output function.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00032">clk.c:32</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gada76aad06147856dad5f349704112611"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a></div><div class="ttdeci">void CLK_SetModuleClock(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set selected module clock source and module clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00339">clk.c:339</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 6 2020 18:20:55 for Nano100BN Series BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
