Warning (10268): Verilog HDL information at line_drawer.sv(44): always construct contains both blocking and non-blocking assignments File: C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab3/Lab3template/line_drawer.sv Line: 44
