{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@altera-tlm.ece.ubc.ca " "Can't contact license server \"27001@altera-tlm.ece.ubc.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1561198984883 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561198984883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561198984899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 15:53:04 2019 " "Processing started: Sat Jun 22 15:53:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561198984899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561198984899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ws2lcd -c ws2lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off ws2lcd -c ws2lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561198984899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561198986337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561198986337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LCD_DATA lcd_data ws2lcd.v(22) " "Verilog HDL Declaration information at ws2lcd.v(22): object \"LCD_DATA\" differs only in case from object \"lcd_data\" in the same scope" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1561199004812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ws2lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file ws2lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2lcd " "Found entity 1: ws2lcd" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199004827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199004827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199004843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199004843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_adc.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_adc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_ADC " "Found entity 1: LCD_ADC" {  } { { "LCD_ADC.sv" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/LCD_ADC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199004859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199004859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199004874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199004874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2hex.v 1 1 " "Found 1 design units, including 1 entities, in source file dec2hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2hex " "Found entity 1: dec2hex" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199004874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199004874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ws2lcd " "Elaborating entity \"ws2lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561199005102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "ws2lcd.v" "r0" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561199005126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(11) " "Verilog HDL assignment warning at Reset_Delay.v(11): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/Reset_Delay.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561199005128 "|ws2lcd|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_ADC LCD_ADC:u5 " "Elaborating entity \"LCD_ADC\" for hierarchy \"LCD_ADC:u5\"" {  } { { "ws2lcd.v" "u5" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561199005132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_ADC.sv(109) " "Verilog HDL assignment warning at LCD_ADC.sv(109): truncated value with size 32 to match size of target (18)" {  } { { "LCD_ADC.sv" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/LCD_ADC.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561199005148 "|ws2lcd|LCD_ADC:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_ADC.sv(117) " "Verilog HDL assignment warning at LCD_ADC.sv(117): truncated value with size 32 to match size of target (6)" {  } { { "LCD_ADC.sv" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/LCD_ADC.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561199005148 "|ws2lcd|LCD_ADC:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_ADC.sv(127) " "Verilog HDL Always Construct warning at LCD_ADC.sv(127): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_ADC.sv" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/LCD_ADC.sv" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561199005150 "|ws2lcd|LCD_ADC:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2hex LCD_ADC:u5\|dec2hex:c1 " "Elaborating entity \"dec2hex\" for hierarchy \"LCD_ADC:u5\|dec2hex:c1\"" {  } { { "LCD_ADC.sv" "c1" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/LCD_ADC.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561199005263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dec2hex.v(6) " "Verilog HDL assignment warning at dec2hex.v(6): truncated value with size 32 to match size of target (8)" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561199005267 "|ws2lcd|LCD_ADC:u5|dec2hex:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dec2hex.v(7) " "Verilog HDL assignment warning at dec2hex.v(7): truncated value with size 32 to match size of target (8)" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561199005267 "|ws2lcd|LCD_ADC:u5|dec2hex:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dec2hex.v(8) " "Verilog HDL assignment warning at dec2hex.v(8): truncated value with size 32 to match size of target (8)" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561199005267 "|ws2lcd|LCD_ADC:u5|dec2hex:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dec2hex.v(9) " "Verilog HDL assignment warning at dec2hex.v(9): truncated value with size 32 to match size of target (8)" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561199005267 "|ws2lcd|LCD_ADC:u5|dec2hex:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_ADC:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_ADC:u5\|LCD_Controller:u0\"" {  } { { "LCD_ADC.sv" "u0" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/LCD_ADC.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561199005274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561199005278 "|ws2lcd|LCD_ADC:u5|LCD_Controller:u0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c1\|Div2\"" {  } { { "dec2hex.v" "Div2" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c1\|Mod1\"" {  } { { "dec2hex.v" "Mod1" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c1\|Div1\"" {  } { { "dec2hex.v" "Div1" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c1\|Mod0\"" {  } { { "dec2hex.v" "Mod0" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c1\|Div0\"" {  } { { "dec2hex.v" "Div0" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c1\|Mod2\"" {  } { { "dec2hex.v" "Mod2" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c3\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c3\|Div2\"" {  } { { "dec2hex.v" "Div2" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c3\|Mod1\"" {  } { { "dec2hex.v" "Mod1" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c3\|Div1\"" {  } { { "dec2hex.v" "Div1" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c3\|Mod0\"" {  } { { "dec2hex.v" "Mod0" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c3\|Div0\"" {  } { { "dec2hex.v" "Div0" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c2\|Div2\"" {  } { { "dec2hex.v" "Div2" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c2\|Mod1\"" {  } { { "dec2hex.v" "Mod1" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c2\|Div1\"" {  } { { "dec2hex.v" "Div1" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c2\|Mod0\"" {  } { { "dec2hex.v" "Mod0" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c2\|Div0\"" {  } { { "dec2hex.v" "Div0" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c2\|Mod2\"" {  } { { "dec2hex.v" "Mod2" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_ADC:u5\|dec2hex:c3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_ADC:u5\|dec2hex:c3\|Mod2\"" {  } { { "dec2hex.v" "Mod2" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199006058 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1561199006058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div2\"" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561199006229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div2 " "Instantiated megafunction \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199006229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199006229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199006229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199006229 ""}  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561199006229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199006323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199006323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199006370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199006370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199006417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199006417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199006511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199006511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199006589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199006589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod1\"" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561199006651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod1 " "Instantiated megafunction \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199006651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199006651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199006651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199006651 ""}  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561199006651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/lpm_divide_1bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199006729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199006729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div1\"" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561199006776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div1 " "Instantiated megafunction \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199006776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199006776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199006776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199006776 ""}  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561199006776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199006854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199006854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199006885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199006885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199006948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199006948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div0\"" {  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561199007057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div0 " "Instantiated megafunction \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199007057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199007057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199007057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561199007057 ""}  } { { "dec2hex.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/dec2hex.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561199007057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkm " "Found entity 1: lpm_divide_bkm" {  } { { "db/lpm_divide_bkm.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/lpm_divide_bkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199007135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199007135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199007182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199007182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q9f " "Found entity 1: alt_u_div_q9f" {  } { { "db/alt_u_div_q9f.tdf" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_q9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561199007229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199007229 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1561199008219 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561199008250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561199008250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561199008250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561199008250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561199008250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561199008250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561199008250 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561199008250 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1561199008250 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1561199008266 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1561199008266 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199008688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199008688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199008688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199008688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199008688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199008688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199008688 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199008688 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1561199008688 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561199008688 "|ws2lcd|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561199008688 "|ws2lcd|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561199008688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561199008860 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561199011140 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c3\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c2\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"LCD_ADC:u5\|dec2hex:c1\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199011256 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1561199011256 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/output_files/ws2lcd.map.smsg " "Generated suppressed messages file C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/output_files/ws2lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199011403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561199011868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561199011868 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_conversion " "No output dependent on input pin \"enable_conversion\"" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561199012319 "|ws2lcd|enable_conversion"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561199012319 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1762 " "Implemented 1762 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561199012323 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561199012323 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1561199012323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1743 " "Implemented 1743 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561199012323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561199012323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561199012399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 15:53:32 2019 " "Processing ended: Sat Jun 22 15:53:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561199012399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561199012399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561199012399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561199012399 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@altera-tlm.ece.ubc.ca " "Can't contact license server \"27001@altera-tlm.ece.ubc.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1561199014198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1561199015129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561199015130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 15:53:33 2019 " "Processing started: Sat Jun 22 15:53:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561199015130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561199015130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ws2lcd -c ws2lcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ws2lcd -c ws2lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561199015131 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1561199015505 ""}
{ "Info" "0" "" "Project  = ws2lcd" {  } {  } 0 0 "Project  = ws2lcd" 0 0 "Fitter" 0 0 1561199015505 ""}
{ "Info" "0" "" "Revision = ws2lcd" {  } {  } 0 0 "Revision = ws2lcd" 0 0 "Fitter" 0 0 1561199015505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1561199015848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561199015848 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ws2lcd EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ws2lcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561199015880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561199016108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561199016108 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561199016445 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561199016487 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561199017945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561199017945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561199017945 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561199017945 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 3973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561199017994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 3975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561199017994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 3977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561199017994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 3979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561199017994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 3981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561199017994 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561199017994 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561199018015 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 19 " "No exact pin location assignment(s) for 1 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1561199018688 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ws2lcd.sdc " "Synopsys Design Constraints File file not found: 'ws2lcd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561199019355 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561199019358 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1561199019389 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1561199019391 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561199019394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_in~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock_in~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561199019622 ""}  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 3966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561199019622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_division_counter\[4\]  " "Automatically promoted node clock_division_counter\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561199019622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_division_counter\[4\]~10 " "Destination node clock_division_counter\[4\]~10" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 1558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561199019622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_serial_clk~output " "Destination node adc_serial_clk~output" {  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 3952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561199019622 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561199019622 ""}  } { { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561199019622 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561199020399 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561199020401 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561199020401 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561199020405 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561199020406 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561199020408 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561199020408 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561199020409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561199020498 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1561199020499 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561199020499 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1561199020512 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1561199020512 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1561199020512 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561199020513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561199020513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561199020513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 18 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561199020513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561199020513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 6 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561199020513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 7 17 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561199020513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1561199020513 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1561199020513 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1561199020513 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561199020611 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1561199020650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561199022083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561199022859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561199022928 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561199028000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561199028000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561199028735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1561199031225 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561199031225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1561199033837 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561199033837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561199033837 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.42 " "Total time spent on timing analysis during the Fitter is 1.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561199034079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561199034101 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561199034587 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561199034589 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561199034960 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561199035799 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 Cyclone IV E " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enable_conversion 3.3-V LVTTL E1 " "Pin enable_conversion uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enable_conversion } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enable_conversion" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL A14 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL B16 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL C14 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL C16 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL C15 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL D16 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL D15 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL D14 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_in 3.3-V LVTTL R8 " "Pin clock_in uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clock_in } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_in" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL J15 " "Pin reset uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso 3.3-V LVTTL A9 " "Pin miso uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { miso } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miso" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561199036183 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1561199036183 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561199036183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "ws2lcd.v" "" { Text "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/ws2lcd.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1561199036183 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1561199036183 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/output_files/ws2lcd.fit.smsg " "Generated suppressed messages file C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/output_files/ws2lcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561199036469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5321 " "Peak virtual memory: 5321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561199037321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 15:53:57 2019 " "Processing ended: Sat Jun 22 15:53:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561199037321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561199037321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561199037321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561199037321 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@altera-tlm.ece.ubc.ca " "Can't contact license server \"27001@altera-tlm.ece.ubc.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1561199039465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561199039465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561199039465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 15:53:59 2019 " "Processing started: Sat Jun 22 15:53:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561199039465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561199039465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ws2lcd -c ws2lcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ws2lcd -c ws2lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561199039465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1561199040274 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1561199041527 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561199041602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561199042402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 15:54:02 2019 " "Processing ended: Sat Jun 22 15:54:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561199042402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561199042402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561199042402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561199042402 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561199043172 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@altera-tlm.ece.ubc.ca " "Can't contact license server \"27001@altera-tlm.ece.ubc.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1561199043941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561199044477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561199044478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 15:54:03 2019 " "Processing started: Sat Jun 22 15:54:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561199044478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1561199044478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ws2lcd -c ws2lcd " "Command: quartus_sta ws2lcd -c ws2lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1561199044478 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1561199044868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1561199045639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1561199045639 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199045702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199045702 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ws2lcd.sdc " "Synopsys Design Constraints File file not found: 'ws2lcd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1561199046087 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199046088 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_in clock_in " "create_clock -period 1.000 -name clock_in clock_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561199046095 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_division_counter\[4\] clock_division_counter\[4\] " "create_clock -period 1.000 -name clock_division_counter\[4\] clock_division_counter\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561199046095 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561199046095 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1561199046103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561199046103 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1561199046107 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1561199046131 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1561199046200 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1561199046200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.645 " "Worst-case setup slack is -22.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.645            -201.169 clock_in  " "  -22.645            -201.169 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.243             -87.358 clock_division_counter\[4\]  " "   -2.243             -87.358 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199046213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 clock_in  " "    0.344               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clock_division_counter\[4\]  " "    0.358               0.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199046234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.311 " "Worst-case recovery slack is -1.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.311             -43.803 clock_in  " "   -1.311             -43.803 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317             -12.709 clock_division_counter\[4\]  " "   -0.317             -12.709 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199046247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.258 " "Worst-case removal slack is 0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 clock_division_counter\[4\]  " "    0.258               0.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.983               0.000 clock_in  " "    0.983               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199046265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.000 clock_in  " "   -3.000             -81.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -55.000 clock_division_counter\[4\]  " "   -1.000             -55.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199046293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199046293 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561199046701 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1561199046731 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1561199047495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561199047636 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1561199047669 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1561199047669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.167 " "Worst-case setup slack is -20.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.167            -173.474 clock_in  " "  -20.167            -173.474 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.972             -75.140 clock_division_counter\[4\]  " "   -1.972             -75.140 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199047686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clock_in  " "    0.299               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clock_division_counter\[4\]  " "    0.311               0.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199047705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.071 " "Worst-case recovery slack is -1.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.071             -32.769 clock_in  " "   -1.071             -32.769 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139              -4.815 clock_division_counter\[4\]  " "   -0.139              -4.815 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199047718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.339 " "Worst-case removal slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 clock_division_counter\[4\]  " "    0.339               0.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.899               0.000 clock_in  " "    0.899               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199047732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.000 clock_in  " "   -3.000             -81.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -55.000 clock_division_counter\[4\]  " "   -1.000             -55.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199047750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199047750 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561199048091 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561199048216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1561199048231 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1561199048231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.345 " "Worst-case setup slack is -12.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.345             -81.501 clock_in  " "  -12.345             -81.501 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.829             -25.725 clock_division_counter\[4\]  " "   -0.829             -25.725 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199048247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 clock_division_counter\[4\]  " "    0.128               0.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clock_in  " "    0.179               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199048263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.366 " "Worst-case recovery slack is -0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366              -4.181 clock_in  " "   -0.366              -4.181 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 clock_division_counter\[4\]  " "    0.279               0.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199048278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.151 " "Worst-case removal slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clock_division_counter\[4\]  " "    0.151               0.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 clock_in  " "    0.537               0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199048294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -102.546 clock_in  " "   -3.000            -102.546 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -55.000 clock_division_counter\[4\]  " "   -1.000             -55.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561199048310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561199048310 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561199049438 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561199049438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561199049655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 15:54:09 2019 " "Processing ended: Sat Jun 22 15:54:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561199049655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561199049655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561199049655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1561199049655 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@altera-tlm.ece.ubc.ca " "Can't contact license server \"27001@altera-tlm.ece.ubc.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Timing Analyzer" 0 -1 1561199051415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1561199051420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561199051422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 15:54:11 2019 " "Processing started: Sat Jun 22 15:54:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561199051422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561199051422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ws2lcd -c ws2lcd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ws2lcd -c ws2lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561199051422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1561199052819 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ws2lcd.vo C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/simulation/modelsim/ simulation " "Generated file ws2lcd.vo in folder \"C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561199053550 ""}
{ "Info" "IWSC_START_SIM_TCL_FILE_ALL_NODES" "C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/simulation/modelsim/ws2lcd_dump_all_vcd_nodes.tcl " "Writing VCD Dump Commands for all nodes to C:/Users/JASUS/Music/eYSIP/Github/fpga-robot-2019/Week 3/White_line_sensor/simulation/modelsim/ws2lcd_dump_all_vcd_nodes.tcl" {  } {  } 0 204020 "Writing VCD Dump Commands for all nodes to %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561199053553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561199053654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 15:54:13 2019 " "Processing ended: Sat Jun 22 15:54:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561199053654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561199053654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561199053654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1561199053654 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus Prime Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1561199054364 ""}
