// Seed: 4100509323
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_14 = 32'd21,
    parameter id_2  = 32'd4,
    parameter id_7  = 32'd39
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14
);
  inout wire _id_14;
  input wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_9,
      id_9
  );
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire _id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire _id_2;
  output wire id_1;
  wire [id_7  &&  id_2 : id_14] id_15;
  wire id_16;
  logic id_17 = -1;
  wire [id_7 : 1  -  1 'b0] id_18;
  nor primCall (id_9, id_8, id_3, id_13, id_11);
endmodule
