digraph "CFG for '_Z24gpu_transpo_kernel_naivePhS_jj' function" {
	label="CFG for '_Z24gpu_transpo_kernel_naivePhS_jj' function";

	Node0x6165410 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = icmp slt i32 %21, 0\l  br i1 %22, label %39, label %23\l|{<s0>T|<s1>F}}"];
	Node0x6165410:s0 -> Node0x6168db0;
	Node0x6165410:s1 -> Node0x6168e40;
	Node0x6168e40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#e36c5570",label="{%23:\l23:                                               \l  %24 = icmp ult i32 %21, %3\l  %25 = icmp sgt i32 %13, -1\l  %26 = select i1 %24, i1 %25, i1 false\l  %27 = icmp ult i32 %13, %2\l  %28 = select i1 %26, i1 %27, i1 false\l  br i1 %28, label %29, label %39\l|{<s0>T|<s1>F}}"];
	Node0x6168e40:s0 -> Node0x61692f0;
	Node0x6168e40:s1 -> Node0x6168db0;
	Node0x61692f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%29:\l29:                                               \l  %30 = mul i32 %21, %2\l  %31 = add i32 %30, %13\l  %32 = zext i32 %31 to i64\l  %33 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %32\l  %34 = load i8, i8 addrspace(1)* %33, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %35 = mul i32 %13, %3\l  %36 = add i32 %35, %21\l  %37 = zext i32 %36 to i64\l  %38 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %37\l  store i8 %34, i8 addrspace(1)* %38, align 1, !tbaa !7\l  br label %39\l}"];
	Node0x61692f0 -> Node0x6168db0;
	Node0x6168db0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%39:\l39:                                               \l  ret void\l}"];
}
