Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Sat Dec  8 19:32:35 2018
| Host         : pcetu-136 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TEST2_wrapper_control_sets_placed.rpt
| Design       : TEST2_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    52 |
| Unused register locations in slices containing registers |   142 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            6 |
|      6 |            1 |
|      8 |            5 |
|     10 |           11 |
|     14 |            3 |
|    16+ |           24 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             620 |          104 |
| No           | No                    | Yes                    |              86 |           22 |
| No           | Yes                   | No                     |             222 |           32 |
| Yes          | No                    | No                     |             118 |           20 |
| Yes          | No                    | Yes                    |              44 |            6 |
| Yes          | Yes                   | No                     |             312 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+
|                              Clock Signal                              |                                                Enable Signal                                                |                                     Set/Reset Signal                                    | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+
|  TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                  |                                                                                                             | TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                             |                1 |              2 |
|  TEST2_i/clk_wiz_0/inst/clk_out1                                       |                                                                                                             | TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]              |                1 |              2 |
|  TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                  |                                                                                                             | reset_IBUF                                                                              |                1 |              4 |
|  TEST2_i/clk_wiz_0/inst/clk_out1                                       |                                                                                                             | TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                               |                1 |              4 |
|  TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                  |                                                                                                             | TEST2_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              4 |
|  TEST2_i/clk_wiz_0/inst/clk_out1                                       |                                                                                                             | TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]             |                1 |              4 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                |                                                                                                             | TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                 |                1 |              4 |
|  TEST2_i/clk_wiz_0/inst/clk_out1                                       |                                                                                                             | reset_IBUF                                                                              |                1 |              4 |
|  TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                  |                                                                                                             | TEST2_i/FSM_mesure_mouvement_0/U0/FSM_onehot_etat_present[2]_i_2_n_0                    |                2 |              6 |
|  TEST2_i/clk_wiz_0/inst/clk_out1                                       | TEST2_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0    | TEST2_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]           |                1 |              8 |
|  TEST2_i/FSM_mesure_mouvement_0/U0/mouvement_out                       |                                                                                                             |                                                                                         |                2 |              8 |
|  TEST2_i/FSM_mesure_mouvement_0/U0/FSM_onehot_etat_present_reg_n_0_[1] |                                                                                                             |                                                                                         |                2 |              8 |
|  TEST2_i/clk_wiz_0/inst/clk_out1                                       | TEST2_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0 | TEST2_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]           |                1 |              8 |
|  TEST2_i/clk_wiz_0/inst/clk_out1                                       | TEST2_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                    |                                                                                         |                1 |              8 |
|  TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                  |                                                                                                             | TEST2_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |             10 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                | TEST2_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                        | TEST2_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                   |                2 |             10 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                | TEST2_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                          |                                                                                         |                3 |             10 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                | TEST2_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                            | TEST2_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                |                1 |             10 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                | TEST2_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                            | TEST2_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                |                1 |             10 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                | TEST2_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                        | TEST2_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                   |                2 |             10 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                | TEST2_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                             |                                                                                         |                3 |             10 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                | TEST2_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                          |                                                                                         |                2 |             10 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                | TEST2_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                        | TEST2_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                   |                2 |             10 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                | TEST2_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                            | TEST2_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                |                1 |             10 |
|  TEST2_i/clk_wiz_0/inst/clk_out1                                       | TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                   | TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]             |                1 |             10 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                |                                                                                                             | TEST2_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                    |                1 |             14 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                |                                                                                                             | TEST2_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                    |                1 |             14 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                |                                                                                                             | TEST2_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                    |                1 |             14 |
|  TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                  | TEST2_i/ColorDetection_0/U0/RGB[23]_i_2_n_0                                                                 | TEST2_i/ColorDetection_0/U0/detect_sig0                                                 |                2 |             16 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                |                                                                                                             | TEST2_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                        |                2 |             16 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                |                                                                                                             | TEST2_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[0][0]            |                2 |             16 |
|  TEST2_i/clk_wiz_0/inst/clk_out1                                       | TEST2_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                         |                                                                                         |                4 |             16 |
|  TEST2_i/clk_wiz_0/inst/clk_out1                                       |                                                                                                             | TEST2_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                            |                4 |             18 |
|  TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                  |                                                                                                             | TEST2_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             20 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                | TEST2_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                             | TEST2_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                         |                4 |             22 |
|  TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                  | TEST2_i/count_pos/column_counter1/U0/endOfCount                                                             | TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                             |                2 |             22 |
|  TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                  | TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVDE                                                   | TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/vid_pVSync                             |                4 |             22 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                | TEST2_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                | TEST2_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                         |                4 |             22 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                | TEST2_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                             | TEST2_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                         |                2 |             22 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                |                                                                                                             | TEST2_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                        |                4 |             22 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                |                                                                                                             | TEST2_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                            |                7 |             24 |
|  TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                  | TEST2_i/ColorDetection_0/U0/RGB[15]_i_1_n_0                                                                 |                                                                                         |                3 |             32 |
|  TEST2_i/clk_wiz_0/inst/clk_out1                                       | TEST2_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                        |                                                                                         |                4 |             32 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                |                                                                                                             | TEST2_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                |                5 |             42 |
|  TEST2_i/clk_wiz_0/inst/clk_out1                                       | TEST2_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                        | TEST2_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             48 |
|  TEST2_i/clk_wiz_0/inst/clk_out1                                       | TEST2_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                     | TEST2_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             48 |
|  TEST2_i/clk_wiz_0/inst/clk_out1                                       | TEST2_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                     | TEST2_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             48 |
|  TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                  |                                                                                                             | TEST2_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               13 |             64 |
|  TEST2_i/clk_wiz_0/inst/clk_out1                                       |                                                                                                             |                                                                                         |               22 |             72 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                | TEST2_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                           |                                                                                         |                6 |             96 |
|  TEST2_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK                  |                                                                                                             |                                                                                         |               42 |            240 |
|  TEST2_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]                |                                                                                                             |                                                                                         |               36 |            292 |
+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+


