Timing Analyzer report for niosv_g_soc_epcs_tcmem_iic_top
Sun Dec  1 17:50:02 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'EXT_CLK_50M'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'EXT_CLK_50M'
 21. Slow 1200mV 85C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 36. Slow 1200mV 0C Model Setup: 'EXT_CLK_50M'
 37. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 39. Slow 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Hold: 'EXT_CLK_50M'
 42. Slow 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 44. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 47. Slow 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 48. Slow 1200mV 0C Model Metastability Summary
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 55. Fast 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 56. Fast 1200mV 0C Model Setup: 'EXT_CLK_50M'
 57. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 58. Fast 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 59. Fast 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 60. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Hold: 'EXT_CLK_50M'
 62. Fast 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 63. Fast 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 64. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 67. Fast 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 68. Fast 1200mV 0C Model Metastability Summary
 69. Multicorner Timing Analysis Summary
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths Summary
 82. Clock Status Summary
 83. Unconstrained Input Ports
 84. Unconstrained Output Ports
 85. Unconstrained Input Ports
 86. Unconstrained Output Ports
 87. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                            ;
+-----------------------+------------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                     ;
; Revision Name         ; niosv_g_soc_epcs_tcmem_iic_top                             ;
; Device Family         ; Cyclone IV E                                               ;
; Device Name           ; EP4CE22F17C6                                               ;
; Timing Models         ; Final                                                      ;
; Delay Model           ; Combined                                                   ;
; Rise/Fall Delays      ; Enabled                                                    ;
+-----------------------+------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.94        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  19.4%      ;
;     Processor 3            ;  14.4%      ;
;     Processor 4            ;  10.7%      ;
;     Processors 5-14        ;   5.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                             ;
+---------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                         ; Status ; Read at                  ;
+---------------------------------------------------------------------------------------+--------+--------------------------+
; ../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Sun Dec  1 17:50:00 2024 ;
; ../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Sun Dec  1 17:50:00 2024 ;
; ../constraints/timing_de0nano_brd.sdc                                                 ; OK     ; Sun Dec  1 17:50:00 2024 ;
+---------------------------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+------------------------------------------------+--------------------------------------------------+
; Clock Name                                   ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                         ; Targets                                          ;
+----------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+------------------------------------------------+--------------------------------------------------+
; altera_reserved_tck                          ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                ; { altera_reserved_tck }                          ;
; EXT_CLK_50M                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                ; { EXT_CLK_50M }                                  ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; EXT_CLK_50M ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|inclk[0] ; { NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] } ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; EXT_CLK_50M ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|inclk[0] ; { NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] } ;
+----------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                 ;
+------------+-----------------+----------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                   ; Note ;
+------------+-----------------+----------------------------------------------+------+
; 57.57 MHz  ; 57.57 MHz       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ;      ;
; 106.55 MHz ; 106.55 MHz      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ;      ;
; 139.31 MHz ; 139.31 MHz      ; EXT_CLK_50M                                  ;      ;
; 151.93 MHz ; 151.93 MHz      ; altera_reserved_tck                          ;      ;
+------------+-----------------+----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                   ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.615  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 11.315 ; 0.000         ;
; EXT_CLK_50M                                  ; 12.822 ; 0.000         ;
; altera_reserved_tck                          ; 46.709 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                   ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.222 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.310 ; 0.000         ;
; altera_reserved_tck                          ; 0.357 ; 0.000         ;
; EXT_CLK_50M                                  ; 0.358 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 5.042  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 16.705 ; 0.000         ;
; altera_reserved_tck                          ; 47.981 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; altera_reserved_tck                          ; 0.893 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 2.382 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 3.529 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                     ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.664  ; 0.000         ;
; EXT_CLK_50M                                  ; 9.579  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 19.737 ; 0.000         ;
; altera_reserved_tck                          ; 49.542 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.615 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.194      ; 9.607      ;
; 0.624 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[5]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.295      ; 9.666      ;
; 0.629 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[6]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.295      ; 9.661      ;
; 0.651 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.295      ; 9.639      ;
; 0.671 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.202      ; 9.559      ;
; 0.681 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.277      ; 9.591      ;
; 0.683 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.201      ; 9.546      ;
; 0.684 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.201      ; 9.545      ;
; 0.685 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[14]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.293      ; 9.603      ;
; 0.685 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[15]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.293      ; 9.603      ;
; 0.686 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[16]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.293      ; 9.602      ;
; 0.686 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 9.222      ;
; 0.692 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[21]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.293      ; 9.596      ;
; 0.692 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[5]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.302      ; 9.605      ;
; 0.697 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[6]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.302      ; 9.600      ;
; 0.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.243      ; 9.525      ;
; 0.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.243      ; 9.525      ;
; 0.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.243      ; 9.525      ;
; 0.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.243      ; 9.525      ;
; 0.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.243      ; 9.525      ;
; 0.715 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[13]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 9.547      ;
; 0.715 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[22]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 9.547      ;
; 0.716 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[17]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.316      ; 9.595      ;
; 0.719 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.316      ; 9.592      ;
; 0.719 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.302      ; 9.578      ;
; 0.723 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.316      ; 9.588      ;
; 0.734 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 9.168      ;
; 0.736 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 9.166      ;
; 0.737 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.285      ; 9.543      ;
; 0.740 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 9.522      ;
; 0.749 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.284      ; 9.530      ;
; 0.750 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.194     ; 9.084      ;
; 0.750 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.284      ; 9.529      ;
; 0.753 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[14]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.300      ; 9.542      ;
; 0.753 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[15]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.300      ; 9.542      ;
; 0.754 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[16]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.300      ; 9.541      ;
; 0.754 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.161      ;
; 0.754 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.162      ;
; 0.756 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.194     ; 9.078      ;
; 0.758 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[1]_OTERM809                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 9.150      ;
; 0.760 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[21]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.300      ; 9.535      ;
; 0.762 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[0]_OTERM813                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 9.146      ;
; 0.765 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 9.469      ;
; 0.767 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.148      ;
; 0.772 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_011|saved_grant[1]                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 9.141      ;
; 0.772 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_011|saved_grant[0]                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 9.141      ;
; 0.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.246      ; 9.460      ;
; 0.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.250      ; 9.464      ;
; 0.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.250      ; 9.464      ;
; 0.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.250      ; 9.464      ;
; 0.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.250      ; 9.464      ;
; 0.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.250      ; 9.464      ;
; 0.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.251      ; 9.465      ;
; 0.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.251      ; 9.465      ;
; 0.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.251      ; 9.465      ;
; 0.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.251      ; 9.465      ;
; 0.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.251      ; 9.465      ;
; 0.783 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[13]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 9.486      ;
; 0.783 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[22]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 9.486      ;
; 0.784 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[2]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.201      ; 9.445      ;
; 0.784 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[17]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.323      ; 9.534      ;
; 0.787 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[5]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.303      ; 9.511      ;
; 0.787 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.323      ; 9.531      ;
; 0.789 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.279      ; 9.485      ;
; 0.789 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.279      ; 9.485      ;
; 0.791 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.279      ; 9.483      ;
; 0.791 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.323      ; 9.527      ;
; 0.792 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.279      ; 9.482      ;
; 0.792 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[6]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.303      ; 9.506      ;
; 0.792 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[5]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.302      ; 9.505      ;
; 0.793 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 9.441      ;
; 0.794 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.250      ; 9.451      ;
; 0.794 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.250      ; 9.451      ;
; 0.794 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.250      ; 9.451      ;
; 0.794 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.250      ; 9.451      ;
; 0.794 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.250      ; 9.451      ;
; 0.797 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[6]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.302      ; 9.500      ;
; 0.799 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[3]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.276      ; 9.472      ;
; 0.802 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 9.107      ;
; 0.804 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 9.105      ;
; 0.808 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.274      ; 9.461      ;
; 0.814 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.303      ; 9.484      ;
; 0.814 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[1]_OTERM809                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.102      ;
; 0.818 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[0]_OTERM813                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.098      ;
; 0.819 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.302      ; 9.478      ;
; 0.820 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[1]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.276      ; 9.451      ;
; 0.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 9.088      ;
; 0.824 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 9.086      ;
; 0.826 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[1]_OTERM809                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.089      ;
; 0.827 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[1]_OTERM809                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.088      ;
; 0.830 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[0]_OTERM813                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.085      ;
; 0.831 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[0]_OTERM813                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.084      ;
; 0.833 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.246      ; 9.408      ;
; 0.835 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 9.074      ;
; 0.837 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 9.072      ;
; 0.838 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.278      ; 9.435      ;
; 0.838 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.278      ; 9.435      ;
; 0.839 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.278      ; 9.434      ;
; 0.840 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_011|saved_grant[1]                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 9.080      ;
; 0.840 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_011|saved_grant[0]                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 9.080      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 11.315 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 8.611      ;
; 11.349 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 8.577      ;
; 12.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 7.571      ;
; 12.712 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 7.216      ;
; 12.712 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 7.216      ;
; 12.815 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 7.115      ;
; 12.874 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|saved_grant[1]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 7.053      ;
; 12.874 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|saved_grant[0]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 7.053      ;
; 12.894 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 7.021      ;
; 12.894 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 7.021      ;
; 12.894 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 7.021      ;
; 12.894 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 7.021      ;
; 13.169 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.760      ;
; 13.169 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.760      ;
; 13.243 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 6.676      ;
; 13.243 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 6.676      ;
; 13.248 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[3]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 6.667      ;
; 13.248 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[0]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 6.667      ;
; 13.248 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[2]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 6.667      ;
; 13.296 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 6.634      ;
; 13.296 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 6.634      ;
; 13.296 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 6.634      ;
; 13.346 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 6.576      ;
; 13.346 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 6.576      ;
; 13.346 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 6.576      ;
; 13.346 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 6.576      ;
; 13.346 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 6.576      ;
; 13.346 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 6.576      ;
; 13.346 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 6.576      ;
; 13.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.556      ;
; 13.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.556      ;
; 13.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.556      ;
; 13.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.556      ;
; 13.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.556      ;
; 13.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.556      ;
; 13.444 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 6.491      ;
; 13.450 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|packet_in_progress                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 6.478      ;
; 13.452 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[1]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.311      ; 6.854      ;
; 13.457 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|packet_in_progress                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 6.476      ;
; 13.465 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.464      ;
; 13.465 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.464      ;
; 13.465 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.464      ;
; 13.465 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.464      ;
; 13.465 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.464      ;
; 13.465 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.464      ;
; 13.465 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.464      ;
; 13.465 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.464      ;
; 13.465 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.464      ;
; 13.465 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.464      ;
; 13.484 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.445      ;
; 13.484 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 6.445      ;
; 13.496 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 6.419      ;
; 13.497 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 6.430      ;
; 13.497 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 6.430      ;
; 13.497 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 6.430      ;
; 13.497 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 6.430      ;
; 13.515 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.251      ; 6.731      ;
; 13.515 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.251      ; 6.731      ;
; 13.515 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.251      ; 6.731      ;
; 13.515 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.251      ; 6.731      ;
; 13.515 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.251      ; 6.731      ;
; 13.515 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.251      ; 6.731      ;
; 13.515 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.251      ; 6.731      ;
; 13.515 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.251      ; 6.731      ;
; 13.518 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 6.412      ;
; 13.518 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 6.412      ;
; 13.518 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 6.412      ;
; 13.518 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 6.412      ;
; 13.522 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 6.727      ;
; 13.522 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 6.727      ;
; 13.522 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 6.727      ;
; 13.522 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 6.727      ;
; 13.522 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 6.727      ;
; 13.522 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.254      ; 6.727      ;
; 13.539 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 6.393      ;
; 13.539 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 6.393      ;
; 13.539 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 6.393      ;
; 13.539 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 6.393      ;
; 13.542 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 6.372      ;
; 13.542 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 6.372      ;
; 13.556 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 6.372      ;
; 13.559 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 6.369      ;
; 13.686 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[0][127]                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 6.256      ;
; 13.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 6.102      ;
; 13.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 6.102      ;
; 13.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 6.102      ;
; 13.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 6.102      ;
; 13.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 6.102      ;
; 13.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 6.102      ;
; 13.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 6.102      ;
; 13.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 6.102      ;
; 13.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 6.102      ;
; 13.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 6.102      ;
; 13.825 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 6.102      ;
; 13.846 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.281      ; 6.430      ;
; 13.846 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.281      ; 6.430      ;
; 13.846 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.281      ; 6.430      ;
; 13.846 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.281      ; 6.430      ;
; 13.846 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.281      ; 6.430      ;
; 13.846 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.281      ; 6.430      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'EXT_CLK_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.822 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 7.109      ;
; 12.828 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 7.103      ;
; 12.988 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.943      ;
; 13.032 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.266      ; 7.229      ;
; 13.038 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.266      ; 7.223      ;
; 13.088 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.843      ;
; 13.168 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.271      ; 7.098      ;
; 13.174 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.271      ; 7.092      ;
; 13.198 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.266      ; 7.063      ;
; 13.243 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.690      ;
; 13.243 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.690      ;
; 13.243 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.690      ;
; 13.243 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.690      ;
; 13.243 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.690      ;
; 13.243 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.690      ;
; 13.243 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.690      ;
; 13.249 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.684      ;
; 13.249 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.684      ;
; 13.249 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.684      ;
; 13.249 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.684      ;
; 13.249 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.684      ;
; 13.249 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.684      ;
; 13.249 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.684      ;
; 13.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.266      ; 6.963      ;
; 13.300 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.631      ;
; 13.300 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.631      ;
; 13.306 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.625      ;
; 13.306 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.625      ;
; 13.334 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.271      ; 6.932      ;
; 13.353 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 6.579      ;
; 13.353 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 6.579      ;
; 13.353 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 6.579      ;
; 13.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 6.573      ;
; 13.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 6.573      ;
; 13.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 6.573      ;
; 13.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.524      ;
; 13.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.524      ;
; 13.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.524      ;
; 13.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.524      ;
; 13.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.524      ;
; 13.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.524      ;
; 13.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.524      ;
; 13.434 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.271      ; 6.832      ;
; 13.466 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.465      ;
; 13.466 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.465      ;
; 13.509 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.424      ;
; 13.509 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.424      ;
; 13.509 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.424      ;
; 13.509 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.424      ;
; 13.509 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.424      ;
; 13.509 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.424      ;
; 13.509 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.424      ;
; 13.519 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 6.413      ;
; 13.519 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 6.413      ;
; 13.519 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 6.413      ;
; 13.566 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.365      ;
; 13.566 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.365      ;
; 13.619 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.310      ;
; 13.619 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.310      ;
; 13.619 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.310      ;
; 13.619 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.310      ;
; 13.619 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.310      ;
; 13.619 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.310      ;
; 13.619 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 6.313      ;
; 13.619 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 6.313      ;
; 13.619 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.063     ; 6.313      ;
; 13.625 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.304      ;
; 13.625 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.304      ;
; 13.625 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.304      ;
; 13.625 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.304      ;
; 13.625 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.304      ;
; 13.625 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.304      ;
; 13.651 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.280      ;
; 13.651 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[0]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.280      ;
; 13.657 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.274      ;
; 13.657 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[0]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.274      ;
; 13.703 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 6.233      ;
; 13.709 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 6.227      ;
; 13.731 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 6.205      ;
; 13.737 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 6.199      ;
; 13.753 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.067     ; 6.175      ;
; 13.780 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.263      ; 6.478      ;
; 13.785 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.144      ;
; 13.785 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.144      ;
; 13.785 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.144      ;
; 13.785 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.144      ;
; 13.785 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.144      ;
; 13.785 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.144      ;
; 13.806 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 6.127      ;
; 13.817 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.114      ;
; 13.817 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[0]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.114      ;
; 13.831 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.426     ; 5.738      ;
; 13.869 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 6.067      ;
; 13.885 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.044      ;
; 13.885 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.044      ;
; 13.885 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.044      ;
; 13.885 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.044      ;
; 13.885 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.044      ;
; 13.885 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.066     ; 6.044      ;
; 13.897 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|packet_in_progress                                                                                                 ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.064     ; 6.034      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.478      ;
; 46.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.356      ;
; 46.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.307      ;
; 46.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 3.290      ;
; 47.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.158      ;
; 47.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.157      ;
; 47.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.153      ;
; 47.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.053      ;
; 47.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 3.002      ;
; 47.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.000      ;
; 47.254 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 2.931      ;
; 47.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 2.886      ;
; 47.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 2.879      ;
; 47.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 2.820      ;
; 47.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 2.765      ;
; 47.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.354      ;
; 47.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.349      ;
; 47.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.262      ;
; 48.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 2.102      ;
; 48.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 1.855      ;
; 48.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 1.786      ;
; 48.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 1.660      ;
; 48.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 1.657      ;
; 48.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 1.440      ;
; 49.354 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 0.833      ;
; 94.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.571      ;
; 94.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.571      ;
; 94.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.571      ;
; 94.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.571      ;
; 94.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.571      ;
; 94.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.571      ;
; 94.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.571      ;
; 94.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.571      ;
; 94.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.571      ;
; 94.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.571      ;
; 94.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.571      ;
; 94.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.571      ;
; 94.351 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.571      ;
; 94.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.543      ;
; 94.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.543      ;
; 94.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.543      ;
; 94.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.543      ;
; 94.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.543      ;
; 94.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.543      ;
; 94.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.432      ;
; 94.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.432      ;
; 94.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.432      ;
; 94.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.432      ;
; 94.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.432      ;
; 94.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.432      ;
; 94.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.432      ;
; 94.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.432      ;
; 94.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.432      ;
; 94.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.432      ;
; 94.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.432      ;
; 94.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.432      ;
; 94.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.432      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.431      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.431      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.431      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.431      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.431      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.431      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.431      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.431      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.431      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.431      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.431      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.431      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.431      ;
; 94.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.423      ;
; 94.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.423      ;
; 94.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.423      ;
; 94.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.423      ;
; 94.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.423      ;
; 94.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.423      ;
; 94.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.422      ;
; 94.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.422      ;
; 94.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.422      ;
; 94.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.422      ;
; 94.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.422      ;
; 94.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.422      ;
; 94.553 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.274      ; 5.716      ;
; 94.553 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.274      ; 5.716      ;
; 94.553 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.274      ; 5.716      ;
; 94.553 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.274      ; 5.716      ;
; 94.553 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.274      ; 5.716      ;
; 94.553 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.274      ; 5.716      ;
; 94.553 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.274      ; 5.716      ;
; 94.553 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.274      ; 5.716      ;
; 94.553 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.274      ; 5.716      ;
; 94.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.344      ;
; 94.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.344      ;
; 94.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.344      ;
; 94.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.344      ;
; 94.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.344      ;
; 94.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.344      ;
; 94.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.344      ;
; 94.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.344      ;
; 94.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.344      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.222 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.796      ;
; 0.249 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][1]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.823      ;
; 0.251 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][2]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.825      ;
; 0.287 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][2]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.861      ;
; 0.295 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.869      ;
; 0.296 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][1]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.870      ;
; 0.301 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][2]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.875      ;
; 0.302 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][6]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.876      ;
; 0.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][5]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.877      ;
; 0.305 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][3]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.879      ;
; 0.305 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][7]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.879      ;
; 0.306 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][7]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.880      ;
; 0.306 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.875      ;
; 0.307 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[6]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.876      ;
; 0.309 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.878      ;
; 0.310 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][6]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.884      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][3]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.886      ;
; 0.314 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.882      ;
; 0.314 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.882      ;
; 0.315 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][7]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.889      ;
; 0.316 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[6]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.890      ;
; 0.317 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[7]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.891      ;
; 0.317 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][6]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.891      ;
; 0.318 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[3]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.892      ;
; 0.320 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.894      ;
; 0.321 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.890      ;
; 0.322 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.890      ;
; 0.324 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.892      ;
; 0.325 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.893      ;
; 0.326 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][5]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.900      ;
; 0.328 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.896      ;
; 0.329 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[4]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.903      ;
; 0.329 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][4]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.903      ;
; 0.330 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][4]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.904      ;
; 0.331 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][3]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.905      ;
; 0.333 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][4]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.907      ;
; 0.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[4]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.904      ;
; 0.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[5]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.911      ;
; 0.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][1]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.911      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[5]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.908      ;
; 0.340 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.908      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][5]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.917      ;
; 0.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.347 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[1]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.921      ;
; 0.350 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[2]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.387      ; 0.924      ;
; 0.352 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.920      ;
; 0.353 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.921      ;
; 0.354 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[3]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.382      ; 0.923      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_rdid_en                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_rdid_en                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                   ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.310 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[4]                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.878      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[6]                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.880      ;
; 0.313 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[3]                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.881      ;
; 0.313 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[5]                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.881      ;
; 0.319 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[5]                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.888      ;
; 0.320 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|write_ptr[2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~porta_address_reg0       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.889      ;
; 0.324 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[10]                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_hkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.893      ;
; 0.325 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[3]                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.894      ;
; 0.325 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[6]                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.894      ;
; 0.329 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_buf[15]                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[15]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.426      ; 0.912      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[0]                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.907      ;
; 0.340 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[17]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[17]                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.577      ;
; 0.340 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.577      ;
; 0.340 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.577      ;
; 0.340 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[0]                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[0]                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.577      ;
; 0.340 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[1]                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[1]                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.577      ;
; 0.340 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][3]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][3]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.577      ;
; 0.340 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM733                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM733                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.577      ;
; 0.340 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM803                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM803                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[5]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[5]                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[6]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[6]                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[7]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[7]                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[8]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[8]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[11]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[11]                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[5]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[5]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[7]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[7]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[9]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[9]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[6]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[6]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[1]                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[1]                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[0]                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[0]                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[3]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[3]                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[4]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[4]                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[8]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[8]                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[9]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[9]                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[10]                                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[10]                                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|rd_ptr[2]                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|rd_ptr[2]                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|rd_ptr[0]                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|rd_ptr[0]                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|rd_ptr[1]                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|rd_ptr[1]                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|write_ptr[1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|write_ptr[1]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|write_ptr[0]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|write_ptr[0]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~127                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~127                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~31                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~31                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~95                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~95                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[3]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[8]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[12]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[12]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[19]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[19]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[26]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[26]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[16]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[16]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[15]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[15]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[5]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.593      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.593      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[21]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[21]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[20]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[20]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[24]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[24]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[23]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[23]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[32]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[32]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.593      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.594      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.593      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.593      ;
; 0.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.593      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[24]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.421      ; 0.938      ;
; 0.360 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.361 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.595      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.367 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[22]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.421      ; 0.945      ;
; 0.371 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.421      ; 0.949      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[15]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[1]                                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[5]                                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[16]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[41]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[41]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[42]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[42]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[35]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[35]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[30]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[33]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[2]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[29]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[31]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[3]                                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'EXT_CLK_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][127]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][127]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.076      ; 0.593      ;
; 0.361 ; pwrup_timer[0]                                                                                                                                                                                                                                           ; pwrup_timer[0]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.075      ; 0.593      ;
; 0.373 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.594      ;
; 0.379 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.599      ;
; 0.385 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.604      ;
; 0.386 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.605      ;
; 0.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.629      ;
; 0.478 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.697      ;
; 0.518 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.737      ;
; 0.522 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.741      ;
; 0.547 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10] ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.766      ;
; 0.558 ; pwrup_timer[6]                                                                                                                                                                                                                                           ; pwrup_timer[6]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; pwrup_timer[3]                                                                                                                                                                                                                                           ; pwrup_timer[3]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; pwrup_timer[5]                                                                                                                                                                                                                                           ; pwrup_timer[5]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; pwrup_timer[2]                                                                                                                                                                                                                                           ; pwrup_timer[2]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; pwrup_timer[4]                                                                                                                                                                                                                                           ; pwrup_timer[4]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.779      ;
; 0.564 ; pwrup_timer[7]                                                                                                                                                                                                                                           ; pwrup_timer[7]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.783      ;
; 0.567 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.786      ;
; 0.572 ; pwrup_timer[0]                                                                                                                                                                                                                                           ; pwrup_timer[1]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.791      ;
; 0.575 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.427      ; 1.159      ;
; 0.599 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.818      ;
; 0.601 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.820      ;
; 0.613 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.832      ;
; 0.623 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.842      ;
; 0.625 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.844      ;
; 0.637 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.856      ;
; 0.643 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.862      ;
; 0.644 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.863      ;
; 0.647 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                                              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.866      ;
; 0.650 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.869      ;
; 0.651 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][80]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.870      ;
; 0.659 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][127]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.878      ;
; 0.661 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][127]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.880      ;
; 0.666 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.885      ;
; 0.674 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.427      ; 1.258      ;
; 0.681 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.900      ;
; 0.689 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.908      ;
; 0.721 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.286     ; 0.592      ;
; 0.721 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.286     ; 0.592      ;
; 0.721 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.286     ; 0.592      ;
; 0.721 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.286     ; 0.592      ;
; 0.722 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.286     ; 0.593      ;
; 0.723 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.286     ; 0.594      ;
; 0.733 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.952      ;
; 0.734 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.953      ;
; 0.736 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.955      ;
; 0.737 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.956      ;
; 0.756 ; pwrup_timer[1]                                                                                                                                                                                                                                           ; pwrup_timer[1]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 0.975      ;
; 0.757 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.427      ; 1.341      ;
; 0.760 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.064      ; 0.981      ;
; 0.765 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                             ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.978      ;
; 0.771 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.064      ; 0.992      ;
; 0.783 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.002      ;
; 0.785 ; pwrup_timer[2]                                                                                                                                                                                                                                           ; pwrup_timer[0]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.004      ;
; 0.785 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.289     ; 0.653      ;
; 0.786 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.064      ; 1.007      ;
; 0.792 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.065      ; 1.014      ;
; 0.793 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.012      ;
; 0.793 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[0]                                                                                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.012      ;
; 0.794 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.013      ;
; 0.795 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.014      ;
; 0.796 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][128]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.015      ;
; 0.799 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.018      ;
; 0.801 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.076      ; 1.034      ;
; 0.801 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.261     ; 0.697      ;
; 0.801 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.261     ; 0.697      ;
; 0.812 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.062      ; 1.031      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                             ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 5.042 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.453     ; 4.500      ;
; 5.042 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.455     ; 4.498      ;
; 5.042 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.453     ; 4.500      ;
; 5.042 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.455     ; 4.498      ;
; 5.042 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.453     ; 4.500      ;
; 5.042 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.453     ; 4.500      ;
; 5.042 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.453     ; 4.500      ;
; 5.042 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.455     ; 4.498      ;
; 5.042 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.453     ; 4.500      ;
; 5.275 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[0]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.163     ; 4.491      ;
; 5.275 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[1]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.163     ; 4.491      ;
; 5.275 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[2]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.163     ; 4.491      ;
; 5.275 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[3]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.163     ; 4.491      ;
; 5.275 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[4]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.163     ; 4.491      ;
; 5.275 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[5]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.163     ; 4.491      ;
; 5.275 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[6]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.163     ; 4.491      ;
; 5.275 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[7]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.163     ; 4.491      ;
; 5.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.121     ; 4.483      ;
; 5.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.121     ; 4.483      ;
; 5.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.121     ; 4.483      ;
; 5.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.121     ; 4.483      ;
; 5.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.121     ; 4.483      ;
; 5.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.121     ; 4.483      ;
; 5.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.121     ; 4.483      ;
; 5.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.121     ; 4.483      ;
; 5.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.121     ; 4.483      ;
; 5.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.121     ; 4.483      ;
; 5.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.121     ; 4.483      ;
; 5.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.121     ; 4.483      ;
; 5.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[95]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.138     ; 4.462      ;
; 5.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.138     ; 4.462      ;
; 5.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.138     ; 4.462      ;
; 5.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.138     ; 4.462      ;
; 5.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.138     ; 4.462      ;
; 5.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.138     ; 4.462      ;
; 5.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.138     ; 4.462      ;
; 5.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.138     ; 4.462      ;
; 5.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.138     ; 4.462      ;
; 5.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.142     ; 4.457      ;
; 5.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.142     ; 4.457      ;
; 5.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.142     ; 4.457      ;
; 5.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.142     ; 4.457      ;
; 5.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.142     ; 4.457      ;
; 5.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[127]                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.142     ; 4.457      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10]               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[5]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.454     ; 4.142      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[4]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.454     ; 4.142      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[6]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.454     ; 4.142      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.454     ; 4.142      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[33] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.454     ; 4.142      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[7]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.454     ; 4.142      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.452     ; 4.144      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.452     ; 4.144      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.452     ; 4.144      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.452     ; 4.144      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.452     ; 4.144      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.452     ; 4.144      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.452     ; 4.144      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.452     ; 4.144      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.452     ; 4.144      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[1][79]                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.452     ; 4.144      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[1][80]                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.452     ; 4.144      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[1][77]                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.452     ; 4.144      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:rd_ptr_count|counter_reg_bit[0]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:rd_ptr_count|counter_reg_bit[1]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:rd_ptr_count|counter_reg_bit[2]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:rd_ptr_count|counter_reg_bit[3]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:rd_ptr_count|counter_reg_bit[4]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:rd_ptr_count|counter_reg_bit[5]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.399 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:rd_ptr_count|counter_reg_bit[6]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.147      ;
; 5.400 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[16]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.453     ; 4.142      ;
; 5.400 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[0]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.453     ; 4.142      ;
; 5.400 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[1]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.453     ; 4.142      ;
; 5.400 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[2]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.453     ; 4.142      ;
; 5.400 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[3]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.453     ; 4.142      ;
; 5.400 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[4]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.453     ; 4.142      ;
; 5.400 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[5]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.453     ; 4.142      ;
; 5.400 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[6]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.453     ; 4.142      ;
; 5.402 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.452     ; 4.141      ;
; 5.402 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[2]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.449     ; 4.144      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.221      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.221      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.221      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.221      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.221      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.222      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.222      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.222      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 3.215      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage2_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 3.215      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_read_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 3.215      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 3.223      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 3.223      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|max_cnt_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 3.210      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|buf_empty_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.087     ; 3.203      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 3.223      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[1]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 3.223      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[2]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 3.223      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[3]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 3.223      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[4]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 3.223      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 3.220      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[5]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 3.223      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[5]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[6]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 3.223      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[6]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[4]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[3]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.222      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.222      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.222      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_erase_dly_reg                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 3.214      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_write_dly_reg                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 3.214      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[2]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[7]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 3.223      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[7]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[1]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[0]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 3.218      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_hdlyreg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.222      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_sid_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 3.220      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 3.214      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 3.215      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.221      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.221      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|maxcnt_shift_reg2                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 3.220      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[3]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[4]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[5]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[6]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[7]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[4]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[5]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[6]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.705 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 3.216      ;
; 16.706 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|shftpgwr_data_reg                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 3.214      ;
; 16.706 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|do_wrmemadd_reg                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 3.214      ;
; 16.721 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|cnt_bfend_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.205      ;
; 16.721 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.205      ;
; 36.323 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_sid                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.084     ; 3.588      ;
; 36.323 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_imr_valid                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.084     ; 3.588      ;
; 36.323 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.084     ; 3.588      ;
; 36.323 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[0]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.084     ; 3.588      ;
; 36.329 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.065     ; 3.601      ;
; 36.329 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.065     ; 3.601      ;
; 36.329 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.065     ; 3.601      ;
; 36.329 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.065     ; 3.601      ;
; 36.329 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.065     ; 3.601      ;
; 36.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 3.581      ;
; 36.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 3.581      ;
; 36.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 3.580      ;
; 36.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 3.580      ;
; 36.348 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.063     ; 3.584      ;
; 36.348 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.063     ; 3.584      ;
; 36.370 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 3.548      ;
; 36.370 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.072     ; 3.553      ;
; 36.370 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.072     ; 3.553      ;
; 36.380 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 3.538      ;
; 36.389 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.058     ; 3.548      ;
; 36.389 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.058     ; 3.548      ;
; 36.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 3.529      ;
; 36.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 3.529      ;
; 36.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 3.529      ;
; 36.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 3.529      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.205      ;
; 48.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 1.884      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|state                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.205      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.164      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.164      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.164      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.164      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.164      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.163      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.163      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.163      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.163      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.163      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.163      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.163      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.163      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.163      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.916      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.916      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.916      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.916      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.916      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.916      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.916      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.916      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.916      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.916      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.882      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.882      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.882      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.882      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.882      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.882      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.882      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.882      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.882      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.882      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.882      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.882      ;
; 98.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read_req                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.857      ;
; 98.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.857      ;
; 98.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.857      ;
; 98.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_valid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.857      ;
; 98.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.857      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.830      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.830      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.830      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.830      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.830      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.830      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.830      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.830      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.830      ;
; 98.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.695      ;
; 98.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.695      ;
; 98.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.695      ;
; 98.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.695      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.628      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.628      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.628      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.628      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.628      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.628      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.628      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.628      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.628      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.628      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.628      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.628      ;
; 98.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.608      ;
; 98.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.597      ;
; 98.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.377      ;
; 98.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.377      ;
; 98.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.377      ;
; 98.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.242      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.893  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.111      ;
; 1.029  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.247      ;
; 1.029  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.247      ;
; 1.029  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.247      ;
; 1.241  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.458      ;
; 1.260  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.476      ;
; 1.267  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.486      ;
; 1.267  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.486      ;
; 1.267  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.486      ;
; 1.267  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.486      ;
; 1.267  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.486      ;
; 1.267  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.486      ;
; 1.267  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.486      ;
; 1.267  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.486      ;
; 1.267  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.486      ;
; 1.267  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.486      ;
; 1.267  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.486      ;
; 1.267  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.486      ;
; 1.335  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.551      ;
; 1.335  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.551      ;
; 1.335  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.551      ;
; 1.335  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.551      ;
; 1.488  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.700      ;
; 1.488  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.700      ;
; 1.488  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.700      ;
; 1.488  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.700      ;
; 1.488  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.700      ;
; 1.488  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.700      ;
; 1.488  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.700      ;
; 1.488  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.700      ;
; 1.488  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.700      ;
; 1.520  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.733      ;
; 1.520  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.733      ;
; 1.520  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.733      ;
; 1.520  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.733      ;
; 1.520  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.733      ;
; 1.520  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.733      ;
; 1.520  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.733      ;
; 1.520  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.733      ;
; 1.520  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.733      ;
; 1.520  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.733      ;
; 1.520  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.733      ;
; 1.520  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.733      ;
; 1.523  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read_req                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.736      ;
; 1.523  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.736      ;
; 1.523  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.736      ;
; 1.523  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_valid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.736      ;
; 1.523  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.736      ;
; 1.537  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.764      ;
; 1.537  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.764      ;
; 1.537  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.764      ;
; 1.537  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.764      ;
; 1.537  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.764      ;
; 1.537  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.764      ;
; 1.537  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.764      ;
; 1.537  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.764      ;
; 1.537  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.764      ;
; 1.537  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.764      ;
; 1.787  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.002      ;
; 1.787  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.003      ;
; 1.787  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.003      ;
; 1.787  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.002      ;
; 1.787  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.003      ;
; 1.787  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.003      ;
; 1.787  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.002      ;
; 1.787  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.002      ;
; 1.787  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.003      ;
; 1.787  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.002      ;
; 1.787  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.003      ;
; 1.787  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.003      ;
; 1.787  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.003      ;
; 1.787  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.003      ;
; 1.806  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|state                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.024      ;
; 51.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.311      ; 1.731      ;
; 51.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.315      ; 2.024      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                   ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 2.382 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[1]                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.469      ; 3.008      ;
; 2.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.454      ; 3.008      ;
; 2.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.454      ; 3.008      ;
; 2.398 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.435      ; 2.990      ;
; 2.398 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.435      ; 2.990      ;
; 2.398 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.435      ; 2.990      ;
; 2.403 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.458      ; 3.018      ;
; 2.403 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.458      ; 3.018      ;
; 2.403 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.458      ; 3.018      ;
; 2.403 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.458      ; 3.018      ;
; 2.405 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.446      ; 3.008      ;
; 2.405 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.446      ; 3.008      ;
; 2.405 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.446      ; 3.008      ;
; 2.405 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.446      ; 3.008      ;
; 2.405 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.446      ; 3.008      ;
; 2.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.442      ; 3.005      ;
; 2.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.442      ; 3.005      ;
; 2.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.442      ; 3.005      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.002      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.002      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.002      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.002      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.002      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.002      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.002      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.002      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][68]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.002      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.002      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.002      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.002      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][71]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][127]                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][70]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][106]                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.004      ;
; 2.408 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.439      ; 3.004      ;
; 2.408 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.439      ; 3.004      ;
; 2.408 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.439      ; 3.004      ;
; 2.408 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.439      ; 3.004      ;
; 2.408 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.003      ;
; 2.408 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.439      ; 3.004      ;
; 2.408 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.439      ; 3.004      ;
; 2.408 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.435      ; 3.000      ;
; 2.408 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.439      ; 3.004      ;
; 2.408 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.439      ; 3.004      ;
; 2.408 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.439      ; 3.004      ;
; 2.408 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.435      ; 3.000      ;
; 2.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.008      ;
; 2.425 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 3.006      ;
; 2.425 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 3.006      ;
; 2.425 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 3.006      ;
; 2.425 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 3.006      ;
; 2.425 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 3.006      ;
; 2.425 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 3.006      ;
; 2.425 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 3.006      ;
; 2.427 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 2.995      ;
; 2.427 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 2.995      ;
; 2.427 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 2.995      ;
; 2.427 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 2.995      ;
; 2.427 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 2.995      ;
; 2.427 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 2.995      ;
; 2.428 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.995      ;
; 2.428 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.995      ;
; 2.428 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.995      ;
; 2.428 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.995      ;
; 2.428 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.995      ;
; 2.428 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.995      ;
; 2.433 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.412      ; 3.002      ;
; 2.433 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.412      ; 3.002      ;
; 2.433 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.418      ; 3.008      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 3.005      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 3.005      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 3.005      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 3.005      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 3.005      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 3.005      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 3.005      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][78]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 3.004      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][79]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 3.004      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][80]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 3.004      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][81]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 3.004      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][82]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 3.004      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][82]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.406      ; 3.000      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 3.005      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 3.005      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 3.005      ;
; 2.437 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.411      ; 3.005      ;
; 2.438 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.407      ; 3.002      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 3.529 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM737                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.146      ; 3.832      ;
; 3.529 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM735                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.146      ; 3.832      ;
; 3.529 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[0]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.146      ; 3.832      ;
; 3.529 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[1]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.146      ; 3.832      ;
; 3.529 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM805                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.146      ; 3.832      ;
; 3.529 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|packet_in_progress                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.146      ; 3.832      ;
; 3.529 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.146      ; 3.832      ;
; 3.529 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM803                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.146      ; 3.832      ;
; 3.529 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM733                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.146      ; 3.832      ;
; 3.529 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][3]                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.146      ; 3.832      ;
; 3.548 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.134      ; 3.839      ;
; 3.548 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.134      ; 3.839      ;
; 3.548 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.134      ; 3.839      ;
; 3.548 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.134      ; 3.839      ;
; 3.548 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.134      ; 3.839      ;
; 3.548 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.134      ; 3.839      ;
; 3.548 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.134      ; 3.839      ;
; 3.549 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[1]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.128      ; 3.834      ;
; 3.549 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.128      ; 3.834      ;
; 3.549 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.128      ; 3.834      ;
; 3.549 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[0]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.128      ; 3.834      ;
; 3.549 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.134      ; 3.840      ;
; 3.549 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|packet_in_progress                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.128      ; 3.834      ;
; 3.549 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sys_id_control_slave_translator|av_readdata_pre[30]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.129      ; 3.835      ;
; 3.549 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.129      ; 3.835      ;
; 3.549 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.129      ; 3.835      ;
; 3.549 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.129      ; 3.835      ;
; 3.549 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.129      ; 3.835      ;
; 3.549 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.129      ; 3.835      ;
; 3.550 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.127      ; 3.834      ;
; 3.550 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.127      ; 3.834      ;
; 3.551 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.840      ;
; 3.551 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.840      ;
; 3.551 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.840      ;
; 3.551 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.840      ;
; 3.551 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.840      ;
; 3.551 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.123      ; 3.831      ;
; 3.551 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.123      ; 3.831      ;
; 3.551 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.123      ; 3.831      ;
; 3.551 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.123      ; 3.831      ;
; 3.551 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.123      ; 3.831      ;
; 3.551 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.840      ;
; 3.551 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.840      ;
; 3.551 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.840      ;
; 3.557 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.135      ; 3.849      ;
; 3.557 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.135      ; 3.849      ;
; 3.557 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.135      ; 3.849      ;
; 3.558 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM851                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.832      ;
; 3.558 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|saved_grant[0]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.832      ;
; 3.558 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|packet_in_progress                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.832      ;
; 3.558 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|saved_grant[1]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.832      ;
; 3.558 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM863                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.832      ;
; 3.558 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM849                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.832      ;
; 3.558 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM861                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.832      ;
; 3.558 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM847                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.832      ;
; 3.558 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][3]                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.832      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|state.CMO_WAIT                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.127      ; 3.844      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[7]_OTERM645                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.131      ; 3.848      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[6]_OTERM725                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.131      ; 3.848      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_data|count[2]_OTERM639                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.131      ; 3.848      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_data|count[3]_OTERM617                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.131      ; 3.848      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[5]_OTERM705                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.122      ; 3.839      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[4]_OTERM709                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.122      ; 3.839      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[3]_OTERM713                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.122      ; 3.839      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[2]_OTERM723                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.122      ; 3.839      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[3]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.131      ; 3.848      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[4]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.131      ; 3.848      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[8]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.131      ; 3.848      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[9]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.131      ; 3.848      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[10]                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.131      ; 3.848      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.131      ; 3.848      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.131      ; 3.848      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|rd_ptr[2]                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.127      ; 3.844      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|rd_ptr[0]                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.127      ; 3.844      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|rd_ptr[1]                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.127      ; 3.844      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg_OTERM727 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.125      ; 3.842      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.122      ; 3.839      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.122      ; 3.839      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.122      ; 3.839      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|write_ptr[0]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.127      ; 3.844      ;
; 3.560 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|write_ptr[1]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.127      ; 3.844      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.833      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.831      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.831      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.831      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.833      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.833      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.833      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.836      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.836      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.836      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.836      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.836      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.836      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.836      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.836      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.836      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.834      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.834      ;
; 3.561 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.834      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 121
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.694
Worst Case Available Settling Time: 12.227 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                  ;
+------------+-----------------+----------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                   ; Note ;
+------------+-----------------+----------------------------------------------+------+
; 64.22 MHz  ; 64.22 MHz       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ;      ;
; 118.74 MHz ; 118.74 MHz      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ;      ;
; 155.01 MHz ; 155.01 MHz      ; EXT_CLK_50M                                  ;      ;
; 175.62 MHz ; 175.62 MHz      ; altera_reserved_tck                          ;      ;
+------------+-----------------+----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                    ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1.578  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 12.214 ; 0.000         ;
; EXT_CLK_50M                                  ; 13.549 ; 0.000         ;
; altera_reserved_tck                          ; 47.153 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                    ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.219 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.297 ; 0.000         ;
; altera_reserved_tck                          ; 0.310 ; 0.000         ;
; EXT_CLK_50M                                  ; 0.311 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                 ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 5.594  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 17.059 ; 0.000         ;
; altera_reserved_tck                          ; 48.257 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                 ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; altera_reserved_tck                          ; 0.795 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 2.132 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 3.172 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                      ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.687  ; 0.000         ;
; EXT_CLK_50M                                  ; 9.588  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 19.736 ; 0.000         ;
; altera_reserved_tck                          ; 49.503 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 1.578 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.260      ; 8.677      ;
; 1.581 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 8.334      ;
; 1.592 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[5]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.670      ;
; 1.593 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.213      ; 8.615      ;
; 1.593 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.213      ; 8.615      ;
; 1.593 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.213      ; 8.615      ;
; 1.593 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.213      ; 8.615      ;
; 1.593 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.213      ; 8.615      ;
; 1.593 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.259      ; 8.661      ;
; 1.597 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[6]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.665      ;
; 1.605 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.178      ; 8.593      ;
; 1.608 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.250      ; 8.637      ;
; 1.616 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.267      ; 8.646      ;
; 1.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.177      ; 8.577      ;
; 1.631 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.294      ;
; 1.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[17]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.287      ; 8.647      ;
; 1.635 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.168      ; 8.553      ;
; 1.638 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.287      ; 8.644      ;
; 1.641 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.287      ; 8.641      ;
; 1.642 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.282      ;
; 1.643 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.223      ; 8.575      ;
; 1.643 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.223      ; 8.575      ;
; 1.643 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.223      ; 8.575      ;
; 1.643 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.223      ; 8.575      ;
; 1.643 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.223      ; 8.575      ;
; 1.646 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.278      ;
; 1.651 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[15]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.264      ; 8.608      ;
; 1.652 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[14]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.264      ; 8.607      ;
; 1.652 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[16]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.264      ; 8.607      ;
; 1.652 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.215      ; 8.558      ;
; 1.653 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[5]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.276      ; 8.618      ;
; 1.654 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.222      ; 8.563      ;
; 1.654 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.222      ; 8.563      ;
; 1.654 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.222      ; 8.563      ;
; 1.654 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.222      ; 8.563      ;
; 1.654 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.222      ; 8.563      ;
; 1.655 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 8.257      ;
; 1.657 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 8.255      ;
; 1.658 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[21]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.264      ; 8.601      ;
; 1.658 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[6]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.276      ; 8.613      ;
; 1.658 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.222      ; 8.559      ;
; 1.658 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.222      ; 8.559      ;
; 1.658 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.222      ; 8.559      ;
; 1.658 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.222      ; 8.559      ;
; 1.658 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.222      ; 8.559      ;
; 1.669 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.259      ; 8.585      ;
; 1.676 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[2]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.259      ; 8.578      ;
; 1.677 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[13]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 8.560      ;
; 1.677 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[22]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 8.560      ;
; 1.677 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.276      ; 8.594      ;
; 1.686 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.177     ; 8.157      ;
; 1.690 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[12]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.242      ; 8.547      ;
; 1.692 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.177     ; 8.151      ;
; 1.696 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[17]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.296      ; 8.595      ;
; 1.696 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.177      ; 8.501      ;
; 1.699 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.296      ; 8.592      ;
; 1.702 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.296      ; 8.589      ;
; 1.702 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.225      ; 8.518      ;
; 1.703 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[2]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.177      ; 8.494      ;
; 1.708 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.258      ; 8.545      ;
; 1.710 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.258      ; 8.543      ;
; 1.710 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.258      ; 8.543      ;
; 1.712 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[15]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.273      ; 8.556      ;
; 1.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.258      ; 8.540      ;
; 1.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[14]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.273      ; 8.555      ;
; 1.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[16]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.273      ; 8.555      ;
; 1.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.224      ; 8.506      ;
; 1.714 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[5]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.277      ; 8.558      ;
; 1.716 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 8.205      ;
; 1.717 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.224      ; 8.502      ;
; 1.718 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 8.203      ;
; 1.719 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[21]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.273      ; 8.549      ;
; 1.719 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[6]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.277      ; 8.553      ;
; 1.723 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.257      ; 8.529      ;
; 1.725 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.235      ; 8.505      ;
; 1.725 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.235      ; 8.505      ;
; 1.725 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_011|saved_grant[1]                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 8.195      ;
; 1.725 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_011|saved_grant[0]                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 8.195      ;
; 1.725 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.257      ; 8.527      ;
; 1.725 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.257      ; 8.527      ;
; 1.728 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.257      ; 8.524      ;
; 1.729 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.260      ; 8.526      ;
; 1.729 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[2]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.195      ;
; 1.731 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.260      ; 8.524      ;
; 1.731 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.211      ; 8.475      ;
; 1.733 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.260      ; 8.522      ;
; 1.733 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[5]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.276      ; 8.538      ;
; 1.737 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.211      ; 8.469      ;
; 1.738 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[13]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.251      ; 8.508      ;
; 1.738 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[22]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.251      ; 8.508      ;
; 1.738 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.277      ; 8.534      ;
; 1.738 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 8.505      ;
; 1.738 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[6]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.276      ; 8.533      ;
; 1.740 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 8.503      ;
; 1.740 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.248      ; 8.503      ;
; 1.740 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.234      ; 8.489      ;
; 1.740 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.234      ; 8.489      ;
; 1.741 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[2]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.222      ; 8.476      ;
; 1.741 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[2]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.222      ; 8.476      ;
; 1.741 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[2]                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.222      ; 8.476      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 12.214 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 7.728      ;
; 12.217 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 7.725      ;
; 13.150 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.049     ; 6.796      ;
; 13.502 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 6.441      ;
; 13.502 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 6.441      ;
; 13.612 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.049     ; 6.334      ;
; 13.651 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|saved_grant[1]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 6.292      ;
; 13.651 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|saved_grant[0]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 6.292      ;
; 13.663 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 6.270      ;
; 13.663 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 6.270      ;
; 13.663 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 6.270      ;
; 13.663 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 6.270      ;
; 13.917 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 6.028      ;
; 13.917 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 6.028      ;
; 13.974 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.963      ;
; 13.974 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.963      ;
; 13.978 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[3]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.955      ;
; 13.978 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[0]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.955      ;
; 13.978 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[2]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.955      ;
; 14.023 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.048     ; 5.924      ;
; 14.023 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.048     ; 5.924      ;
; 14.023 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.048     ; 5.924      ;
; 14.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.884      ;
; 14.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.884      ;
; 14.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.884      ;
; 14.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.884      ;
; 14.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.884      ;
; 14.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.884      ;
; 14.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 5.884      ;
; 14.092 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.853      ;
; 14.092 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.853      ;
; 14.092 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.853      ;
; 14.092 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.853      ;
; 14.092 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.853      ;
; 14.092 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.853      ;
; 14.140 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.044     ; 5.811      ;
; 14.164 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[1]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.288      ; 6.119      ;
; 14.169 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|packet_in_progress                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.774      ;
; 14.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.774      ;
; 14.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.774      ;
; 14.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.774      ;
; 14.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.774      ;
; 14.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.774      ;
; 14.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.774      ;
; 14.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.774      ;
; 14.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.774      ;
; 14.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.774      ;
; 14.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.774      ;
; 14.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|packet_in_progress                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.046     ; 5.770      ;
; 14.183 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.762      ;
; 14.183 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.762      ;
; 14.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.759      ;
; 14.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.759      ;
; 14.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.759      ;
; 14.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.759      ;
; 14.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.739      ;
; 14.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.230      ; 6.025      ;
; 14.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.230      ; 6.025      ;
; 14.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.230      ; 6.025      ;
; 14.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.230      ; 6.025      ;
; 14.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.230      ; 6.025      ;
; 14.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.230      ; 6.025      ;
; 14.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.230      ; 6.025      ;
; 14.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.230      ; 6.025      ;
; 14.216 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.729      ;
; 14.216 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.729      ;
; 14.216 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.729      ;
; 14.216 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.729      ;
; 14.223 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.234      ; 6.006      ;
; 14.223 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.234      ; 6.006      ;
; 14.223 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.234      ; 6.006      ;
; 14.223 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.234      ; 6.006      ;
; 14.223 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.234      ; 6.006      ;
; 14.223 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.234      ; 6.006      ;
; 14.241 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.692      ;
; 14.241 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.692      ;
; 14.242 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 5.706      ;
; 14.242 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 5.706      ;
; 14.242 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 5.706      ;
; 14.242 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 5.706      ;
; 14.266 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.677      ;
; 14.269 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.674      ;
; 14.381 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[0][127]                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.037     ; 5.577      ;
; 14.492 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.451      ;
; 14.492 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.451      ;
; 14.492 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.451      ;
; 14.492 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.451      ;
; 14.492 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.451      ;
; 14.492 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.451      ;
; 14.492 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.451      ;
; 14.492 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.451      ;
; 14.492 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.451      ;
; 14.492 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.451      ;
; 14.492 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.451      ;
; 14.497 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.258      ; 5.756      ;
; 14.497 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.258      ; 5.756      ;
; 14.497 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.258      ; 5.756      ;
; 14.497 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.258      ; 5.756      ;
; 14.497 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.258      ; 5.756      ;
; 14.497 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.258      ; 5.756      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'EXT_CLK_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.549 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.057     ; 6.389      ;
; 13.554 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.057     ; 6.384      ;
; 13.688 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.057     ; 6.250      ;
; 13.699 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.239      ; 6.535      ;
; 13.704 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.239      ; 6.530      ;
; 13.781 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.057     ; 6.157      ;
; 13.838 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.239      ; 6.396      ;
; 13.847 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.243      ; 6.391      ;
; 13.852 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.243      ; 6.386      ;
; 13.922 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 6.018      ;
; 13.922 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 6.018      ;
; 13.922 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 6.018      ;
; 13.922 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 6.018      ;
; 13.922 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 6.018      ;
; 13.922 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 6.018      ;
; 13.922 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 6.018      ;
; 13.927 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 6.013      ;
; 13.927 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 6.013      ;
; 13.927 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 6.013      ;
; 13.927 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 6.013      ;
; 13.927 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 6.013      ;
; 13.927 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 6.013      ;
; 13.927 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 6.013      ;
; 13.931 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.239      ; 6.303      ;
; 13.975 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.056     ; 5.964      ;
; 13.975 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.056     ; 5.964      ;
; 13.980 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.056     ; 5.959      ;
; 13.980 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.056     ; 5.959      ;
; 13.986 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.243      ; 6.252      ;
; 14.025 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.915      ;
; 14.025 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.915      ;
; 14.025 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.915      ;
; 14.030 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.910      ;
; 14.030 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.910      ;
; 14.030 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.910      ;
; 14.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.879      ;
; 14.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.879      ;
; 14.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.879      ;
; 14.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.879      ;
; 14.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.879      ;
; 14.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.879      ;
; 14.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.879      ;
; 14.079 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.243      ; 6.159      ;
; 14.114 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.056     ; 5.825      ;
; 14.114 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.056     ; 5.825      ;
; 14.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.786      ;
; 14.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.786      ;
; 14.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.786      ;
; 14.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.786      ;
; 14.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.786      ;
; 14.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.786      ;
; 14.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.786      ;
; 14.164 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.776      ;
; 14.164 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.776      ;
; 14.164 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.776      ;
; 14.207 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.056     ; 5.732      ;
; 14.207 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.056     ; 5.732      ;
; 14.257 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.683      ;
; 14.257 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.683      ;
; 14.257 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.683      ;
; 14.259 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.677      ;
; 14.259 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.677      ;
; 14.259 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.677      ;
; 14.259 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.677      ;
; 14.259 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.677      ;
; 14.259 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.677      ;
; 14.264 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.672      ;
; 14.264 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.672      ;
; 14.264 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.672      ;
; 14.264 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.672      ;
; 14.264 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.672      ;
; 14.264 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.672      ;
; 14.287 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.056     ; 5.652      ;
; 14.287 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[0]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.056     ; 5.652      ;
; 14.292 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.056     ; 5.647      ;
; 14.292 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[0]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.056     ; 5.647      ;
; 14.354 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.051     ; 5.590      ;
; 14.359 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.051     ; 5.585      ;
; 14.380 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.051     ; 5.564      ;
; 14.385 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.051     ; 5.559      ;
; 14.398 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.538      ;
; 14.398 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.538      ;
; 14.398 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.538      ;
; 14.398 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.538      ;
; 14.398 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.538      ;
; 14.398 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.538      ;
; 14.407 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.234      ; 5.822      ;
; 14.413 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.062     ; 5.520      ;
; 14.426 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.056     ; 5.513      ;
; 14.426 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[0]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.056     ; 5.513      ;
; 14.450 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.055     ; 5.490      ;
; 14.469 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.382     ; 5.144      ;
; 14.491 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.445      ;
; 14.491 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.445      ;
; 14.491 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.445      ;
; 14.491 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.445      ;
; 14.491 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.445      ;
; 14.491 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.059     ; 5.445      ;
; 14.493 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.051     ; 5.451      ;
; 14.514 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|packet_in_progress                                                                                                 ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.057     ; 5.424      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.080      ;
; 47.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.975      ;
; 47.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.942      ;
; 47.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.929      ;
; 47.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.855      ;
; 47.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.848      ;
; 47.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.799      ;
; 47.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.757      ;
; 47.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.665      ;
; 47.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.663      ;
; 47.636 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.595      ;
; 47.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.588      ;
; 47.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.587      ;
; 47.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.543      ;
; 47.760 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.464      ;
; 48.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.115      ;
; 48.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.101      ;
; 48.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.017      ;
; 48.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 1.890      ;
; 48.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.651      ;
; 48.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.589      ;
; 48.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.480      ;
; 48.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.471      ;
; 48.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.284      ;
; 49.498 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 0.733      ;
; 94.926 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.006      ;
; 94.926 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.006      ;
; 94.926 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.006      ;
; 94.926 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.006      ;
; 94.926 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.006      ;
; 94.926 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.006      ;
; 94.926 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.006      ;
; 94.926 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.006      ;
; 94.926 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.006      ;
; 94.926 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.006      ;
; 94.926 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.006      ;
; 94.926 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.006      ;
; 94.926 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.006      ;
; 94.958 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.985      ;
; 94.958 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.985      ;
; 94.958 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.985      ;
; 94.958 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.985      ;
; 94.958 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.985      ;
; 94.958 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.985      ;
; 94.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.947      ;
; 94.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.947      ;
; 94.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.947      ;
; 94.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.947      ;
; 94.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.947      ;
; 94.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.947      ;
; 94.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.947      ;
; 94.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.947      ;
; 94.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.947      ;
; 94.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.947      ;
; 94.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.947      ;
; 94.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.947      ;
; 94.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.947      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.940      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.940      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.940      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.940      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.940      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.940      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.940      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.940      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.940      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.940      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.940      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.940      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.940      ;
; 95.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.926      ;
; 95.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.926      ;
; 95.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.926      ;
; 95.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.926      ;
; 95.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.926      ;
; 95.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.926      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.919      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.919      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.919      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.919      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.919      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.919      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.849      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.849      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.849      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.849      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.849      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.849      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.849      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.849      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.849      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.849      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.849      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.849      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.849      ;
; 95.098 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.248      ; 5.145      ;
; 95.098 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.248      ; 5.145      ;
; 95.098 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.248      ; 5.145      ;
; 95.098 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.248      ; 5.145      ;
; 95.098 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.248      ; 5.145      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.219 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 0.735      ;
; 0.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][1]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 0.761      ;
; 0.247 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][2]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 0.763      ;
; 0.283 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][2]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.346      ; 0.798      ;
; 0.287 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.346      ; 0.802      ;
; 0.290 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][1]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.346      ; 0.805      ;
; 0.292 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][6]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.346      ; 0.807      ;
; 0.294 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][5]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.346      ; 0.809      ;
; 0.295 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][2]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.346      ; 0.810      ;
; 0.296 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][7]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.346      ; 0.811      ;
; 0.296 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][7]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.346      ; 0.811      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][3]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.346      ; 0.813      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.300 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 0.810      ;
; 0.301 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 0.811      ;
; 0.303 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][6]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 0.819      ;
; 0.304 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][3]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 0.820      ;
; 0.305 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[6]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 0.815      ;
; 0.306 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.340      ; 0.815      ;
; 0.306 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.340      ; 0.815      ;
; 0.306 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][6]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.346      ; 0.821      ;
; 0.308 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][7]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.347      ; 0.824      ;
; 0.309 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[6]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.346      ; 0.824      ;
; 0.309 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.341      ; 0.819      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[3]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.346      ; 0.826      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[7]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.346      ; 0.826      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_rdid_en                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_rdid_en                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|in_transfer                                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator|in_transfer                                                                                                                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[8]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[8]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[11]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[11]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[17]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[17]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[7]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[7]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[9]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[9]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[0]                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[0]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[1]                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[1]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][3]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][3]                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~127                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~127                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~31                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~31                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~95                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_fetch:instr_fetch_inst|niosv_instr_buffer:buffer_inst|queue_mem~95                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM733                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM733                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM803                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM803                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[5]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[5]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[6]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[6]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[7]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[7]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_gpr_wr_en                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_gpr_wr_en                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[5]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[5]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[6]                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[6]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[1]                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[1]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[0]                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[0]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.310 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[21]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[21]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[20]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[20]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[24]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[24]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[23]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[23]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[32]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[32]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[3]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[8]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[12]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[12]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[19]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[19]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[26]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[26]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[16]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[16]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[15]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[15]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[5]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.534      ;
; 0.324 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.538      ;
; 0.324 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.538      ;
; 0.325 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.539      ;
; 0.325 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.538      ;
; 0.325 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.538      ;
; 0.325 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.538      ;
; 0.326 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.326 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[30]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[33]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[8]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[0]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[15]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[42]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[42]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[29]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[31]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[2]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[1]                                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[5]                                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[16]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[41]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[41]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[35]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[35]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[28]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'EXT_CLK_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][127]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][127]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; pwrup_timer[0]                                                                                                                                                                                                                                           ; pwrup_timer[0]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.538      ;
; 0.327 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.539      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.537      ;
; 0.340 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.540      ;
; 0.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.544      ;
; 0.371 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.570      ;
; 0.431 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.630      ;
; 0.466 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.666      ;
; 0.482 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.054      ; 0.680      ;
; 0.501 ; pwrup_timer[3]                                                                                                                                                                                                                                           ; pwrup_timer[3]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; pwrup_timer[5]                                                                                                                                                                                                                                           ; pwrup_timer[5]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; pwrup_timer[6]                                                                                                                                                                                                                                           ; pwrup_timer[6]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; pwrup_timer[2]                                                                                                                                                                                                                                           ; pwrup_timer[2]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; pwrup_timer[4]                                                                                                                                                                                                                                           ; pwrup_timer[4]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10] ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.054      ; 0.701      ;
; 0.506 ; pwrup_timer[7]                                                                                                                                                                                                                                           ; pwrup_timer[7]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.705      ;
; 0.509 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.708      ;
; 0.517 ; pwrup_timer[0]                                                                                                                                                                                                                                           ; pwrup_timer[1]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.716      ;
; 0.523 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.383      ; 1.050      ;
; 0.534 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.734      ;
; 0.537 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.736      ;
; 0.544 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.743      ;
; 0.557 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.756      ;
; 0.571 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.770      ;
; 0.572 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.054      ; 0.770      ;
; 0.577 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.776      ;
; 0.579 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][80]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.778      ;
; 0.582 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.781      ;
; 0.582 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.781      ;
; 0.587 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][127]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.787      ;
; 0.589 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][127]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.789      ;
; 0.593 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                                              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.792      ;
; 0.602 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.384      ; 1.130      ;
; 0.606 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.805      ;
; 0.610 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.809      ;
; 0.624 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.823      ;
; 0.651 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.258     ; 0.537      ;
; 0.651 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.258     ; 0.537      ;
; 0.652 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.258     ; 0.538      ;
; 0.652 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.258     ; 0.538      ;
; 0.653 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.258     ; 0.539      ;
; 0.654 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.258     ; 0.540      ;
; 0.658 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.857      ;
; 0.659 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.858      ;
; 0.662 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.861      ;
; 0.672 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.871      ;
; 0.683 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.384      ; 1.211      ;
; 0.690 ; pwrup_timer[1]                                                                                                                                                                                                                                           ; pwrup_timer[1]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.889      ;
; 0.698 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.261     ; 0.581      ;
; 0.702 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.057      ; 0.903      ;
; 0.707 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.057      ; 0.908      ;
; 0.710 ; pwrup_timer[2]                                                                                                                                                                                                                                           ; pwrup_timer[0]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.909      ;
; 0.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.912      ;
; 0.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.912      ;
; 0.713 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[0]                                                                                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.912      ;
; 0.714 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                             ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.046      ; 0.904      ;
; 0.714 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.913      ;
; 0.716 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][128]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.915      ;
; 0.717 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.056      ; 0.917      ;
; 0.719 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.233     ; 0.630      ;
; 0.719 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.233     ; 0.630      ;
; 0.719 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.055      ; 0.918      ;
; 0.721 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.057      ; 0.922      ;
; 0.726 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.068      ; 0.938      ;
; 0.734 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[0]                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.054      ; 0.932      ;
; 0.735 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.058      ; 0.937      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                             ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 5.594 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.406     ; 3.995      ;
; 5.594 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.407     ; 3.994      ;
; 5.594 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.406     ; 3.995      ;
; 5.594 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.407     ; 3.994      ;
; 5.594 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.406     ; 3.995      ;
; 5.594 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.406     ; 3.995      ;
; 5.594 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.406     ; 3.995      ;
; 5.594 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.407     ; 3.994      ;
; 5.594 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.406     ; 3.995      ;
; 5.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[0]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.153     ; 3.995      ;
; 5.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[1]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.153     ; 3.995      ;
; 5.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[2]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.153     ; 3.995      ;
; 5.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[3]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.153     ; 3.995      ;
; 5.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[4]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.153     ; 3.995      ;
; 5.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[5]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.153     ; 3.995      ;
; 5.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[6]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.153     ; 3.995      ;
; 5.790 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[7]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.153     ; 3.995      ;
; 5.902 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.984      ;
; 5.902 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.984      ;
; 5.902 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.984      ;
; 5.902 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.984      ;
; 5.902 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.984      ;
; 5.902 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.984      ;
; 5.902 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.984      ;
; 5.902 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.984      ;
; 5.902 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.984      ;
; 5.902 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.984      ;
; 5.902 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.984      ;
; 5.902 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.984      ;
; 5.907 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[95]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.127     ; 3.961      ;
; 5.907 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.127     ; 3.961      ;
; 5.907 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.127     ; 3.961      ;
; 5.907 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.127     ; 3.961      ;
; 5.907 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.127     ; 3.961      ;
; 5.907 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.127     ; 3.961      ;
; 5.907 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.127     ; 3.961      ;
; 5.907 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.127     ; 3.961      ;
; 5.907 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.127     ; 3.961      ;
; 5.907 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.399     ; 3.689      ;
; 5.907 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.399     ; 3.689      ;
; 5.907 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.399     ; 3.689      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 3.957      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 3.957      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 3.957      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 3.957      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 3.957      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[127]                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 3.957      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.402     ; 3.685      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.402     ; 3.685      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10]               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.402     ; 3.685      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.405     ; 3.682      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[12]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.403     ; 3.684      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.405     ; 3.682      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.402     ; 3.685      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[2]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.401     ; 3.686      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[0]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.401     ; 3.686      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[1]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.401     ; 3.686      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[3]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.401     ; 3.686      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[5]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.405     ; 3.682      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[7]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.401     ; 3.686      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.401     ; 3.686      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[21]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.401     ; 3.686      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[20]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.401     ; 3.686      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[22]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.401     ; 3.686      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.405     ; 3.682      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.405     ; 3.682      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.405     ; 3.682      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.405     ; 3.682      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.405     ; 3.682      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[17]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.403     ; 3.684      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[3]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.403     ; 3.684      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.405     ; 3.682      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[18]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.403     ; 3.684      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.399     ; 3.688      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.399     ; 3.688      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.399     ; 3.688      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.399     ; 3.688      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.399     ; 3.688      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.399     ; 3.688      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.404     ; 3.683      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.403     ; 3.684      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[7]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.403     ; 3.684      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.405     ; 3.682      ;
; 5.908 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.405     ; 3.682      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 2.865      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 2.865      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 2.865      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.866      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.866      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.866      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[1]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.866      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[2]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.866      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[3]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.866      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[4]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.866      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[5]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.866      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[5]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[6]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.866      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[6]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[4]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[3]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 2.867      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 2.865      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 2.865      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[2]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[7]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.866      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[7]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[1]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[0]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.861      ;
; 17.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_hdlyreg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 2.865      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.863      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.863      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.863      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.863      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.863      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.861      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.860      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.861      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.861      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage2_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.860      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_read_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.860      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.861      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_sid_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.861      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.860      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.863      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.863      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|maxcnt_shift_reg2                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.861      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.858      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.858      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.858      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[3]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.858      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[4]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.858      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[5]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.858      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[6]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.858      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[7]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.858      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.861      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.861      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.861      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.861      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[4]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.861      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[5]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.861      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[6]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.861      ;
; 17.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.861      ;
; 17.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|max_cnt_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 2.854      ;
; 17.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|buf_empty_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.089     ; 2.845      ;
; 17.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|shftpgwr_data_reg                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.859      ;
; 17.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|do_wrmemadd_reg                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.859      ;
; 17.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_erase_dly_reg                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.858      ;
; 17.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_write_dly_reg                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.858      ;
; 17.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.858      ;
; 17.069 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|cnt_bfend_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.854      ;
; 17.069 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.854      ;
; 36.734 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_sid                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 3.185      ;
; 36.734 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_imr_valid                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 3.185      ;
; 36.734 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 3.185      ;
; 36.734 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[0]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 3.185      ;
; 36.736 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 3.199      ;
; 36.736 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 3.199      ;
; 36.736 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 3.199      ;
; 36.736 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 3.199      ;
; 36.736 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 3.199      ;
; 36.749 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 3.177      ;
; 36.749 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 3.177      ;
; 36.750 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 3.176      ;
; 36.750 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 3.176      ;
; 36.760 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 3.179      ;
; 36.760 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.056     ; 3.179      ;
; 36.773 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.068     ; 3.154      ;
; 36.773 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.063     ; 3.159      ;
; 36.773 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.063     ; 3.159      ;
; 36.777 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.068     ; 3.150      ;
; 36.784 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.051     ; 3.160      ;
; 36.784 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.051     ; 3.160      ;
; 36.789 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.062     ; 3.144      ;
; 36.789 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.062     ; 3.144      ;
; 36.789 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.062     ; 3.144      ;
; 36.789 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.062     ; 3.144      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.974      ;
; 48.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 1.699      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|state                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.974      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.953      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.953      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.953      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.953      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.953      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.953      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.953      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.953      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.953      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.928      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.928      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.928      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.928      ;
; 98.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.928      ;
; 98.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.714      ;
; 98.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.714      ;
; 98.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.714      ;
; 98.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.714      ;
; 98.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.714      ;
; 98.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.714      ;
; 98.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.714      ;
; 98.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.714      ;
; 98.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.714      ;
; 98.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.714      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.699      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.699      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.699      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.699      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.699      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.699      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.699      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.699      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.699      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.699      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.699      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.699      ;
; 98.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read_req                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.679      ;
; 98.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.679      ;
; 98.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.679      ;
; 98.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_valid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.679      ;
; 98.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.679      ;
; 98.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.656      ;
; 98.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.656      ;
; 98.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.656      ;
; 98.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.656      ;
; 98.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.656      ;
; 98.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.656      ;
; 98.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.656      ;
; 98.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.656      ;
; 98.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.656      ;
; 98.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.518      ;
; 98.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.518      ;
; 98.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.518      ;
; 98.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.518      ;
; 98.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.454      ;
; 98.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.454      ;
; 98.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.454      ;
; 98.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.454      ;
; 98.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.454      ;
; 98.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.454      ;
; 98.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.454      ;
; 98.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.454      ;
; 98.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.454      ;
; 98.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.454      ;
; 98.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.454      ;
; 98.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.454      ;
; 98.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.430      ;
; 98.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.430      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.234      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.234      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.234      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.115      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.795  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.995      ;
; 0.931  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.131      ;
; 0.931  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.131      ;
; 0.931  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.131      ;
; 1.137  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.336      ;
; 1.141  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.339      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.361      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.361      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.361      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.361      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.361      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.361      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.361      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.361      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.361      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.361      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.361      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.361      ;
; 1.206  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.404      ;
; 1.206  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.404      ;
; 1.206  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.404      ;
; 1.206  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.404      ;
; 1.351  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.544      ;
; 1.351  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.544      ;
; 1.351  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.544      ;
; 1.351  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.544      ;
; 1.351  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.544      ;
; 1.351  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.544      ;
; 1.351  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.544      ;
; 1.351  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.544      ;
; 1.351  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.544      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read_req                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.576      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.576      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.576      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_valid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.576      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.576      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.579      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.579      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.579      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.579      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.579      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.579      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.579      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.579      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.579      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.579      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.579      ;
; 1.385  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.579      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.601      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.601      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.601      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.601      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.601      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.601      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.601      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.601      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.601      ;
; 1.395  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.601      ;
; 1.622  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.819      ;
; 1.622  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.819      ;
; 1.622  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.819      ;
; 1.622  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.819      ;
; 1.622  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.819      ;
; 1.622  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.819      ;
; 1.622  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.819      ;
; 1.622  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.819      ;
; 1.622  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.819      ;
; 1.628  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.825      ;
; 1.628  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.825      ;
; 1.628  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.825      ;
; 1.628  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.825      ;
; 1.628  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.825      ;
; 1.641  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|state                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.840      ;
; 51.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.344      ; 1.577      ;
; 51.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.350      ; 1.840      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                   ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 2.132 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[1]                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.420      ; 2.696      ;
; 2.139 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.693      ;
; 2.139 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.693      ;
; 2.146 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.676      ;
; 2.146 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.676      ;
; 2.146 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.676      ;
; 2.151 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.412      ; 2.707      ;
; 2.151 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.412      ; 2.707      ;
; 2.151 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.412      ; 2.707      ;
; 2.151 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.412      ; 2.707      ;
; 2.153 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.686      ;
; 2.153 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.686      ;
; 2.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.391      ; 2.689      ;
; 2.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.391      ; 2.689      ;
; 2.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.391      ; 2.689      ;
; 2.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.391      ; 2.689      ;
; 2.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.391      ; 2.689      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][68]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.692      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.699      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.699      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.699      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.692      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.692      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.692      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.692      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.699      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.692      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.692      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.699      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][71]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.692      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][127]                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.692      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][70]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.692      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][106]                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.692      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.692      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.692      ;
; 2.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.692      ;
; 2.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.693      ;
; 2.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.693      ;
; 2.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.693      ;
; 2.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.695      ;
; 2.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.693      ;
; 2.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.693      ;
; 2.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.696      ;
; 2.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.696      ;
; 2.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.693      ;
; 2.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.693      ;
; 2.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.696      ;
; 2.158 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.691      ;
; 2.158 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.691      ;
; 2.158 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.691      ;
; 2.158 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.691      ;
; 2.158 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.691      ;
; 2.158 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.691      ;
; 2.158 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.691      ;
; 2.158 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.691      ;
; 2.158 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.694      ;
; 2.158 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.694      ;
; 2.158 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.694      ;
; 2.158 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.694      ;
; 2.160 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.696      ;
; 2.168 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.379      ; 2.691      ;
; 2.168 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.379      ; 2.691      ;
; 2.168 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.379      ; 2.691      ;
; 2.168 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.379      ; 2.691      ;
; 2.168 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.379      ; 2.691      ;
; 2.168 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.379      ; 2.691      ;
; 2.168 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.379      ; 2.691      ;
; 2.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.681      ;
; 2.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.681      ;
; 2.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.681      ;
; 2.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.681      ;
; 2.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.681      ;
; 2.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.681      ;
; 2.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.681      ;
; 2.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.681      ;
; 2.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.681      ;
; 2.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.681      ;
; 2.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.681      ;
; 2.173 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.681      ;
; 2.180 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.371      ; 2.695      ;
; 2.181 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.690      ;
; 2.181 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.365      ; 2.690      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.694      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.694      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.694      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.694      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.694      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.694      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.694      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][78]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.693      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][79]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.693      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][80]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.693      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][81]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.693      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][82]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.363      ; 2.693      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][82]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.359      ; 2.689      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.694      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.694      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.694      ;
; 2.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.694      ;
; 2.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.361      ; 2.692      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 3.172 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM737                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.448      ;
; 3.172 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM735                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.448      ;
; 3.172 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[0]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.448      ;
; 3.172 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[1]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.448      ;
; 3.172 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM805                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.448      ;
; 3.172 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|packet_in_progress                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.448      ;
; 3.172 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.448      ;
; 3.172 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM803                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.448      ;
; 3.172 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM733                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.448      ;
; 3.172 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][3]                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 3.448      ;
; 3.190 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.122      ; 3.456      ;
; 3.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.456      ;
; 3.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.456      ;
; 3.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.456      ;
; 3.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.456      ;
; 3.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.456      ;
; 3.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.456      ;
; 3.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.456      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.458      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.458      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.458      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.458      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.458      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[1]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.451      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.451      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.451      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[0]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.451      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|packet_in_progress                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.451      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.458      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.458      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.458      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.452      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.452      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.451      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.452      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.451      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.452      ;
; 3.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.452      ;
; 3.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sys_id_control_slave_translator|av_readdata_pre[30]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.453      ;
; 3.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.448      ;
; 3.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.448      ;
; 3.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.448      ;
; 3.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.448      ;
; 3.197 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.448      ;
; 3.198 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.125      ; 3.467      ;
; 3.198 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.125      ; 3.467      ;
; 3.198 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.125      ; 3.467      ;
; 3.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM851                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 3.448      ;
; 3.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|saved_grant[0]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 3.448      ;
; 3.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|packet_in_progress                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 3.448      ;
; 3.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|saved_grant[1]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 3.448      ;
; 3.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM863                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 3.448      ;
; 3.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM849                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 3.448      ;
; 3.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM861                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 3.448      ;
; 3.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM847                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 3.448      ;
; 3.200 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][3]                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 3.448      ;
; 3.201 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[7]_OTERM645                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.119      ; 3.464      ;
; 3.201 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[6]_OTERM725                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.119      ; 3.464      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|state.CMO_WAIT                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.460      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_data|count[2]_OTERM639                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.464      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_data|count[3]_OTERM617                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.464      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[3]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.464      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[4]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.464      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[8]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.464      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[9]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.464      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[10]                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.464      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.464      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.464      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|rd_ptr[2]                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.460      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|rd_ptr[0]                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.460      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|rd_ptr[1]                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.460      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg_OTERM727 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.112      ; 3.458      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|write_ptr[0]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.460      ;
; 3.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|write_ptr[1]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.460      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 3.449      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.454      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.454      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.454      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.454      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.454      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.454      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.454      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.454      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.454      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.454      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.454      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.454      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.445      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.445      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.445      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.445      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.445      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.445      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.445      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[5]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 3.456      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[6]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 3.456      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[7]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 3.456      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.455      ;
; 3.204 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.455      ;
; 3.205 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 3.448      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 121
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.694
Worst Case Available Settling Time: 13.059 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                    ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.453  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 14.975 ; 0.000         ;
; EXT_CLK_50M                                  ; 15.947 ; 0.000         ;
; altera_reserved_tck                          ; 48.464 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                    ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.097 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.148 ; 0.000         ;
; altera_reserved_tck                          ; 0.185 ; 0.000         ;
; EXT_CLK_50M                                  ; 0.186 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                 ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 7.035  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 18.051 ; 0.000         ;
; altera_reserved_tck                          ; 49.125 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                 ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; altera_reserved_tck                          ; 0.497 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 1.386 ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 2.041 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                      ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.749  ; 0.000         ;
; EXT_CLK_50M                                  ; 9.245  ; 0.000         ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 19.749 ; 0.000         ;
; altera_reserved_tck                          ; 49.313 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 4.453 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 5.677      ;
; 4.461 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.107      ; 5.655      ;
; 4.495 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.147      ; 5.639      ;
; 4.502 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.626      ;
; 4.503 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 5.617      ;
; 4.505 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.623      ;
; 4.506 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.622      ;
; 4.506 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.622      ;
; 4.528 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.127      ; 5.586      ;
; 4.528 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.127      ; 5.586      ;
; 4.528 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.127      ; 5.586      ;
; 4.528 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.127      ; 5.586      ;
; 4.528 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.127      ; 5.586      ;
; 4.534 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.601      ;
; 4.537 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.130      ; 5.580      ;
; 4.537 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.130      ; 5.580      ;
; 4.539 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.592      ;
; 4.542 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.112      ; 5.579      ;
; 4.543 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.588      ;
; 4.543 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.588      ;
; 4.544 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.588      ;
; 4.545 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 5.391      ;
; 4.547 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.585      ;
; 4.548 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.584      ;
; 4.548 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.584      ;
; 4.557 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.147      ; 5.577      ;
; 4.558 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 5.377      ;
; 4.559 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 5.376      ;
; 4.565 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 5.555      ;
; 4.567 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[1]_OTERM809                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 5.369      ;
; 4.570 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.131      ; 5.548      ;
; 4.570 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.131      ; 5.548      ;
; 4.570 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.131      ; 5.548      ;
; 4.570 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.131      ; 5.548      ;
; 4.570 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.131      ; 5.548      ;
; 4.572 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[0]_OTERM813                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 5.364      ;
; 4.579 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 5.542      ;
; 4.579 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 5.542      ;
; 4.581 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.554      ;
; 4.583 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.146      ; 5.550      ;
; 4.585 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.550      ;
; 4.585 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.550      ;
; 4.586 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.130      ; 5.531      ;
; 4.586 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.146      ; 5.547      ;
; 4.587 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 5.353      ;
; 4.587 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.146      ; 5.546      ;
; 4.587 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.146      ; 5.546      ;
; 4.594 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[7] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.146      ; 5.539      ;
; 4.595 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.147      ; 5.539      ;
; 4.600 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.339      ;
; 4.601 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.338      ;
; 4.602 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[7] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.110      ; 5.517      ;
; 4.603 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 5.517      ;
; 4.606 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.526      ;
; 4.609 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[1]_OTERM809                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 5.331      ;
; 4.609 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.132      ; 5.510      ;
; 4.609 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.132      ; 5.510      ;
; 4.609 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.132      ; 5.510      ;
; 4.609 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.132      ; 5.510      ;
; 4.609 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.132      ; 5.510      ;
; 4.609 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.523      ;
; 4.610 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.147      ; 5.524      ;
; 4.610 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.522      ;
; 4.610 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.522      ;
; 4.614 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[0]_OTERM813                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 5.326      ;
; 4.618 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 5.502      ;
; 4.618 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.135      ; 5.504      ;
; 4.618 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.135      ; 5.504      ;
; 4.620 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.149      ; 5.516      ;
; 4.624 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.149      ; 5.512      ;
; 4.624 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.149      ; 5.512      ;
; 4.626 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 5.315      ;
; 4.628 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 5.493      ;
; 4.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.131      ; 5.486      ;
; 4.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.131      ; 5.486      ;
; 4.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.131      ; 5.486      ;
; 4.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.131      ; 5.486      ;
; 4.632 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.131      ; 5.486      ;
; 4.639 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.125      ; 5.473      ;
; 4.639 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 5.316      ;
; 4.639 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 5.301      ;
; 4.640 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 5.500      ;
; 4.640 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 5.300      ;
; 4.641 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 5.480      ;
; 4.641 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 5.480      ;
; 4.643 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 5.497      ;
; 4.643 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[7] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.488      ;
; 4.643 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.492      ;
; 4.644 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 5.496      ;
; 4.644 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.488      ;
; 4.646 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[5]                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.161      ; 5.502      ;
; 4.646 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[7] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.485      ;
; 4.647 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.485      ;
; 4.647 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[7] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.484      ;
; 4.647 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[7] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.484      ;
; 4.647 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.488      ;
; 4.647 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.488      ;
; 4.648 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s2[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.153      ; 5.492      ;
; 4.648 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.484      ;
; 4.648 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|E_exe_s1[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.484      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 14.975 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 4.947      ;
; 14.997 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 4.925      ;
; 15.630 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 4.295      ;
; 15.841 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 4.084      ;
; 15.845 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.078      ;
; 15.845 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.078      ;
; 15.854 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.064      ;
; 15.854 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.064      ;
; 15.854 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.064      ;
; 15.854 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.064      ;
; 15.931 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|saved_grant[1]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.992      ;
; 15.931 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|saved_grant[0]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.992      ;
; 15.997 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.929      ;
; 15.997 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.929      ;
; 16.026 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 3.895      ;
; 16.026 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 3.895      ;
; 16.055 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[3]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.863      ;
; 16.055 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[0]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.863      ;
; 16.055 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[2]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.863      ;
; 16.149 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[1]                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.140      ; 3.978      ;
; 16.149 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 3.778      ;
; 16.149 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 3.778      ;
; 16.149 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 3.778      ;
; 16.151 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 3.780      ;
; 16.159 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|packet_in_progress                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.769      ;
; 16.166 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.760      ;
; 16.166 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.760      ;
; 16.166 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.760      ;
; 16.166 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.760      ;
; 16.166 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.760      ;
; 16.166 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.760      ;
; 16.166 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.760      ;
; 16.166 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.760      ;
; 16.166 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.760      ;
; 16.166 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.760      ;
; 16.170 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.749      ;
; 16.170 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.749      ;
; 16.170 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.749      ;
; 16.170 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.749      ;
; 16.170 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.749      ;
; 16.170 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.749      ;
; 16.170 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 3.749      ;
; 16.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.109      ; 3.925      ;
; 16.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.109      ; 3.925      ;
; 16.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.109      ; 3.925      ;
; 16.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.109      ; 3.925      ;
; 16.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.109      ; 3.925      ;
; 16.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.109      ; 3.925      ;
; 16.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.109      ; 3.925      ;
; 16.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.109      ; 3.925      ;
; 16.174 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.752      ;
; 16.174 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.752      ;
; 16.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 3.746      ;
; 16.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 3.746      ;
; 16.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 3.746      ;
; 16.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 3.746      ;
; 16.183 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.112      ; 3.916      ;
; 16.183 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.112      ; 3.916      ;
; 16.183 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.112      ; 3.916      ;
; 16.183 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.112      ; 3.916      ;
; 16.183 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.112      ; 3.916      ;
; 16.183 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.112      ; 3.916      ;
; 16.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.732      ;
; 16.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 3.734      ;
; 16.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 3.734      ;
; 16.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 3.734      ;
; 16.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 3.734      ;
; 16.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 3.734      ;
; 16.191 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 3.734      ;
; 16.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.731      ;
; 16.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.731      ;
; 16.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.731      ;
; 16.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.731      ;
; 16.213 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.715      ;
; 16.213 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.715      ;
; 16.213 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.715      ;
; 16.213 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.715      ;
; 16.216 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.702      ;
; 16.216 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.702      ;
; 16.258 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|packet_in_progress                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.665      ;
; 16.307 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.616      ;
; 16.308 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.615      ;
; 16.366 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.125      ; 3.746      ;
; 16.366 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.125      ; 3.746      ;
; 16.366 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.125      ; 3.746      ;
; 16.366 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.125      ; 3.746      ;
; 16.366 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.125      ; 3.746      ;
; 16.366 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.125      ; 3.746      ;
; 16.366 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.125      ; 3.746      ;
; 16.366 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.125      ; 3.746      ;
; 16.384 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[0][127]                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 3.551      ;
; 16.398 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 3.520      ;
; 16.476 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.447      ;
; 16.476 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.447      ;
; 16.476 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.447      ;
; 16.476 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.447      ;
; 16.476 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.447      ;
; 16.476 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.447      ;
; 16.476 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.447      ;
; 16.476 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 3.447      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'EXT_CLK_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.947 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 4.001      ;
; 15.947 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 4.001      ;
; 15.971 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.144      ; 4.160      ;
; 15.971 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.144      ; 4.160      ;
; 16.032 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.916      ;
; 16.056 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.144      ; 4.075      ;
; 16.069 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.146      ; 4.064      ;
; 16.069 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.146      ; 4.064      ;
; 16.090 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.858      ;
; 16.114 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.144      ; 4.017      ;
; 16.124 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.826      ;
; 16.124 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.826      ;
; 16.124 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.826      ;
; 16.124 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.826      ;
; 16.124 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.826      ;
; 16.124 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.826      ;
; 16.124 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.826      ;
; 16.124 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.826      ;
; 16.124 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.826      ;
; 16.124 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.826      ;
; 16.124 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.826      ;
; 16.124 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.826      ;
; 16.124 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.826      ;
; 16.124 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.826      ;
; 16.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.146      ; 3.979      ;
; 16.192 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.038     ; 3.757      ;
; 16.192 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.038     ; 3.757      ;
; 16.192 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.038     ; 3.757      ;
; 16.192 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.038     ; 3.757      ;
; 16.192 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.038     ; 3.757      ;
; 16.192 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.038     ; 3.757      ;
; 16.209 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.741      ;
; 16.209 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.741      ;
; 16.209 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.741      ;
; 16.209 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.741      ;
; 16.209 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.741      ;
; 16.209 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.741      ;
; 16.209 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.741      ;
; 16.212 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.146      ; 3.921      ;
; 16.223 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.725      ;
; 16.223 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.725      ;
; 16.223 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.725      ;
; 16.223 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.725      ;
; 16.267 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.683      ;
; 16.267 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.683      ;
; 16.267 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.683      ;
; 16.267 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.683      ;
; 16.267 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.683      ;
; 16.267 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.683      ;
; 16.267 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.037     ; 3.683      ;
; 16.277 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.038     ; 3.672      ;
; 16.277 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.038     ; 3.672      ;
; 16.277 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.038     ; 3.672      ;
; 16.308 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.640      ;
; 16.308 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.640      ;
; 16.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.038     ; 3.614      ;
; 16.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.038     ; 3.614      ;
; 16.335 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]      ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.038     ; 3.614      ;
; 16.364 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.582      ;
; 16.364 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.582      ;
; 16.364 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.582      ;
; 16.364 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.582      ;
; 16.364 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.582      ;
; 16.364 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.582      ;
; 16.364 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.582      ;
; 16.364 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.582      ;
; 16.364 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.582      ;
; 16.364 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.582      ;
; 16.364 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.582      ;
; 16.364 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.582      ;
; 16.366 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.582      ;
; 16.366 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.582      ;
; 16.374 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.140      ; 3.753      ;
; 16.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.033     ; 3.545      ;
; 16.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.033     ; 3.545      ;
; 16.420 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.528      ;
; 16.420 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[0]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.528      ;
; 16.420 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.528      ;
; 16.420 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[0]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.528      ;
; 16.422 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.033     ; 3.532      ;
; 16.422 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.033     ; 3.532      ;
; 16.449 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.497      ;
; 16.449 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.497      ;
; 16.449 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.497      ;
; 16.449 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.497      ;
; 16.449 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.497      ;
; 16.449 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.497      ;
; 16.472 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; 0.142      ; 3.657      ;
; 16.483 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.043     ; 3.461      ;
; 16.494 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.033     ; 3.460      ;
; 16.505 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.443      ;
; 16.505 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[0]                                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.039     ; 3.443      ;
; 16.507 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.439      ;
; 16.507 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]          ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.439      ;
; 16.507 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.439      ;
; 16.507 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.439      ;
; 16.507 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.439      ;
; 16.507 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.439      ;
; 16.507 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.033     ; 3.447      ;
; 16.527 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 20.000       ; -0.041     ; 3.419      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.962      ;
; 48.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.885      ;
; 48.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.865      ;
; 48.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.864      ;
; 48.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.782      ;
; 48.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.763      ;
; 48.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.763      ;
; 48.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.709      ;
; 48.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.683      ;
; 48.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.673      ;
; 48.762 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.663      ;
; 48.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.647      ;
; 48.844 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.576      ;
; 48.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.575      ;
; 48.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.543      ;
; 49.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.335      ;
; 49.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.320      ;
; 49.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.270      ;
; 49.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.170      ;
; 49.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.060      ;
; 49.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.989      ;
; 49.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.957      ;
; 49.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.927      ;
; 49.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.805      ;
; 49.966 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.460      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.161      ;
; 96.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.161      ;
; 96.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.161      ;
; 96.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.161      ;
; 96.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.161      ;
; 96.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.161      ;
; 96.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.161      ;
; 96.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.161      ;
; 96.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.161      ;
; 96.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.161      ;
; 96.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.161      ;
; 96.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.161      ;
; 96.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.161      ;
; 96.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.132      ;
; 96.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.132      ;
; 96.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.132      ;
; 96.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.132      ;
; 96.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.132      ;
; 96.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.132      ;
; 96.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.132      ;
; 96.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.132      ;
; 96.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.132      ;
; 96.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.132      ;
; 96.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.132      ;
; 96.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.132      ;
; 96.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.132      ;
; 96.821 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.132      ;
; 96.821 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.132      ;
; 96.821 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.132      ;
; 96.821 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.132      ;
; 96.821 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.132      ;
; 96.821 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.132      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.107      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.107      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.107      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.107      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.107      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.107      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.107      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.107      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.107      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.107      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.107      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.107      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.107      ;
; 96.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.107      ;
; 96.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.107      ;
; 96.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.107      ;
; 96.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.107      ;
; 96.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.107      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.097 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.426      ;
; 0.109 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][1]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.438      ;
; 0.109 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][2]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.438      ;
; 0.135 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][2]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.464      ;
; 0.140 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][1]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.469      ;
; 0.140 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.469      ;
; 0.144 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][6]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.473      ;
; 0.145 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][5]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][2]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.474      ;
; 0.146 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][7]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.475      ;
; 0.148 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][3]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.477      ;
; 0.149 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][7]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.478      ;
; 0.150 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][6]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.479      ;
; 0.151 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][7]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.480      ;
; 0.152 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[6]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.481      ;
; 0.152 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[7]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.481      ;
; 0.152 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.481      ;
; 0.152 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][3]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.481      ;
; 0.152 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.478      ;
; 0.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.480      ;
; 0.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[6]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[3]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.484      ;
; 0.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.481      ;
; 0.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][6]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][5]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][4]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.486      ;
; 0.159 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][4]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.488      ;
; 0.159 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][4]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.488      ;
; 0.160 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[1][3]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.489      ;
; 0.161 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[4]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.487      ;
; 0.163 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[2][1]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.493      ;
; 0.165 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[5]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.494      ;
; 0.166 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[4]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.492      ;
; 0.167 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.492      ;
; 0.169 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[1]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.498      ;
; 0.169 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_data_reg[3][5]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.498      ;
; 0.169 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[5]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.495      ;
; 0.171 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[2]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.500      ;
; 0.175 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|wr_ptr[3]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_uvg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.501      ;
; 0.176 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.501      ;
; 0.176 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 0.501      ;
; 0.176 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_datain[0]                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_datain_reg0  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 0.505      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_rdid_en                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_rdid_en                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][128]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                   ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.148 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[10]                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_hkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.152 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[3]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.478      ;
; 0.152 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[6]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.478      ;
; 0.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[4]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.480      ;
; 0.154 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|write_ptr[2]                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|niosv_victim_buffer:niosv_victim_buffer_inst|altsyncram:victim_buffer|altsyncram_46f1:auto_generated|ram_block1a0~porta_address_reg0       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[5]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.157 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[12]                                                 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram|altsyncram:ram_no_ecc.data_ram|altsyncram_hkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.159 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[5]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_buf[15]                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|address_transfer[15]                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.475      ;
; 0.163 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[3]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.164 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[6]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.165 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[0]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.172 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[2]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r|scfifo:rfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.498      ;
; 0.175 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[1]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.501      ;
; 0.176 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|cntr_2ob:wr_ptr|counter_reg_bit[4]              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w|scfifo:wfifo|scfifo_5t21:auto_generated|a_dpfifo_7211:dpfifo|altsyncram_rlo1:FIFOram|ram_block1a0~porta_address_reg0                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.177 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[0]                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[1]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[1]                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][3]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][3]                                                                                                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM733                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM733                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM803                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM803                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[5]                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[5]                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[6]                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[6]                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[7]                                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[7]                                                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[0]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[0]                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[1]                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[1]                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM817                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM817                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM833                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM833                                                                                                                              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_gpr_wr_en                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|M0_gpr_wr_en                                                                                                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[8]                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[8]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[10]                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[11]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[11]                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[17]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[17]                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[18]                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[5]                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[5]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[19]                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[7]                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[7]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[9]                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[9]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[23]                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[6]                                                               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|ls_araddr_q[6]                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg             ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[15]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[24]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.226      ; 0.497      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[3]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[8]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[12]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[12]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[21]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[21]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[20]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[20]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[19]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[19]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[24]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[24]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[23]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[23]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[26]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[26]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[32]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[32]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[16]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[16]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[15]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[15]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[14]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[5]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.317      ;
; 0.192 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[22]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.226      ; 0.502      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[41]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[41]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[42]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[42]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[33]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[1]                                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[5]                                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[16]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[15]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[29]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[29]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[30]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[30]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[31]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[31]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.226      ; 0.505      ;
; 0.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[35]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[35]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[28]                                                                                                                                                                                                                          ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[28]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                        ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[2]                                                                                                                                                                                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'EXT_CLK_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][127]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][127]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][81]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][78]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; pwrup_timer[0]                                                                                                                                                                                                                                           ; pwrup_timer[0]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.315      ;
; 0.196 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                     ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.319      ;
; 0.201 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.324      ;
; 0.213 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.333      ;
; 0.253 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.374      ;
; 0.268 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                   ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.390      ;
; 0.281 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10] ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.401      ;
; 0.293 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.234      ; 0.611      ;
; 0.297 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; pwrup_timer[5]                                                                                                                                                                                                                                           ; pwrup_timer[5]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; pwrup_timer[6]                                                                                                                                                                                                                                           ; pwrup_timer[6]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; pwrup_timer[3]                                                                                                                                                                                                                                           ; pwrup_timer[3]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; pwrup_timer[2]                                                                                                                                                                                                                                           ; pwrup_timer[2]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; pwrup_timer[4]                                                                                                                                                                                                                                           ; pwrup_timer[4]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; pwrup_timer[7]                                                                                                                                                                                                                                           ; pwrup_timer[7]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.422      ;
; 0.305 ; pwrup_timer[0]                                                                                                                                                                                                                                           ; pwrup_timer[1]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.426      ;
; 0.322 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                                              ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.444      ;
; 0.327 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.448      ;
; 0.328 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.448      ;
; 0.331 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.452      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.460      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.459      ;
; 0.339 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                                          ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.459      ;
; 0.340 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][80]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                                              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.461      ;
; 0.343 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.464      ;
; 0.347 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.467      ;
; 0.349 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][127]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.470      ;
; 0.350 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][127]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.471      ;
; 0.355 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.476      ;
; 0.363 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.484      ;
; 0.364 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.234      ; 0.682      ;
; 0.379 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.150     ; 0.313      ;
; 0.380 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.150     ; 0.314      ;
; 0.380 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.150     ; 0.314      ;
; 0.380 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.150     ; 0.314      ;
; 0.381 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.150     ; 0.315      ;
; 0.382 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.150     ; 0.316      ;
; 0.387 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[1]                                                                                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.508      ;
; 0.387 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.507      ;
; 0.387 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.507      ;
; 0.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.511      ;
; 0.395 ; pwrup_timer[1]                                                                                                                                                                                                                                           ; pwrup_timer[1]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.516      ;
; 0.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.234      ; 0.713      ;
; 0.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][80]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.517      ;
; 0.404 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][79]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.525      ;
; 0.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.531      ;
; 0.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.532      ;
; 0.411 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_009|saved_grant[0]                                                                                                        ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.532      ;
; 0.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.532      ;
; 0.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.542      ;
; 0.414 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]         ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]         ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.535      ;
; 0.414 ; pwrup_timer[2]                                                                                                                                                                                                                                           ; pwrup_timer[0]                                                                                                                                                                                                                                           ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.535      ;
; 0.415 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][128]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][128]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.535      ;
; 0.416 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                             ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.030      ; 0.530      ;
; 0.418 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.036      ; 0.538      ;
; 0.421 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10] ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.038      ; 0.543      ;
; 0.421 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.154     ; 0.351      ;
; 0.426 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.044      ; 0.554      ;
; 0.426 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_clks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.547      ;
; 0.428 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; 0.037      ; 0.549      ;
; 0.429 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                           ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_clks_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]             ; EXT_CLK_50M  ; EXT_CLK_50M ; 0.000        ; -0.139     ; 0.374      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                             ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 7.035 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.703      ;
; 7.035 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.250     ; 2.702      ;
; 7.035 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.703      ;
; 7.035 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.250     ; 2.702      ;
; 7.035 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.703      ;
; 7.035 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.703      ;
; 7.035 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.703      ;
; 7.035 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.250     ; 2.702      ;
; 7.035 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.703      ;
; 7.190 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[0]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 2.677      ;
; 7.190 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[1]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 2.677      ;
; 7.190 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[2]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 2.677      ;
; 7.190 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[3]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 2.677      ;
; 7.190 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[4]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 2.677      ;
; 7.190 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[5]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 2.677      ;
; 7.190 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[6]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 2.677      ;
; 7.190 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|rdata[7]                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 2.677      ;
; 7.226 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.695      ;
; 7.226 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.695      ;
; 7.226 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.695      ;
; 7.226 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.695      ;
; 7.226 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.695      ;
; 7.226 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.695      ;
; 7.226 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.695      ;
; 7.226 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.695      ;
; 7.226 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.695      ;
; 7.226 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.695      ;
; 7.226 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.695      ;
; 7.226 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 2.695      ;
; 7.227 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[95]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 2.679      ;
; 7.227 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 2.679      ;
; 7.227 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 2.679      ;
; 7.227 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 2.679      ;
; 7.227 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 2.679      ;
; 7.227 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 2.679      ;
; 7.227 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 2.679      ;
; 7.227 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 2.679      ;
; 7.227 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 2.679      ;
; 7.228 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.675      ;
; 7.228 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.675      ;
; 7.228 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.675      ;
; 7.228 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.675      ;
; 7.228 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.675      ;
; 7.228 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[127]                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.675      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[2]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.247     ; 2.495      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[0]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.247     ; 2.495      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[1]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.247     ; 2.495      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[3]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.247     ; 2.495      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.247     ; 2.495      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.247     ; 2.495      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[21]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.247     ; 2.495      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[20]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.247     ; 2.495      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[22]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.247     ; 2.495      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[5]                                                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.247     ; 2.495      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.244     ; 2.498      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.244     ; 2.498      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.244     ; 2.498      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.244     ; 2.498      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.244     ; 2.498      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rsp_fifo|mem[0][76]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.244     ; 2.498      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rsp_fifo|mem[0][80]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.244     ; 2.498      ;
; 7.245 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rsp_fifo|mem[0][84]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.244     ; 2.498      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.677      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.677      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.677      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.677      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.677      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.677      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.677      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[95]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.677      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.250     ; 2.491      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.492      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[12]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.248     ; 2.493      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.250     ; 2.491      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.247     ; 2.494      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.492      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.248     ; 2.493      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.248     ; 2.493      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[5]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.492      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.492      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.492      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.250     ; 2.491      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.492      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[7]                                                                                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.492      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.492      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.250     ; 2.491      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.250     ; 2.491      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.250     ; 2.491      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.492      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.250     ; 2.491      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.250     ; 2.491      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.ctrl[17]                                                                                                                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.248     ; 2.493      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[5]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 2.490      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[4]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 2.490      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[6]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 2.490      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 2.490      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[33] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 2.490      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|command.cmdtype[7]                                                                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 2.490      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.249     ; 2.492      ;
; 7.246 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.248     ; 2.493      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 18.051 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.023     ; 1.913      ;
; 18.051 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.021     ; 1.915      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.023     ; 1.912      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.023     ; 1.912      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.023     ; 1.912      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.023     ; 1.912      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 1.913      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 1.913      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 1.913      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.026     ; 1.909      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage2_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.026     ; 1.909      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_read_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.026     ; 1.909      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.021     ; 1.914      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.021     ; 1.914      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|max_cnt_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 1.904      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|shftpgwr_data_reg                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.908      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.021     ; 1.914      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[1]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.021     ; 1.914      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[2]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.021     ; 1.914      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[3]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.021     ; 1.914      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[4]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.021     ; 1.914      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|do_wrmemadd_reg                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.908      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.024     ; 1.911      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[5]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.021     ; 1.914      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[5]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[6]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.021     ; 1.914      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[6]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[4]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[3]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 1.913      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 1.913      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_erase_dly_reg                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.908      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_write_dly_reg                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.908      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[2]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[7]                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.021     ; 1.914      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[7]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[1]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[0]                                                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_hdlyreg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 1.913      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_sid_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.024     ; 1.911      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.908      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.026     ; 1.909      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.023     ; 1.912      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.023     ; 1.912      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|maxcnt_shift_reg2                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.024     ; 1.911      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.908      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.908      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.908      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[3]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.908      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[4]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.908      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[5]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.908      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[6]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.908      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[7]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 1.908      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[0]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[2]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[4]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[5]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[6]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.052 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.910      ;
; 18.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|buf_empty_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.036     ; 1.898      ;
; 18.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|cnt_bfend_reg                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.023     ; 1.903      ;
; 18.061 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.023     ; 1.903      ;
; 37.809 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_sid                                                                                     ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.054     ; 2.124      ;
; 37.809 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_imr_valid                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.054     ; 2.124      ;
; 37.809 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.054     ; 2.124      ;
; 37.809 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[0]                                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.054     ; 2.124      ;
; 37.811 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.040     ; 2.136      ;
; 37.811 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.040     ; 2.136      ;
; 37.811 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.040     ; 2.136      ;
; 37.811 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.040     ; 2.136      ;
; 37.811 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.040     ; 2.136      ;
; 37.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.048     ; 2.126      ;
; 37.813 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.048     ; 2.126      ;
; 37.814 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.124      ;
; 37.814 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 2.124      ;
; 37.821 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.038     ; 2.128      ;
; 37.821 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.038     ; 2.128      ;
; 37.834 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.107      ;
; 37.836 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 2.110      ;
; 37.836 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 2.110      ;
; 37.839 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.046     ; 2.102      ;
; 37.847 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 2.108      ;
; 37.847 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 2.108      ;
; 37.850 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 2.096      ;
; 37.850 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 2.096      ;
; 37.850 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 2.096      ;
; 37.850 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 2.096      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.299      ;
; 49.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.101      ;
; 98.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|state                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.299      ;
; 98.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.283      ;
; 98.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.283      ;
; 98.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.283      ;
; 98.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.283      ;
; 98.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.283      ;
; 98.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.281      ;
; 98.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.281      ;
; 98.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.281      ;
; 98.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.281      ;
; 98.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.281      ;
; 98.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.281      ;
; 98.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.281      ;
; 98.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.281      ;
; 98.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.281      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.117      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.117      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.117      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.117      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.117      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.117      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.117      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.117      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.117      ;
; 98.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.117      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.105      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.105      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.105      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.105      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.105      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.105      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.105      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.105      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.105      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.105      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.105      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.105      ;
; 98.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read_req                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.088      ;
; 98.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.088      ;
; 98.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.088      ;
; 98.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_valid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.088      ;
; 98.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.088      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.072      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.072      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.072      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.072      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.072      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.072      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.072      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.072      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.072      ;
; 98.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.978      ;
; 98.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.978      ;
; 98.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.978      ;
; 98.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.978      ;
; 99.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.935      ;
; 99.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.935      ;
; 99.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.935      ;
; 99.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.935      ;
; 99.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.935      ;
; 99.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.935      ;
; 99.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.935      ;
; 99.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.935      ;
; 99.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.935      ;
; 99.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.935      ;
; 99.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.935      ;
; 99.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.935      ;
; 99.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.920      ;
; 99.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.921      ;
; 99.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.773      ;
; 99.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.773      ;
; 99.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.773      ;
; 99.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.693      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.497  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.617      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.686      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.686      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.686      ;
; 0.671  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.790      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.804      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.804      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.804      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.804      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.804      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.804      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.804      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.804      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.804      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.804      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.804      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.804      ;
; 0.698  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.816      ;
; 0.733  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.850      ;
; 0.733  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.850      ;
; 0.733  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.850      ;
; 0.733  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.850      ;
; 0.831  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.944      ;
; 0.831  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.944      ;
; 0.831  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.944      ;
; 0.831  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.944      ;
; 0.831  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.944      ;
; 0.831  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.944      ;
; 0.831  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.944      ;
; 0.831  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.944      ;
; 0.831  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.944      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read_req                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.958      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|read                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.958      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_stalled                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.958      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|write_valid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.958      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.958      ;
; 0.846  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.960      ;
; 0.846  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.960      ;
; 0.846  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.960      ;
; 0.846  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.960      ;
; 0.846  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.960      ;
; 0.846  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.960      ;
; 0.846  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.960      ;
; 0.846  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.960      ;
; 0.846  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.960      ;
; 0.846  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.960      ;
; 0.846  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|count[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.960      ;
; 0.846  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.960      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.999  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.116      ;
; 0.999  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.116      ;
; 0.999  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.116      ;
; 0.999  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.116      ;
; 0.999  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.116      ;
; 0.999  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.116      ;
; 0.999  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.116      ;
; 0.999  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.116      ;
; 0.999  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.116      ;
; 1.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.120      ;
; 1.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.120      ;
; 1.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.120      ;
; 1.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.120      ;
; 1.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.120      ;
; 1.013  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|state                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.132      ;
; 50.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.509      ; 0.956      ;
; 50.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic|jupdate                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.513      ; 1.132      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                   ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 1.386 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[1]                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.253      ; 1.723      ;
; 1.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.711      ;
; 1.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.711      ;
; 1.391 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.711      ;
; 1.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.246      ; 1.725      ;
; 1.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.246      ; 1.725      ;
; 1.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.246      ; 1.725      ;
; 1.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.246      ; 1.725      ;
; 1.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.246      ; 1.725      ;
; 1.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.246      ; 1.725      ;
; 1.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.251      ; 1.730      ;
; 1.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.251      ; 1.730      ;
; 1.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.246      ; 1.725      ;
; 1.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.722      ;
; 1.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.722      ;
; 1.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.722      ;
; 1.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.251      ; 1.730      ;
; 1.395 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.251      ; 1.730      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.719      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.719      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.722      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.719      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.722      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.722      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.722      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.719      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.242      ; 1.722      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.719      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.719      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.241      ; 1.721      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.719      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.719      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.719      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.719      ;
; 1.396 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.719      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.238      ; 1.719      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.238      ; 1.719      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.238      ; 1.719      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.238      ; 1.719      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.238      ; 1.719      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.238      ; 1.719      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.238      ; 1.719      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.238      ; 1.719      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][68]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.720      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.721      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.721      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.721      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.721      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.721      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.721      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.721      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.721      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.721      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.721      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][71]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.720      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][127]                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.720      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][70]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.720      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.721      ;
; 1.397 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][106]                                                                                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.720      ;
; 1.400 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.723      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.715      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.715      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.715      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.715      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.715      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.715      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.715      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.715      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.715      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.715      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.715      ;
; 1.406 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.715      ;
; 1.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.230      ; 1.723      ;
; 1.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.230      ; 1.723      ;
; 1.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.230      ; 1.723      ;
; 1.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.230      ; 1.723      ;
; 1.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.230      ; 1.723      ;
; 1.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.230      ; 1.723      ;
; 1.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.230      ; 1.723      ;
; 1.409 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.229      ; 1.722      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.223      ; 1.717      ;
; 1.410 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.223      ; 1.717      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.721      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.223      ; 1.719      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.223      ; 1.719      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.223      ; 1.719      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.223      ; 1.719      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.721      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.721      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.721      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.721      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.721      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.721      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.223      ; 1.719      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rsp_fifo|mem[0][82]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.717      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.721      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.721      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[127]                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.223      ; 1.719      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.721      ;
; 1.412 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.225      ; 1.721      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 2.041 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM737                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.207      ;
; 2.041 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM735                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.207      ;
; 2.041 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[0]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.207      ;
; 2.041 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|saved_grant[1]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.207      ;
; 2.041 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM805                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.207      ;
; 2.041 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|packet_in_progress                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.207      ;
; 2.041 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.207      ;
; 2.041 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM803                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.207      ;
; 2.041 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM733                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.207      ;
; 2.041 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][3]                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.207      ;
; 2.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.211      ;
; 2.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.211      ;
; 2.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.211      ;
; 2.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.211      ;
; 2.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.211      ;
; 2.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.211      ;
; 2.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.211      ;
; 2.053 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.211      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.215      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.215      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.215      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.215      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.215      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[1]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.209      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.209      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.209      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|saved_grant[0]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.209      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_010|packet_in_progress                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.209      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sys_id_control_slave_translator|av_readdata_pre[30]                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.210      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.215      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.215      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.215      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.210      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.210      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.209      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.210      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.209      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.210      ;
; 2.054 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.210      ;
; 2.055 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.206      ;
; 2.055 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.206      ;
; 2.055 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.206      ;
; 2.055 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.206      ;
; 2.055 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:serial_uart_com_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.206      ;
; 2.056 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM851                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.207      ;
; 2.056 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|saved_grant[0]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.207      ;
; 2.056 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|packet_in_progress                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.207      ;
; 2.056 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|saved_grant[1]                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.207      ;
; 2.056 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM863                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.207      ;
; 2.056 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM849                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.207      ;
; 2.056 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM861                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.207      ;
; 2.056 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM847                                                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.207      ;
; 2.056 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_g_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][3]                                                                                                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.207      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.211      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.211      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.211      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.211      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.212      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.212      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_timer_sw_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.212      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.218      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.218      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.211      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.211      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.218      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.211      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.218      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.218      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.218      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]              ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.218      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.218      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.211      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.211      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_data_tcs1_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.211      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|msip                                                                                                                                                           ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.212      ;
; 2.058 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|niosv_timer_msip:timer_module|sw_irq                                                                                                                                                         ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.212      ;
; 2.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.212      ;
; 2.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.212      ;
; 2.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.212      ;
; 2.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpo2_ledg_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.212      ;
; 2.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                      ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.221      ;
; 2.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                        ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.221      ;
; 2.059 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi0_btn_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.221      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|state.CMO_WAIT                                                                 ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.214      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                            ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.208      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.208      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpi1_dipsw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.208      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.207      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.210      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.207      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.207      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.210      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.210      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosv_g_cpu_dm_agent_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                   ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.210      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[7]_OTERM645                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.218      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|altera_avalon_sc_fifo:wr_rsp_status|mem_used[6]_OTERM725                       ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.218      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_data|count[2]_OTERM639                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.218      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dcache_mem_op_state:write_data|count[3]_OTERM617                               ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.218      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[3]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.218      ;
; 2.060 ; NIOSV_G_SOC:NIOSV_G_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent|burst_bytecount[4]                                                                                                    ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.218      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 121
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.694
Worst Case Available Settling Time: 15.351 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+-----------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                         ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                              ; 0.615  ; 0.097 ; 5.042    ; 0.497   ; 4.664               ;
;  EXT_CLK_50M                                  ; 12.822 ; 0.186 ; N/A      ; N/A     ; 9.245               ;
;  NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.615  ; 0.148 ; 5.042    ; 2.041   ; 4.664               ;
;  NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 11.315 ; 0.097 ; 16.705   ; 1.386   ; 19.736              ;
;  altera_reserved_tck                          ; 46.709 ; 0.185 ; 47.981   ; 0.497   ; 49.313              ;
; Design-wide TNS                               ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  EXT_CLK_50M                                  ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                                                                                                                                                                                                                                                                                                                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; Pin                                                                                                                                                                                                                                                                                                                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; EXT_CLK_50M                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BTN_RESET_n                                                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; BTN_USER_n                                                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[0]                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[3]                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[2]                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[1]                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                                                                                                                                                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[1]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[2]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[3]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[4]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LEDG[5]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LEDG[6]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LEDG[7]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TXD                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                                                                                                                                                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[1]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[2]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[3]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[4]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[5]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LEDG[6]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LEDG[7]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TXD                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                                                                                                                                                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[1]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[2]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[3]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[4]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LEDG[5]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LEDG[6]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LEDG[7]                                                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD                                                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+----------------------------------------------+----------------------------------------------+------------+------------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                          ; altera_reserved_tck                          ; 5375       ; 0          ; 43       ; 2        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                          ; false path ; 0          ; 0        ; 0        ;
; EXT_CLK_50M                                  ; EXT_CLK_50M                                  ; 4409       ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; EXT_CLK_50M                                  ; 48         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; EXT_CLK_50M                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 7          ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 3223248    ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 90         ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 226        ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 584037     ; 1704       ; 1094     ; 201      ;
+----------------------------------------------+----------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+----------------------------------------------+----------------------------------------------+------------+------------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                          ; altera_reserved_tck                          ; 5375       ; 0          ; 43       ; 2        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                          ; false path ; 0          ; 0        ; 0        ;
; EXT_CLK_50M                                  ; EXT_CLK_50M                                  ; 4409       ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; EXT_CLK_50M                                  ; 48         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                          ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; EXT_CLK_50M                                  ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 7          ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 3223248    ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 90         ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 226        ; 0          ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 584037     ; 1704       ; 1094     ; 201      ;
+----------------------------------------------+----------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                        ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                          ; altera_reserved_tck                          ; 73         ; 0        ; 2        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                          ; false path ; 0        ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 3058       ; 0        ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 1133       ; 0        ; 75       ; 0        ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                         ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                          ; altera_reserved_tck                          ; 73         ; 0        ; 2        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                          ; false path ; 0        ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 3058       ; 0        ; 0        ; 0        ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 1133       ; 0        ; 75       ; 0        ;
+----------------------------------------------+----------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 250   ; 250  ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-----------+---------------+
; Target                                                                                                                                                                                                   ; Clock                                        ; Type      ; Status        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-----------+---------------+
; EXT_CLK_50M                                                                                                                                                                                              ; EXT_CLK_50M                                  ; Base      ; Constrained   ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dtcs1_init_rvalid         ;                                              ; Base      ; Unconstrained ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|itcs1_init_rvalid ;                                              ; Base      ; Unconstrained ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; Generated ; Constrained   ;
; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]                                                                                                                                                             ; NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                                                                                                                      ; altera_reserved_tck                          ; Base      ; Constrained   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                                                                                                                                                                                                                                                                                       ; Comment                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; BTN_RESET_n                                                                                                                                                                                                                                                                                                                      ; Partially constrained                                                                ;
; BTN_USER_n                                                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[0]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[1]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[2]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[3]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                                                                                                                                                                                                     ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; LEDG[0]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                                                                                                                                                                                                                                                                                       ; Comment                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; BTN_RESET_n                                                                                                                                                                                                                                                                                                                      ; Partially constrained                                                                ;
; BTN_USER_n                                                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[0]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[1]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[2]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[3]                                                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                                                                                                                                                                                                     ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; LEDG[0]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                                                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Sun Dec  1 17:49:58 2024
Info: Command: quartus_sta niosv_g_soc_epcs_tcmem_iic -c niosv_g_soc_epcs_tcmem_iic_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '../constraints/timing_de0nano_brd.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]} {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]} {NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dtcs1_init_rvalid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|tcs1_rd_data_gen[30] is being clocked by NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dtcs1_init_rvalid
Warning (332060): Node: NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|itcs1_init_rvalid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|tcs1_rdata_gen[4] is being clocked by NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|itcs1_init_rvalid
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.615
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.615               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    11.315               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    12.822               0.000 EXT_CLK_50M 
    Info (332119):    46.709               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.222               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     0.310               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     0.357               0.000 altera_reserved_tck 
    Info (332119):     0.358               0.000 EXT_CLK_50M 
Info (332146): Worst-case recovery slack is 5.042
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.042               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    16.705               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    47.981               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.893
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.893               0.000 altera_reserved_tck 
    Info (332119):     2.382               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     3.529               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.664
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.664               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     9.579               0.000 EXT_CLK_50M 
    Info (332119):    19.737               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.542               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 121 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 121
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.694
    Info (332114): Worst Case Available Settling Time: 12.227 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dtcs1_init_rvalid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|tcs1_rd_data_gen[30] is being clocked by NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dtcs1_init_rvalid
Warning (332060): Node: NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|itcs1_init_rvalid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|tcs1_rdata_gen[4] is being clocked by NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|itcs1_init_rvalid
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.578
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.578               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    12.214               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    13.549               0.000 EXT_CLK_50M 
    Info (332119):    47.153               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.219               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     0.297               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     0.310               0.000 altera_reserved_tck 
    Info (332119):     0.311               0.000 EXT_CLK_50M 
Info (332146): Worst-case recovery slack is 5.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.594               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    17.059               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    48.257               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.795
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.795               0.000 altera_reserved_tck 
    Info (332119):     2.132               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     3.172               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.687               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     9.588               0.000 EXT_CLK_50M 
    Info (332119):    19.736               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.503               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 121 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 121
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.694
    Info (332114): Worst Case Available Settling Time: 13.059 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dtcs1_init_rvalid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|tcs1_rd_data_gen[30] is being clocked by NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dtcs1_init_rvalid
Warning (332060): Node: NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|itcs1_init_rvalid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|tcs1_rdata_gen[4] is being clocked by NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|itcs1_init_rvalid
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.453               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    14.975               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    15.947               0.000 EXT_CLK_50M 
    Info (332119):    48.464               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.097               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     0.148               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     0.185               0.000 altera_reserved_tck 
    Info (332119):     0.186               0.000 EXT_CLK_50M 
Info (332146): Worst-case recovery slack is 7.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.035               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    18.051               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.125               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.497               0.000 altera_reserved_tck 
    Info (332119):     1.386               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     2.041               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     9.245               0.000 EXT_CLK_50M 
    Info (332119):    19.749               0.000 NIOSV_G_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.313               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 121 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 121
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.694
    Info (332114): Worst Case Available Settling Time: 15.351 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 5064 megabytes
    Info: Processing ended: Sun Dec  1 17:50:02 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:07


