{
  "creator": "Next Generation Place and Route (Version nextpnr-0.9-40-g69facd7c)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "0011000101000001010110010010011001010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\tangnano9k.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:3.1-27.10"
      },
      "ports": {
        "rst": {
          "direction": "input",
          "bits": [ 7604 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7603 ]
        },
        "blink_out": {
          "direction": "output",
          "bits": [ 7602 ]
        }
      },
      "cells": {
        "blink_out_OBUF_O_I_DFFCE_Q_CE_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "blink_out_OBUF_O_I_DFFCE_Q_CE_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU2"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7611 ],
            "CIN": [ 7896 ],
            "COUT": [  ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_18_Q_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 7888 ],
            "COUT": [ 7895 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_Q_ALU_I1_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 7888 ],
            "COUT": [ 7893 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 7888 ]
          }
        },
        "rst_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y28/IOBB",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:6.16-6.19",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=SSTL25_I": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7635 ],
            "I": [ 7604 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 7888 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 7889 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7811 ],
            "I3": [ 7888 ],
            "I1": [ 7641 ],
            "I0": [  ],
            "COUT": [ 7866 ],
            "CIN": [ 7745 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_9_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7799 ],
            "I3": [ 7888 ],
            "I1": [ 7861 ],
            "I0": [  ],
            "COUT": [ 7859 ],
            "CIN": [ 7661 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_9_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7863 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7861 ],
            "COUT": [ 7856 ],
            "CIN": [ 7657 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_9": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7861 ],
            "D": [ 7798 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_8_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7796 ],
            "I3": [ 7888 ],
            "I1": [ 7854 ],
            "I0": [  ],
            "COUT": [ 7852 ],
            "CIN": [ 7859 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_8_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7857 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7854 ],
            "COUT": [ 7849 ],
            "CIN": [ 7856 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_8": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7854 ],
            "D": [ 7795 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_7_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7793 ],
            "I3": [ 7888 ],
            "I1": [ 7847 ],
            "I0": [  ],
            "COUT": [ 7845 ],
            "CIN": [ 7852 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_7_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7850 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7847 ],
            "COUT": [ 7842 ],
            "CIN": [ 7849 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_7": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7847 ],
            "D": [ 7792 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_6_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7790 ],
            "I3": [ 7888 ],
            "I1": [ 7840 ],
            "I0": [  ],
            "COUT": [ 7838 ],
            "CIN": [ 7845 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_6_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7843 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7840 ],
            "COUT": [ 7835 ],
            "CIN": [ 7842 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_6": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7840 ],
            "D": [ 7789 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_5_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7787 ],
            "I3": [ 7888 ],
            "I1": [ 7833 ],
            "I0": [  ],
            "COUT": [ 7831 ],
            "CIN": [ 7838 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_5_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7836 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7833 ],
            "COUT": [ 7828 ],
            "CIN": [ 7835 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_5": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7833 ],
            "D": [ 7786 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_4_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7784 ],
            "I3": [ 7888 ],
            "I1": [ 7826 ],
            "I0": [  ],
            "COUT": [ 7824 ],
            "CIN": [ 7831 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_4_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7829 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7826 ],
            "COUT": [ 7821 ],
            "CIN": [ 7828 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_4": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7826 ],
            "D": [ 7783 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_3_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7780 ],
            "I3": [ 7888 ],
            "I1": [ 7819 ],
            "I0": [  ],
            "COUT": [ 7817 ],
            "CIN": [ 7824 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_3_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7822 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7819 ],
            "COUT": [ 7814 ],
            "CIN": [ 7821 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_3": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7819 ],
            "D": [ 7779 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_2_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7777 ],
            "I3": [ 7888 ],
            "I1": [ 7749 ],
            "I0": [  ],
            "COUT": [ 7744 ],
            "CIN": [ 7817 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_2_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7815 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7749 ],
            "COUT": [ 7741 ],
            "CIN": [ 7814 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_9": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7746 ],
            "I0": [ 7611 ],
            "F": [ 7650 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_8": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7811 ],
            "I0": [ 7611 ],
            "F": [ 7648 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_7": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7611 ],
            "I0": [ 7761 ],
            "F": [ 7757 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_6": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7611 ],
            "I0": [ 7755 ],
            "F": [ 7751 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_5": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7611 ],
            "I0": [ 7739 ],
            "F": [ 7735 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7611 ],
            "I0": [ 7733 ],
            "F": [ 7727 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7611 ],
            "I0": [ 7725 ],
            "F": [ 7718 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_22": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7689 ],
            "I0": [ 7611 ],
            "F": [ 7682 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_21": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7680 ],
            "I0": [ 7611 ],
            "F": [ 7673 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_20": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7671 ],
            "I0": [ 7611 ],
            "F": [ 7664 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7611 ],
            "I0": [ 7716 ],
            "F": [ 7709 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_19": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7662 ],
            "I0": [ 7611 ],
            "F": [ 7653 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_18": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7799 ],
            "I0": [ 7611 ],
            "F": [ 7798 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_17": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7796 ],
            "I0": [ 7611 ],
            "F": [ 7795 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_16": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7793 ],
            "I0": [ 7611 ],
            "F": [ 7792 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_15": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7790 ],
            "I0": [ 7611 ],
            "F": [ 7789 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_14": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7787 ],
            "I0": [ 7611 ],
            "F": [ 7786 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_13": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7784 ],
            "I0": [ 7611 ],
            "F": [ 7783 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_12": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7611 ],
            "I0": [ 7767 ],
            "F": [ 7763 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_11": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7780 ],
            "I0": [ 7611 ],
            "F": [ 7779 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_10": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7777 ],
            "I0": [ 7611 ],
            "F": [ 7748 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7707 ],
            "I0": [ 7611 ],
            "F": [ 7700 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7698 ],
            "I0": [ 7611 ],
            "F": [ 7691 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7611 ],
            "I0": [ 7770 ],
            "F": [ 7769 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7772 ],
            "I3": [ 7888 ],
            "I1": [ 7770 ],
            "I0": [  ],
            "COUT": [ 7766 ],
            "CIN": [ 7893 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7770 ],
            "D": [ 7769 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_22_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7767 ],
            "I3": [ 7888 ],
            "I1": [ 7764 ],
            "I0": [  ],
            "COUT": [ 7760 ],
            "CIN": [ 7766 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_22": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7764 ],
            "D": [ 7763 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_21_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7761 ],
            "I3": [ 7888 ],
            "I1": [ 7758 ],
            "I0": [  ],
            "COUT": [ 7754 ],
            "CIN": [ 7760 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_21": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7758 ],
            "D": [ 7757 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_20_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7755 ],
            "I3": [ 7888 ],
            "I1": [ 7752 ],
            "I0": [  ],
            "COUT": [ 7738 ],
            "CIN": [ 7754 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_20": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7752 ],
            "D": [ 7751 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_2": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7749 ],
            "D": [ 7748 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_1_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7746 ],
            "I3": [ 7888 ],
            "I1": [ 7651 ],
            "I0": [  ],
            "COUT": [ 7745 ],
            "CIN": [ 7744 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_1_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7742 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7651 ],
            "COUT": [ 7640 ],
            "CIN": [ 7741 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_19_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7739 ],
            "I3": [ 7888 ],
            "I1": [ 7736 ],
            "I0": [  ],
            "COUT": [ 7732 ],
            "CIN": [ 7738 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_19": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7736 ],
            "D": [ 7735 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_18_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7733 ],
            "I3": [ 7888 ],
            "I1": [ 7728 ],
            "I0": [  ],
            "COUT": [ 7724 ],
            "CIN": [ 7732 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_18_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7730 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7728 ],
            "COUT": [ 7721 ],
            "CIN": [ 7895 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_18": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7728 ],
            "D": [ 7727 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_17_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7725 ],
            "I3": [ 7888 ],
            "I1": [ 7719 ],
            "I0": [  ],
            "COUT": [ 7715 ],
            "CIN": [ 7724 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_17_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7722 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7719 ],
            "COUT": [ 7712 ],
            "CIN": [ 7721 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_17": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7719 ],
            "D": [ 7718 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_16_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7716 ],
            "I3": [ 7888 ],
            "I1": [ 7710 ],
            "I0": [  ],
            "COUT": [ 7706 ],
            "CIN": [ 7715 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_16_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7713 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7710 ],
            "COUT": [ 7703 ],
            "CIN": [ 7712 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_16": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7710 ],
            "D": [ 7709 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_15_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7707 ],
            "I3": [ 7888 ],
            "I1": [ 7701 ],
            "I0": [  ],
            "COUT": [ 7697 ],
            "CIN": [ 7706 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_15_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7704 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7701 ],
            "COUT": [ 7694 ],
            "CIN": [ 7703 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_15": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7701 ],
            "D": [ 7700 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_14_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7698 ],
            "I3": [ 7888 ],
            "I1": [ 7692 ],
            "I0": [  ],
            "COUT": [ 7688 ],
            "CIN": [ 7697 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_14_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7695 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7692 ],
            "COUT": [ 7685 ],
            "CIN": [ 7694 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_14": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7692 ],
            "D": [ 7691 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_13_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7689 ],
            "I3": [ 7888 ],
            "I1": [ 7683 ],
            "I0": [  ],
            "COUT": [ 7679 ],
            "CIN": [ 7688 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_13_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7686 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7683 ],
            "COUT": [ 7676 ],
            "CIN": [ 7685 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_13": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7683 ],
            "D": [ 7682 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_12_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7680 ],
            "I3": [ 7888 ],
            "I1": [ 7674 ],
            "I0": [  ],
            "COUT": [ 7670 ],
            "CIN": [ 7679 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_12_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7677 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7674 ],
            "COUT": [ 7667 ],
            "CIN": [ 7676 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_12": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7674 ],
            "D": [ 7673 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_11_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7671 ],
            "I3": [ 7888 ],
            "I1": [ 7665 ],
            "I0": [  ],
            "COUT": [ 7660 ],
            "CIN": [ 7670 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_11_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7668 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7665 ],
            "COUT": [ 7656 ],
            "CIN": [ 7667 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_11": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7665 ],
            "D": [ 7664 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_10_Q_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7662 ],
            "I3": [ 7888 ],
            "I1": [ 7654 ],
            "I0": [  ],
            "COUT": [ 7661 ],
            "CIN": [ 7660 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_10_Q_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7658 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7654 ],
            "COUT": [ 7657 ],
            "CIN": [ 7656 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_10": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7654 ],
            "D": [ 7653 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7651 ],
            "D": [ 7650 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I_O_DFFC_CLK": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 7641 ],
            "D": [ 7648 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ]
          }
        },
        "clk_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:5.16-5.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7636 ],
            "I": [ 7603 ]
          }
        },
        "blink_out_OBUF_O_I_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7607 ],
            "F": [ 7637 ]
          }
        },
        "blink_out_OBUF_O_I_DFFCE_Q_CE_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7888 ],
            "SUM": [ 7644 ],
            "I3": [ 7889 ],
            "I1": [  ],
            "I0": [ 7641 ],
            "COUT": [ 7896 ],
            "CIN": [ 7640 ]
          }
        },
        "blink_out_OBUF_O_I_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7607 ],
            "D": [ 7637 ],
            "CLK": [ 7636 ],
            "CLEAR": [ 7635 ],
            "CE": [ 7611 ]
          }
        },
        "blink_out_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y14/IOBA",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:7.16-7.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7602 ],
            "I": [ 7607 ]
          }
        }
      },
      "netnames": {
        "rst_IBUF_I_O$gate_net$": {
          "hide_name": 0,
          "bits": [ 7909 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "blink_out_OBUF_O_I_DFFCE_Q_CE_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 7896 ] ,
          "attributes": {
            "ROUTING": "X4Y10/COUT1;;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_18_Q_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 7895 ] ,
          "attributes": {
            "ROUTING": "X1Y10/COUT0;;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 7893 ] ,
          "attributes": {
            "ROUTING": "X1Y11/COUT0;;1"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 7604 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:6.16-6.19"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7866 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_9_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7863 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_9_Q": {
          "hide_name": 0,
          "bits": [ 7861 ] ,
          "attributes": {
            "ROUTING": "X3Y12/N130;X3Y12/N130/Q0;1;X3Y11/B3;X3Y11/B3/N131;1;X3Y12/Q0;;1;X3Y12/EW10;X3Y12/EW10/Q0;1;X2Y12/N210;X2Y12/N210/W111;1;X2Y10/A4;X2Y10/A4/N212;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_9_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7859 ] ,
          "attributes": {
            "ROUTING": "X3Y11/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_8_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7857 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_9_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7856 ] ,
          "attributes": {
            "ROUTING": "X2Y10/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_8_Q": {
          "hide_name": 0,
          "bits": [ 7854 ] ,
          "attributes": {
            "ROUTING": "X3Y12/N100;X3Y12/N100/Q1;1;X3Y11/B4;X3Y11/B4/N101;1;X3Y12/Q1;;1;X3Y12/W130;X3Y12/W130/Q1;1;X2Y12/N230;X2Y12/N230/W131;1;X2Y10/A5;X2Y10/A5/N232;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_8_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7852 ] ,
          "attributes": {
            "ROUTING": "X3Y11/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_7_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7850 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_8_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7849 ] ,
          "attributes": {
            "ROUTING": "X3Y10/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_7_Q": {
          "hide_name": 0,
          "bits": [ 7847 ] ,
          "attributes": {
            "ROUTING": "X3Y10/S270;X3Y10/S270/W131;1;X3Y11/B5;X3Y11/B5/S271;1;X4Y10/Q4;;1;X4Y10/W130;X4Y10/W130/Q4;1;X3Y10/A0;X3Y10/A0/W131;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_7_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7845 ] ,
          "attributes": {
            "ROUTING": "X4Y11/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_6_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7843 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_7_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7842 ] ,
          "attributes": {
            "ROUTING": "X3Y10/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_6_Q": {
          "hide_name": 0,
          "bits": [ 7840 ] ,
          "attributes": {
            "ROUTING": "X4Y10/SN10;X4Y10/SN10/Q5;1;X4Y11/B0;X4Y11/B0/S111;1;X4Y10/Q5;;1;X4Y10/W250;X4Y10/W250/Q5;1;X3Y10/A1;X3Y10/A1/W251;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_6_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7838 ] ,
          "attributes": {
            "ROUTING": "X4Y11/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_5_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7836 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_6_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7835 ] ,
          "attributes": {
            "ROUTING": "X3Y10/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_5_Q": {
          "hide_name": 0,
          "bits": [ 7833 ] ,
          "attributes": {
            "ROUTING": "X5Y10/S130;X5Y10/S130/Q1;1;X5Y11/W230;X5Y11/W230/S131;1;X4Y11/B1;X4Y11/B1/W231;1;X5Y10/Q1;;1;X5Y10/W210;X5Y10/W210/Q1;1;X3Y10/X02;X3Y10/X02/W212;1;X3Y10/A2;X3Y10/A2/X02;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_5_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7831 ] ,
          "attributes": {
            "ROUTING": "X4Y11/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_4_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7829 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_5_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7828 ] ,
          "attributes": {
            "ROUTING": "X3Y10/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_4_Q": {
          "hide_name": 0,
          "bits": [ 7826 ] ,
          "attributes": {
            "ROUTING": "X5Y10/EW10;X5Y10/EW10/Q0;1;X4Y10/S210;X4Y10/S210/W111;1;X4Y11/B2;X4Y11/B2/S211;1;X5Y10/Q0;;1;X5Y10/W200;X5Y10/W200/Q0;1;X3Y10/X05;X3Y10/X05/W202;1;X3Y10/A3;X3Y10/A3/X05;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_4_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7824 ] ,
          "attributes": {
            "ROUTING": "X4Y11/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_3_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7822 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_4_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7821 ] ,
          "attributes": {
            "ROUTING": "X3Y10/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_3_Q": {
          "hide_name": 0,
          "bits": [ 7819 ] ,
          "attributes": {
            "ROUTING": "X3Y12/E130;X3Y12/E130/Q2;1;X4Y12/N230;X4Y12/N230/E131;1;X4Y11/B3;X4Y11/B3/N231;1;X3Y12/Q2;;1;X3Y12/N220;X3Y12/N220/Q2;1;X3Y10/X07;X3Y10/X07/N222;1;X3Y10/A4;X3Y10/A4/X07;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_3_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7817 ] ,
          "attributes": {
            "ROUTING": "X4Y11/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_2_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7815 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_3_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7814 ] ,
          "attributes": {
            "ROUTING": "X3Y10/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7811 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F0;;1;X5Y11/X01;X5Y11/X01/F0;1;X5Y11/B5;X5Y11/B5/X01;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_9_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7799 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F3;;1;X3Y11/S230;X3Y11/S230/F3;1;X3Y12/B0;X3Y12/B0/S231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[14]": {
          "hide_name": 0,
          "bits": [ 7798 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F0;;1;X3Y12/XD0;X3Y12/XD0/F0;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_8_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7796 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F4;;1;X3Y11/SN10;X3Y11/SN10/F4;1;X3Y12/B1;X3Y12/B1/S111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[15]": {
          "hide_name": 0,
          "bits": [ 7795 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F1;;1;X3Y12/XD1;X3Y12/XD1/F1;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_7_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7793 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F5;;1;X3Y11/E130;X3Y11/E130/F5;1;X4Y11/N270;X4Y11/N270/E131;1;X4Y10/B4;X4Y10/B4/N271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[16]": {
          "hide_name": 0,
          "bits": [ 7792 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F4;;1;X4Y10/XD4;X4Y10/XD4/F4;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_6_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7790 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F0;;1;X4Y11/N100;X4Y11/N100/F0;1;X4Y10/B5;X4Y10/B5/N101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[17]": {
          "hide_name": 0,
          "bits": [ 7789 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F5;;1;X4Y10/XD5;X4Y10/XD5/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_5_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7787 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F1;;1;X4Y11/EW10;X4Y11/EW10/F1;1;X5Y11/N210;X5Y11/N210/E111;1;X5Y10/B1;X5Y10/B1/N211;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[18]": {
          "hide_name": 0,
          "bits": [ 7786 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F1;;1;X5Y10/XD1;X5Y10/XD1/F1;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_4_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7784 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F2;;1;X4Y11/N130;X4Y11/N130/F2;1;X4Y10/E230;X4Y10/E230/N131;1;X5Y10/B0;X5Y10/B0/E231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[19]": {
          "hide_name": 0,
          "bits": [ 7783 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F0;;1;X5Y10/XD0;X5Y10/XD0/F0;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_3_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7780 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F3;;1;X4Y11/S130;X4Y11/S130/F3;1;X4Y12/W230;X4Y12/W230/S131;1;X3Y12/B2;X3Y12/B2/W231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[20]": {
          "hide_name": 0,
          "bits": [ 7779 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F2;;1;X3Y12/XD2;X3Y12/XD2/F2;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_2_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7777 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F4;;1;X4Y11/SN10;X4Y11/SN10/F4;1;X4Y12/B1;X4Y12/B1/S111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 7772 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q[0]": {
          "hide_name": 0,
          "bits": [ 7770 ] ,
          "attributes": {
            "ROUTING": "X1Y13/N230;X1Y13/N230/Q3;1;X1Y11/B1;X1Y11/B1/N232;1;X1Y13/Q3;;1;X1Y13/N130;X1Y13/N130/Q3;1;X1Y13/A3;X1Y13/A3/N130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 7769 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F3;;1;X1Y13/XD3;X1Y13/XD3/F3;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_22_Q_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7767 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F2;;1;X1Y11/S130;X1Y11/S130/F2;1;X1Y12/A3;X1Y12/A3/S131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7766 ] ,
          "attributes": {
            "ROUTING": "X1Y11/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_22_Q": {
          "hide_name": 0,
          "bits": [ 7764 ] ,
          "attributes": {
            "ROUTING": "X1Y12/Q3;;1;X1Y12/N230;X1Y12/N230/Q3;1;X1Y11/B2;X1Y11/B2/N231;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 7763 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F3;;1;X1Y12/XD3;X1Y12/XD3/F3;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_21_Q_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7761 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F3;;1;X1Y11/EW10;X1Y11/EW10/F3;1;X2Y11/S250;X2Y11/S250/E111;1;X2Y13/A0;X2Y13/A0/S252;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_22_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7760 ] ,
          "attributes": {
            "ROUTING": "X1Y11/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_21_Q": {
          "hide_name": 0,
          "bits": [ 7758 ] ,
          "attributes": {
            "ROUTING": "X2Y13/Q0;;1;X2Y13/EW10;X2Y13/EW10/Q0;1;X1Y13/N210;X1Y13/N210/W111;1;X1Y11/B3;X1Y11/B3/N212;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 7757 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F0;;1;X2Y13/XD0;X2Y13/XD0/F0;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_20_Q_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7755 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F4;;1;X1Y11/SN10;X1Y11/SN10/F4;1;X1Y12/E210;X1Y12/E210/S111;1;X1Y12/A1;X1Y12/A1/E210;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_21_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7754 ] ,
          "attributes": {
            "ROUTING": "X1Y11/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_20_Q": {
          "hide_name": 0,
          "bits": [ 7752 ] ,
          "attributes": {
            "ROUTING": "X1Y12/Q1;;1;X1Y12/N100;X1Y12/N100/Q1;1;X1Y11/B4;X1Y11/B4/N101;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 7751 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F1;;1;X1Y12/XD1;X1Y12/XD1/F1;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_2_Q": {
          "hide_name": 0,
          "bits": [ 7749 ] ,
          "attributes": {
            "ROUTING": "X4Y12/EW10;X4Y12/EW10/Q1;1;X3Y12/N210;X3Y12/N210/W111;1;X3Y10/A5;X3Y10/A5/N212;1;X4Y11/B4;X4Y11/B4/N101;1;X4Y12/N100;X4Y12/N100/Q1;1;X4Y12/Q1;;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[21]": {
          "hide_name": 0,
          "bits": [ 7748 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F1;;1;X4Y12/XD1;X4Y12/XD1/F1;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_1_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7746 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F5;;1;X4Y11/E130;X4Y11/E130/F5;1;X5Y11/B4;X5Y11/B4/E131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_1_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7745 ] ,
          "attributes": {
            "ROUTING": "X5Y11/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_2_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7744 ] ,
          "attributes": {
            "ROUTING": "X4Y11/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_1_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7742 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_2_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7741 ] ,
          "attributes": {
            "ROUTING": "X4Y10/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_19_Q_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7739 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F5;;1;X1Y11/S250;X1Y11/S250/F5;1;X1Y13/A2;X1Y13/A2/S252;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_20_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7738 ] ,
          "attributes": {
            "ROUTING": "X1Y11/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_19_Q": {
          "hide_name": 0,
          "bits": [ 7736 ] ,
          "attributes": {
            "ROUTING": "X1Y13/Q2;;1;X1Y13/N220;X1Y13/N220/Q2;1;X1Y11/X03;X1Y11/X03/N222;1;X1Y11/B5;X1Y11/B5/X03;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 7735 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F2;;1;X1Y13/XD2;X1Y13/XD2/F2;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_18_Q_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7733 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F0;;1;X2Y11/W130;X2Y11/W130/F0;1;X1Y11/S270;X1Y11/S270/W131;1;X1Y12/A0;X1Y12/A0/S271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_19_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7732 ] ,
          "attributes": {
            "ROUTING": "X2Y11/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_18_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7730 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_18_Q": {
          "hide_name": 0,
          "bits": [ 7728 ] ,
          "attributes": {
            "ROUTING": "X1Y12/SN20;X1Y12/SN20/Q0;1;X1Y11/E220;X1Y11/E220/N121;1;X2Y11/X05;X2Y11/X05/E221;1;X2Y11/B0;X2Y11/B0/X05;1;X1Y12/Q0;;1;X1Y12/N200;X1Y12/N200/Q0;1;X1Y10/X03;X1Y10/X03/N202;1;X1Y10/A1;X1Y10/A1/X03;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 7727 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F0;;1;X1Y12/XD0;X1Y12/XD0/F0;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_17_Q_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7725 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F1;;1;X2Y11/EW20;X2Y11/EW20/F1;1;X1Y11/N260;X1Y11/N260/W121;1;X1Y9/N270;X1Y9/N270/N262;1;X1Y8/A0;X1Y8/A0/N271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_18_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7724 ] ,
          "attributes": {
            "ROUTING": "X2Y11/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_17_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7722 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_18_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7721 ] ,
          "attributes": {
            "ROUTING": "X1Y10/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_17_Q": {
          "hide_name": 0,
          "bits": [ 7719 ] ,
          "attributes": {
            "ROUTING": "X1Y8/S200;X1Y8/S200/Q0;1;X1Y10/E200;X1Y10/E200/S202;1;X1Y10/A2;X1Y10/A2/E200;1;X2Y11/B1;X2Y11/B1/S211;1;X1Y8/Q0;;1;X2Y8/S210;X2Y8/S210/E111;1;X1Y8/EW10;X1Y8/EW10/Q0;1;X2Y10/S210;X2Y10/S210/S212;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[6]": {
          "hide_name": 0,
          "bits": [ 7718 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F0;;1;X1Y8/XD0;X1Y8/XD0/F0;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_16_Q_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7716 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F2;;1;X2Y11/S130;X2Y11/S130/F2;1;X2Y12/W270;X2Y12/W270/S131;1;X1Y12/A2;X1Y12/A2/W271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_17_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7715 ] ,
          "attributes": {
            "ROUTING": "X2Y11/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_16_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7713 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_17_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7712 ] ,
          "attributes": {
            "ROUTING": "X1Y10/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_16_Q": {
          "hide_name": 0,
          "bits": [ 7710 ] ,
          "attributes": {
            "ROUTING": "X1Y12/N130;X1Y12/N130/Q2;1;X1Y11/E230;X1Y11/E230/N131;1;X2Y11/B2;X2Y11/B2/E231;1;X1Y12/Q2;;1;X1Y12/N220;X1Y12/N220/Q2;1;X1Y10/X05;X1Y10/X05/N222;1;X1Y10/A3;X1Y10/A3/X05;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[7]": {
          "hide_name": 0,
          "bits": [ 7709 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F2;;1;X1Y12/XD2;X1Y12/XD2/F2;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_15_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7707 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F3;;1;X2Y11/SN10;X2Y11/SN10/F3;1;X2Y12/W210;X2Y12/W210/S111;1;X1Y12/B4;X1Y12/B4/W211;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_16_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7706 ] ,
          "attributes": {
            "ROUTING": "X2Y11/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_15_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7704 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_16_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7703 ] ,
          "attributes": {
            "ROUTING": "X1Y10/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_15_Q": {
          "hide_name": 0,
          "bits": [ 7701 ] ,
          "attributes": {
            "ROUTING": "X1Y12/SN10;X1Y12/SN10/Q4;1;X1Y11/E210;X1Y11/E210/N111;1;X2Y11/B3;X2Y11/B3/E211;1;X1Y12/Q4;;1;X1Y12/N240;X1Y12/N240/Q4;1;X1Y10/X07;X1Y10/X07/N242;1;X1Y10/A4;X1Y10/A4/X07;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[8]": {
          "hide_name": 0,
          "bits": [ 7700 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F4;;1;X1Y12/XD4;X1Y12/XD4/F4;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_14_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7698 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F4;;1;X2Y11/S100;X2Y11/S100/F4;1;X2Y12/W240;X2Y12/W240/S101;1;X2Y12/B2;X2Y12/B2/W240;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_15_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7697 ] ,
          "attributes": {
            "ROUTING": "X2Y11/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_14_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7695 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_15_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7694 ] ,
          "attributes": {
            "ROUTING": "X1Y10/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_14_Q": {
          "hide_name": 0,
          "bits": [ 7692 ] ,
          "attributes": {
            "ROUTING": "X2Y12/N100;X2Y12/N100/Q2;1;X2Y11/B4;X2Y11/B4/N101;1;X2Y12/Q2;;1;X2Y12/EW10;X2Y12/EW10/Q2;1;X1Y12/N210;X1Y12/N210/W111;1;X1Y10/A5;X1Y10/A5/N212;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[9]": {
          "hide_name": 0,
          "bits": [ 7691 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F2;;1;X2Y12/XD2;X2Y12/XD2/F2;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_13_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7689 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F5;;1;X2Y11/N130;X2Y11/N130/F5;1;X2Y10/N230;X2Y10/N230/N131;1;X2Y8/B0;X2Y8/B0/N232;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_14_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7688 ] ,
          "attributes": {
            "ROUTING": "X2Y11/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_13_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7686 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_14_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7685 ] ,
          "attributes": {
            "ROUTING": "X2Y10/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_13_Q": {
          "hide_name": 0,
          "bits": [ 7683 ] ,
          "attributes": {
            "ROUTING": "X2Y8/S130;X2Y8/S130/Q0;1;X2Y9/S270;X2Y9/S270/S131;1;X2Y11/B5;X2Y11/B5/S272;1;X2Y8/Q0;;1;X2Y8/S200;X2Y8/S200/Q0;1;X2Y10/X01;X2Y10/X01/S202;1;X2Y10/A0;X2Y10/A0/X01;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[10]": {
          "hide_name": 0,
          "bits": [ 7682 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F0;;1;X2Y8/XD0;X2Y8/XD0/F0;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_12_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7680 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F0;;1;X3Y11/S130;X3Y11/S130/F0;1;X3Y12/W230;X3Y12/W230/S131;1;X2Y12/B0;X2Y12/B0/W231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_13_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7679 ] ,
          "attributes": {
            "ROUTING": "X3Y11/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_12_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7677 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_13_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7676 ] ,
          "attributes": {
            "ROUTING": "X2Y10/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_12_Q": {
          "hide_name": 0,
          "bits": [ 7674 ] ,
          "attributes": {
            "ROUTING": "X2Y12/E130;X2Y12/E130/Q0;1;X3Y12/N230;X3Y12/N230/E131;1;X3Y11/B0;X3Y11/B0/N231;1;X2Y12/Q0;;1;X2Y12/N200;X2Y12/N200/Q0;1;X2Y10/X03;X2Y10/X03/N202;1;X2Y10/A1;X2Y10/A1/X03;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[11]": {
          "hide_name": 0,
          "bits": [ 7673 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F0;;1;X2Y12/XD0;X2Y12/XD0/F0;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_11_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7671 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F1;;1;X3Y11/EW10;X3Y11/EW10/F1;1;X2Y11/S210;X2Y11/S210/W111;1;X2Y12/B1;X2Y12/B1/S211;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_12_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7670 ] ,
          "attributes": {
            "ROUTING": "X3Y11/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_11_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7668 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_12_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7667 ] ,
          "attributes": {
            "ROUTING": "X2Y10/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_11_Q": {
          "hide_name": 0,
          "bits": [ 7665 ] ,
          "attributes": {
            "ROUTING": "X2Y11/E230;X2Y11/E230/N131;1;X3Y11/B1;X3Y11/B1/E231;1;X2Y12/Q1;;1;X2Y12/N130;X2Y12/N130/Q1;1;X2Y11/N270;X2Y11/N270/N131;1;X2Y10/A2;X2Y10/A2/N271;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[12]": {
          "hide_name": 0,
          "bits": [ 7664 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F1;;1;X2Y12/XD1;X2Y12/XD1/F1;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_10_Q_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7662 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F2;;1;X3Y11/W130;X3Y11/W130/F2;1;X2Y11/S230;X2Y11/S230/W131;1;X2Y12/B3;X2Y12/B3/S231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_10_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7661 ] ,
          "attributes": {
            "ROUTING": "X3Y11/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_11_Q_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 7660 ] ,
          "attributes": {
            "ROUTING": "X3Y11/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:19.24-19.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_10_Q_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7658 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_10_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7657 ] ,
          "attributes": {
            "ROUTING": "X2Y10/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_11_Q_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7656 ] ,
          "attributes": {
            "ROUTING": "X2Y10/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_10_Q": {
          "hide_name": 0,
          "bits": [ 7654 ] ,
          "attributes": {
            "ROUTING": "X2Y11/E210;X2Y11/E210/N111;1;X3Y11/B2;X3Y11/B2/E211;1;X2Y12/Q3;;1;X2Y12/SN10;X2Y12/SN10/Q3;1;X2Y11/N250;X2Y11/N250/N111;1;X2Y10/A3;X2Y10/A3/N251;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[13]": {
          "hide_name": 0,
          "bits": [ 7653 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F3;;1;X2Y12/XD3;X2Y12/XD3/F3;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_1_Q": {
          "hide_name": 0,
          "bits": [ 7651 ] ,
          "attributes": {
            "ROUTING": "X5Y11/EW10;X5Y11/EW10/Q4;1;X4Y11/B5;X4Y11/B5/W111;1;X5Y11/Q4;;1;X5Y11/N130;X5Y11/N130/Q4;1;X5Y10/W270;X5Y10/W270/N131;1;X4Y10/A0;X4Y10/A0/W271;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[22]": {
          "hide_name": 0,
          "bits": [ 7650 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F4;;1;X5Y11/XD4;X5Y11/XD4/F4;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_23_Q_LUT2_I0_F[23]": {
          "hide_name": 0,
          "bits": [ 7648 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F5;;1;X5Y11/XD5;X5Y11/XD5/F5;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:13.1-25.4"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7603 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:5.16-5.19"
          }
        },
        "blink_out_OBUF_O_I_DFFCE_Q_CE_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7644 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 7889 ] ,
          "attributes": {
            "ROUTING": "X3Y10/D2;X3Y10/D2/S221;1;X1Y10/D5;X1Y10/D5/W270;1;X3Y9/S220;X3Y9/S220/VSS;1;X3Y10/D3;X3Y10/D3/S221;1;X4Y10/D1;X4Y10/D1/E270;1;X1Y10/D2;X1Y10/D2/S270;1;X1Y10/E270;X1Y10/E270/VSS;1;X1Y10/D1;X1Y10/D1/E270;1;X2Y10/D4;X2Y10/D4/W270;1;X2Y10/D1;X2Y10/D1/E270;1;X3Y10/D1;X3Y10/D1/E270;1;X2Y10/D3;X2Y10/D3/S270;1;X3Y10/E270;X3Y10/E270/VSS;1;X3Y10/D0;X3Y10/D0/E270;1;X2Y10/S270;X2Y10/S270/VSS;1;X2Y10/D2;X2Y10/D2/S270;1;X1Y10/S270;X1Y10/S270/VSS;1;X1Y10/D3;X1Y10/D3/S270;1;X2Y10/W270;X2Y10/W270/VSS;1;X2Y10/D5;X2Y10/D5/W270;1;X3Y10/D4;X3Y10/D4/W270;1;X4Y10/E270;X4Y10/E270/VSS;1;X4Y10/D0;X4Y10/D0/E270;1;X2Y10/E270;X2Y10/E270/VSS;1;X2Y10/D0;X2Y10/D0/E270;1;X3Y10/W270;X3Y10/W270/VSS;1;X3Y10/D5;X3Y10/D5/W270;1;X0Y0/VSS;;1;X1Y10/W270;X1Y10/W270/VSS;1;X1Y10/D4;X1Y10/D4/W270;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 7888 ] ,
          "attributes": {
            "ROUTING": "X2Y11/C0;X2Y11/C0/X04;1;X4Y11/D3;X4Y11/D3/X03;1;X2Y11/C2;X2Y11/C2/X04;1;X3Y11/D0;X3Y11/D0/X08;1;X4Y11/D1;X4Y11/D1/X08;1;X2Y11/D4;X2Y11/D4/X04;1;X2Y10/C5;X2Y10/C5/X08;1;X2Y11/D3;X2Y11/D3/X03;1;X3Y10/C2;X3Y10/C2/X04;1;X3Y10/C4;X3Y10/C4/X08;1;X4Y11/C1;X4Y11/C1/X04;1;X2Y10/C2;X2Y10/C2/X04;1;X4Y11/D4;X4Y11/D4/X04;1;X2Y11/D2;X2Y11/D2/X03;1;X2Y11/C1;X2Y11/C1/X04;1;X4Y11/C5;X4Y11/C5/X08;1;X2Y10/X04;X2Y10/X04/VCC;1;X2Y10/C3;X2Y10/C3/X04;1;X4Y10/C0;X4Y10/C0/X04;1;X3Y11/C3;X3Y11/C3/X04;1;X4Y11/D0;X4Y11/D0/X03;1;X3Y11/D5;X3Y11/D5/X04;1;X1Y11/D2;X1Y11/D2/X08;1;X4Y11/X08;X4Y11/X08/VCC;1;X4Y11/C4;X4Y11/C4/X08;1;X3Y11/D3;X3Y11/D3/X08;1;X3Y11/D4;X3Y11/D4/X04;1;X4Y11/D5;X4Y11/D5/X04;1;X2Y11/C4;X2Y11/C4/X08;1;X3Y10/C0;X3Y10/C0/X04;1;X1Y11/C5;X1Y11/C5/X08;1;X2Y11/D0;X2Y11/D0/X08;1;X2Y11/C3;X2Y11/C3/X04;1;X4Y10/C1;X4Y10/C1/X04;1;X1Y10/C4;X1Y10/C4/S220;1;X2Y11/X08;X2Y11/X08/VCC;1;X2Y11/C5;X2Y11/C5/X08;1;X3Y11/C2;X3Y11/C2/X04;1;X2Y10/X08;X2Y10/X08/VCC;1;X2Y10/C4;X2Y10/C4/X08;1;X2Y10/C1;X2Y10/C1/N220;1;X4Y11/X03;X4Y11/X03/VCC;1;X4Y11/D2;X4Y11/D2/X03;1;X1Y11/C4;X1Y11/C4/X08;1;X2Y11/X03;X2Y11/X03/VCC;1;X2Y11/D1;X2Y11/D1/X03;1;X1Y10/C2;X1Y10/C2/X04;1;X1Y10/C0;X1Y10/C0/X04;1;X1Y11/C3;X1Y11/C3/X04;1;X3Y11/C4;X3Y11/C4/X08;1;X1Y11/C0;X1Y11/C0/X04;1;X0Y0/N200;X0Y0/N200/VCC;1;X0Y0/C4;X0Y0/C4/S201;1;X1Y11/D3;X1Y11/D3/X08;1;X1Y11/C1;X1Y11/C1/X04;1;X3Y10/C1;X3Y10/C1/X04;1;X4Y11/C2;X4Y11/C2/X04;1;X5Y11/S260;X5Y11/S260/VCC;1;X5Y11/D0;X5Y11/D0/S260;1;X4Y11/C3;X4Y11/C3/X04;1;X2Y11/X04;X2Y11/X04/VCC;1;X2Y11/D5;X2Y11/D5/X04;1;X4Y10/X04;X4Y10/X04/VCC;1;X4Y10/C2;X4Y10/C2/X04;1;X1Y10/C1;X1Y10/C1/X04;1;X1Y11/D4;X1Y11/D4/X04;1;X3Y11/C0;X3Y11/C0/X04;1;X3Y11/D1;X3Y11/D1/X08;1;X1Y10/S220;X1Y10/S220/VCC;1;X1Y10/C5;X1Y10/C5/S220;1;X5Y11/X04;X5Y11/X04/VCC;1;X5Y11/C0;X5Y11/C0/X04;1;X3Y11/X04;X3Y11/X04/VCC;1;X3Y11/C1;X3Y11/C1/X04;1;X3Y11/C5;X3Y11/C5/X08;1;X4Y11/X04;X4Y11/X04/VCC;1;X4Y11/C0;X4Y11/C0/X04;1;X1Y11/X08;X1Y11/X08/VCC;1;X1Y11/D1;X1Y11/D1/X08;1;X2Y10/N220;X2Y10/N220/VCC;1;X2Y10/C0;X2Y10/C0/N220;1;X1Y11/C2;X1Y11/C2/X04;1;X1Y10/X04;X1Y10/X04/VCC;1;X1Y10/C3;X1Y10/C3/X04;1;X3Y10/X04;X3Y10/X04/VCC;1;X3Y10/C3;X3Y10/C3/X04;1;X3Y11/X08;X3Y11/X08/VCC;1;X3Y11/D2;X3Y11/D2/X08;1;X1Y11/X04;X1Y11/X04/VCC;1;X1Y11/D5;X1Y11/D5/X04;1;X0Y0/VCC;;1;X3Y10/X08;X3Y10/X08/VCC;1;X3Y10/C5;X3Y10/C5/X08;1"
          }
        },
        "clk_IBUF_I_O_DFFC_CLK_Q": {
          "hide_name": 0,
          "bits": [ 7641 ] ,
          "attributes": {
            "ROUTING": "X5Y11/S100;X5Y11/S100/Q5;1;X5Y11/B0;X5Y11/B0/S100;1;X5Y11/Q5;;1;X5Y11/SN10;X5Y11/SN10/Q5;1;X5Y10/W250;X5Y10/W250/N111;1;X4Y10/A1;X4Y10/A1/W251;1"
          }
        },
        "blink_out_OBUF_O_I_DFFCE_Q_CE_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7640 ] ,
          "attributes": {
            "ROUTING": "X4Y10/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:18.13-18.35|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "blink_out_OBUF_O_I_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 7637 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F4;;1;X4Y12/XD4;X4Y12/XD4/F4;1"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 7636 ] ,
          "attributes": {
            "ROUTING": "X3Y12/CLK0;X3Y12/CLK0/GB00;5;X4Y10/CLK2;X4Y10/CLK2/GB00;5;X2Y10/GB00;X3Y10/GBO0/GT00;5;X5Y10/CLK0;X5Y10/CLK0/GB00;5;X3Y12/CLK1;X3Y12/CLK1/GB00;5;X2Y13/CLK0;X2Y13/CLK0/GB00;5;X4Y12/CLK0;X4Y12/CLK0/GB00;5;X1Y13/GB00;X3Y13/GBO0/GT00;5;X1Y13/CLK1;X1Y13/CLK1/GB00;5;X1Y12/CLK0;X1Y12/CLK0/GB00;5;X1Y8/CLK0;X1Y8/CLK0/GB00;5;X1Y12/CLK1;X1Y12/CLK1/GB00;5;X1Y12/CLK2;X1Y12/CLK2/GB00;5;X11Y1/SPINE8;X26Y9/SPINE8/PCLKR1;5;X3Y5/GT00;X3Y1/GT00/SPINE8;5;X3Y8/GB00;X3Y8/GBO0/GT00;5;X2Y8/CLK0;X2Y8/CLK0/GB00;5;X2Y12/CLK0;X2Y12/CLK0/GB00;5;X2Y12/CLK1;X2Y12/CLK1/GB00;5;X3Y11/GBO0;X3Y11/GBO0/GT00;5;X5Y11/CLK2;X5Y11/CLK2/GB00;5;X11Y19/SPINE16;X27Y9/SPINE16/PCLKR1;5;X3Y12/GT00;X3Y19/GT00/SPINE16;5;X2Y12/GB00;X3Y12/GBO0/GT00;5;X4Y12/CLK2;X4Y12/CLK2/GB00;5;X46Y16/F6;;5"
          }
        },
        "rst_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 7635 ] ,
          "attributes": {
            "ROUTING": "X14Y28/Q6;;5;X6Y20/N830;X6Y20/N830/N838;5;X6Y12/N830;X6Y12/N830/N838;5;X6Y4/N830;X6Y4/N830/N838;5;X6Y0/W250;X6Y0/W250/N834;5;X4Y0/A6;X4Y0/A6/W252;5;X14Y28/W830;X14Y28/W830/Q6;5;X6Y28/N830;X6Y28/N830/W838;5;X6Y20/N800;X6Y20/N800/N838;5;X6Y12/N800;X6Y12/N800/N808;5;X6Y4/N800;X6Y4/N800/N808;5;X6Y0/W800;X6Y0/W800/N804;5;X1Y0/W130;X1Y0/W130/E808;5;X0Y0/A6;X0Y0/A6/W131;5;X3Y12/LSR0;X3Y12/LSR0/LB31;5;X4Y10/LSR2;X4Y10/LSR2/LB31;5;X4Y10/LBO0;X4Y10/LBO0/LT01;5;X5Y10/LSR0;X5Y10/LSR0/LB31;5;X3Y12/LSR1;X3Y12/LSR1/LB31;5;X2Y13/LSR0;X2Y13/LSR0/LB31;5;X4Y12/LSR0;X4Y12/LSR0/LB31;5;X0Y13/LBO0;X0Y13/LBO0/LT01;5;X1Y13/LSR1;X1Y13/LSR1/LB31;5;X1Y12/LSR0;X1Y12/LSR0/LB31;5;X1Y8/LSR0;X1Y8/LSR0/LB31;5;X1Y12/LSR1;X1Y12/LSR1/LB31;5;X1Y12/LSR2;X1Y12/LSR2/LB31;5;X0Y8/LBO0;X0Y8/LBO0/LT01;5;X2Y8/LSR0;X2Y8/LSR0/LB31;5;X2Y12/LSR0;X2Y12/LSR0/LB31;5;X0Y0/LT02;X0Y0/LT02/A6;5;X0Y12/LBO0;X0Y12/LBO0/LT01;5;X2Y12/LSR1;X2Y12/LSR1/LB31;5;X4Y11/LBO0;X4Y11/LBO0/LT01;5;X5Y11/LSR2;X5Y11/LSR2/LB31;5;X4Y0/LT02;X4Y0/LT02/A6;5;X4Y12/LBO0;X4Y12/LBO0/LT01;5;X4Y12/LSR2;X4Y12/LSR2/LB31;5"
          }
        },
        "blink_out_OBUF_O_I_DFFCE_Q_CE[18]": {
          "hide_name": 0,
          "bits": [ 7611 ] ,
          "attributes": {
            "ROUTING": "X1Y13/B3;X1Y13/B3/W231;1;X1Y13/B2;X1Y13/B2/W231;1;X3Y8/W210;X3Y8/W210/N212;1;X1Y8/B0;X1Y8/B0/W212;1;X3Y12/W250;X3Y12/W250/S252;1;X1Y12/A4;X1Y12/A4/W252;1;X3Y10/W210;X3Y10/W210/W111;1;X2Y13/W230;X2Y13/W230/W232;1;X5Y10/A1;X5Y10/A1/E111;1;X4Y10/A5;X4Y10/A5/X05;1;X2Y12/A3;X2Y12/A3/X05;1;X3Y12/A2;X3Y12/A2/S252;1;X5Y11/A5;X5Y11/A5/S211;1;X4Y12/X03;X4Y12/X03/S222;1;X4Y12/A1;X4Y12/A1/X03;1;X4Y10/N220;X4Y10/N220/F2;1;X4Y8/W220;X4Y8/W220/N222;1;X2Y8/X01;X2Y8/X01/W222;1;X2Y8/A0;X2Y8/A0/X01;1;X1Y12/B0;X1Y12/B0/S212;1;X2Y12/A0;X2Y12/A0/X01;1;X4Y10/X05;X4Y10/X05/F2;1;X4Y10/A4;X4Y10/A4/X05;1;X4Y10/S130;X4Y10/S130/F2;1;X4Y11/S230;X4Y11/S230/S131;1;X4Y13/W230;X4Y13/W230/S232;1;X2Y13/B0;X2Y13/B0/W232;1;X2Y12/X05;X2Y12/X05/W222;1;X2Y12/A2;X2Y12/A2/X05;1;X1Y12/B2;X1Y12/B2/S212;1;X5Y10/S210;X5Y10/S210/E111;1;X5Y11/A4;X5Y11/A4/S211;1;X4Y12/W220;X4Y12/W220/S222;1;X2Y12/X01;X2Y12/X01/W222;1;X2Y12/A1;X2Y12/A1/X01;1;X3Y12/A1;X3Y12/A1/S252;1;X5Y10/A0;X5Y10/A0/E111;1;X1Y12/B1;X1Y12/B1/S212;1;X1Y12/B3;X1Y12/B3/S212;1;X1Y10/S210;X1Y10/S210/W212;1;X3Y10/N210;X3Y10/N210/W111;1;X4Y10/EW10;X4Y10/EW10/F2;1;X3Y10/S250;X3Y10/S250/W111;1;X3Y12/A0;X3Y12/A0/S252;1;X4Y10/F2;;1;X4Y10/S220;X4Y10/S220/F2;1;X4Y12/X07;X4Y12/X07/S222;1;X4Y12/CE2;X4Y12/CE2/X07;1",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_out": {
          "hide_name": 0,
          "bits": [ 7602 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p2_led_blink\\blink.v:7.16-7.25"
          }
        },
        "blink_out_OBUF_O_I": {
          "hide_name": 0,
          "bits": [ 7607 ] ,
          "attributes": {
            "ROUTING": "X4Y12/W820;X4Y12/W820/Q4;1;X0Y12/S270;X0Y12/S270/W824;1;X0Y14/A0;X0Y14/A0/S272;1;X4Y12/Q4;;1;X4Y12/E100;X4Y12/E100/Q4;1;X4Y12/A4;X4Y12/A4/E100;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "single_bit_vector": "00000000000000000000000000000001",
            "force_downto": "00000000000000000000000000000001"
          }
        }
      }
    }
  }
}
