// Seed: 3953320010
module module_0 (
    output wire id_0,
    input  wor  id_1,
    input  wire id_2,
    output tri0 id_3
    , id_9,
    output wire id_4,
    input  tri0 id_5,
    input  tri1 id_6,
    input  wor  module_0
);
  logic id_10;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd24
) (
    input tri id_0,
    output tri id_1,
    output uwire _id_2,
    input uwire id_3,
    input wire id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri0 id_8
);
  logic [id_2 : 1] id_10;
  ;
  assign id_2 = id_0;
  wire id_11;
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_1,
      id_1,
      id_5,
      id_7,
      id_7
  );
endmodule
