<?xml version="1.0" encoding="UTF-8"?>
<project version="4">
  <component name="CMakeRunConfigurationManager" shouldGenerate="true" shouldDeleteObsolete="true" buildAllGenerated="true">
    <generated>
      <config projectName="inf4_dna_testbench" targetName="inf4_dna_testbench" />
    </generated>
  </component>
  <component name="CMakeSettings">
    <configurations>
      <configuration PROFILE_NAME="Debug" CONFIG_NAME="Debug" />
    </configurations>
  </component>
  <component name="ChangeListManager">
    <list default="true" id="b672297f-01a5-4088-8e88-e6c3ad273827" name="Default" comment="">
      <change beforePath="$PROJECT_DIR$/../illustr/impl_stats1.png" afterPath="$PROJECT_DIR$/../illustr/impl_stats1.png" />
      <change beforePath="$PROJECT_DIR$/../illustr/impl_stats2.png" afterPath="$PROJECT_DIR$/../illustr/impl_stats2.png" />
      <change beforePath="$PROJECT_DIR$/../illustr/impl_stats2_v2.png" afterPath="" />
      <change beforePath="$PROJECT_DIR$/.idea/workspace.xml" afterPath="$PROJECT_DIR$/.idea/workspace.xml" />
      <change beforePath="$PROJECT_DIR$/baseseq.txt" afterPath="$PROJECT_DIR$/baseseq.txt" />
      <change beforePath="$PROJECT_DIR$/cmake-build-debug/CMakeFiles/inf4_dna_testbench.dir/depend.make" afterPath="$PROJECT_DIR$/cmake-build-debug/CMakeFiles/inf4_dna_testbench.dir/depend.make" />
      <change beforePath="$PROJECT_DIR$/cmake-build-debug/inf4_dna_testbench" afterPath="$PROJECT_DIR$/cmake-build-debug/inf4_dna_testbench" />
      <change beforePath="$PROJECT_DIR$/streamseq.txt" afterPath="$PROJECT_DIR$/streamseq.txt" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_C/.idea/workspace.xml" afterPath="$PROJECT_DIR$/../inf4_proj_dev_C/.idea/workspace.xml" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_C/cmake-build-debug/CMakeFiles/inf4_proj_dev_C.dir/C.includecache" afterPath="$PROJECT_DIR$/../inf4_proj_dev_C/cmake-build-debug/CMakeFiles/inf4_proj_dev_C.dir/C.includecache" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_C/cmake-build-debug/CMakeFiles/inf4_proj_dev_C.dir/main.c.o" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_C/main.c" afterPath="$PROJECT_DIR$/../inf4_proj_dev_C/main.c" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.cache/wt/synthesis.wdf" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.cache/wt/synthesis.wdf" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.cache/wt/webtalk_pa.xml" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.cache/wt/webtalk_pa.xml" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/.init_design.begin.rst" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/.init_design.begin.rst" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/.opt_design.begin.rst" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/.opt_design.begin.rst" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/.opt_design.end.rst" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/.place_design.begin.rst" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/.place_design.end.rst" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/.route_design.begin.rst" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/.route_design.end.rst" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/.vivado.begin.rst" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/.vivado.begin.rst" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/.vivado.end.rst" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/.write_bitstream.begin.rst" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/.write_bitstream.end.rst" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/gen_run.xml" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/gen_run.xml" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/init_design.pb" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/init_design.pb" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/opt_design.pb" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/opt_design.pb" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/place_design.pb" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/route_design.pb" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/runme.log" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/runme.log" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/runme.sh" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/runme.sh" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top.bit" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top.hwdef" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top.sysdef" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top.tcl" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top.tcl" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top.vdi" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top.vdi" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_clock_utilization_routed.rpt" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_control_sets_placed.rpt" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_drc_opted.rpt" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_drc_routed.pb" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_drc_routed.rpt" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_io_placed.rpt" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_opt.dcp" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_placed.dcp" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_power_routed.rpt" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_power_summary_routed.pb" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_route_status.pb" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_route_status.rpt" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_routed.dcp" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_timing_summary_routed.rpt" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_timing_summary_routed.rpx" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_utilization_placed.pb" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/top_utilization_placed.rpt" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/vivado.jou" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/vivado.jou" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/vivado.pb" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/vivado.pb" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/impl_1/write_bitstream.pb" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/.Xil/top_propImpl.xdc" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/.Xil/top_propImpl.xdc" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/.vivado.begin.rst" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/.vivado.begin.rst" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/dont_touch.xdc" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/dont_touch.xdc" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/gen_run.xml" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/gen_run.xml" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/planAhead.ngc2edif.log" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/planAhead.ngc2edif.log" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/runme.log" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/runme.log" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/runme.sh" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/runme.sh" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/top.dcp" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/top.dcp" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/top.tcl" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/top.tcl" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/top.vds" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/top.vds" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/top_utilization_synth.pb" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/top_utilization_synth.pb" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/top_utilization_synth.rpt" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/top_utilization_synth.rpt" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/vivado.jou" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/vivado.jou" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/vivado.pb" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.runs/synth_1/vivado.pb" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.srcs/sources_1/new/bram.v" afterPath="" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.srcs/sources_1/new/fifo_shift_2x32.v" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.srcs/sources_1/new/fifo_shift_2x32.v" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.srcs/sources_1/new/sw_proc.v" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.srcs/sources_1/new/sw_proc.v" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/tb_sw_proc_behav1.wcfg" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/inf4_proj_dev/tb_sw_proc_behav1.wcfg" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/fifo_32x512/fifo_32x512_sim_netlist.v" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/fifo_32x512/fifo_32x512_sim_netlist.v" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/fifo_32x512/fifo_32x512_sim_netlist.vhdl" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/fifo_32x512/fifo_32x512_sim_netlist.vhdl" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/fifo_32x512/fifo_32x512_stub.v" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/fifo_32x512/fifo_32x512_stub.v" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/fifo_32x512/fifo_32x512_stub.vhdl" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/fifo_32x512/fifo_32x512_stub.vhdl" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vga_fifo/vga_fifo_sim_netlist.v" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vga_fifo/vga_fifo_sim_netlist.v" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vga_fifo/vga_fifo_sim_netlist.vhdl" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vga_fifo/vga_fifo_sim_netlist.vhdl" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vga_fifo/vga_fifo_stub.v" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vga_fifo/vga_fifo_stub.v" />
      <change beforePath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vga_fifo/vga_fifo_stub.vhdl" afterPath="$PROJECT_DIR$/../inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vga_fifo/vga_fifo_stub.vhdl" />
      <change beforePath="$PROJECT_DIR$/../scripts/ssd_conv.py" afterPath="$PROJECT_DIR$/../scripts/ssd_conv.py" />
    </list>
    <ignored path="$PROJECT_DIR$/cmake-build-debug/" />
    <option name="EXCLUDED_CONVERTED_TO_IGNORED" value="true" />
    <option name="TRACKING_ENABLED" value="true" />
    <option name="SHOW_DIALOG" value="false" />
    <option name="HIGHLIGHT_CONFLICTS" value="true" />
    <option name="HIGHLIGHT_NON_ACTIVE_CHANGELIST" value="false" />
    <option name="LAST_RESOLUTION" value="IGNORE" />
  </component>
  <component name="ExecutionTargetManager" SELECTED_TARGET="CMakeBuildProfile:Debug" />
  <component name="FileEditorManager">
    <leaf>
      <file leaf-file-name="baseseq.txt" pinned="false" current-in-tab="false">
        <entry file="file://$PROJECT_DIR$/baseseq.txt">
          <provider selected="true" editor-type-id="text-editor">
            <state relative-caret-position="45">
              <caret line="3" column="0" lean-forward="false" selection-start-line="3" selection-start-column="0" selection-end-line="3" selection-end-column="0" />
              <folding />
            </state>
          </provider>
        </entry>
      </file>
      <file leaf-file-name="streamseq.txt" pinned="false" current-in-tab="true">
        <entry file="file://$PROJECT_DIR$/streamseq.txt">
          <provider selected="true" editor-type-id="text-editor">
            <state relative-caret-position="250020">
              <caret line="16668" column="0" lean-forward="false" selection-start-line="0" selection-start-column="0" selection-end-line="16668" selection-end-column="0" />
              <folding />
            </state>
          </provider>
        </entry>
      </file>
      <file leaf-file-name="main.cpp" pinned="false" current-in-tab="false">
        <entry file="file://$PROJECT_DIR$/main.cpp">
          <provider selected="true" editor-type-id="text-editor">
            <state relative-caret-position="536">
              <caret line="253" column="14" lean-forward="false" selection-start-line="253" selection-start-column="14" selection-end-line="253" selection-end-column="14" />
              <folding>
                <element signature="e#0#19#0" expanded="true" />
              </folding>
            </state>
          </provider>
        </entry>
      </file>
    </leaf>
  </component>
  <component name="Git.Settings">
    <option name="RECENT_GIT_ROOT_PATH" value="$PROJECT_DIR$/.." />
  </component>
  <component name="IdeDocumentHistory">
    <option name="CHANGED_PATHS">
      <list>
        <option value="$PROJECT_DIR$/main.cpp" />
        <option value="$PROJECT_DIR$/baseseq.txt" />
        <option value="$PROJECT_DIR$/streamseq.txt" />
      </list>
    </option>
  </component>
  <component name="JsBuildToolGruntFileManager" detection-done="true" sorting="DEFINITION_ORDER" />
  <component name="JsBuildToolPackageJson" detection-done="true" sorting="DEFINITION_ORDER" />
  <component name="JsGulpfileManager">
    <detection-done>true</detection-done>
    <sorting>DEFINITION_ORDER</sorting>
  </component>
  <component name="ProjectFrameBounds">
    <option name="x" value="98" />
    <option name="y" value="277" />
    <option name="width" value="1153" />
    <option name="height" value="564" />
  </component>
  <component name="ProjectLevelVcsManager" settingsEditedManually="true" />
  <component name="ProjectView">
    <navigator currentView="ProjectPane" proportions="" version="1">
      <flattenPackages />
      <showMembers />
      <showModules />
      <showLibraryContents />
      <hideEmptyPackages />
      <abbreviatePackageNames />
      <autoscrollToSource />
      <autoscrollFromSource />
      <sortByType />
      <manualOrder />
      <foldersAlwaysOnTop value="true" />
    </navigator>
    <panes>
      <pane id="ProjectPane">
        <subPane>
          <expand>
            <path>
              <item name="inf4_dna_testbench" type="dad4c3:CidrFilesViewHelper$MyProjectTreeStructure$1" />
              <item name="inf4_dna_testbench" type="462c0819:PsiDirectoryNode" />
            </path>
          </expand>
          <select />
        </subPane>
      </pane>
    </panes>
  </component>
  <component name="PropertiesComponent">
    <property name="nodejs_interpreter_path.stuck_in_default_project" value="undefined stuck path" />
    <property name="WebServerToolWindowFactoryState" value="false" />
    <property name="last_opened_file_path" value="$PROJECT_DIR$/../inf4_proj_dev_C" />
  </component>
  <component name="RunDashboard">
    <option name="ruleStates">
      <list>
        <RuleState>
          <option name="name" value="ConfigurationTypeDashboardGroupingRule" />
        </RuleState>
        <RuleState>
          <option name="name" value="StatusDashboardGroupingRule" />
        </RuleState>
      </list>
    </option>
  </component>
  <component name="RunManager" selected="Application.inf4_dna_testbench">
    <configuration name="Build All" type="CMakeRunConfiguration" factoryName="Application" PASS_PARENT_ENVS_2="true" CONFIG_NAME="Debug" RUN_TARGET_PROJECT_NAME="inf4_dna_testbench" RUN_TARGET_NAME="inf4_dna_testbench" EXPLICIT_BUILD_TARGET_NAME="all">
      <envs />
    </configuration>
    <configuration name="inf4_dna_testbench" type="CMakeRunConfiguration" factoryName="Application" PROGRAM_PARAMS="&quot;../baseseq.txt&quot; &quot;../streamseq.txt&quot;" PASS_PARENT_ENVS_2="true" PROJECT_NAME="inf4_dna_testbench" TARGET_NAME="inf4_dna_testbench" CONFIG_NAME="Debug" RUN_TARGET_PROJECT_NAME="inf4_dna_testbench" RUN_TARGET_NAME="inf4_dna_testbench">
      <envs />
    </configuration>
    <list size="2">
      <item index="0" class="java.lang.String" itemvalue="Application.Build All" />
      <item index="1" class="java.lang.String" itemvalue="Application.inf4_dna_testbench" />
    </list>
  </component>
  <component name="ShelveChangesManager" show_recycled="false">
    <option name="remove_strategy" value="false" />
  </component>
  <component name="SvnConfiguration">
    <configuration />
  </component>
  <component name="TaskManager">
    <task active="true" id="Default" summary="Default task">
      <changelist id="b672297f-01a5-4088-8e88-e6c3ad273827" name="Default" comment="" />
      <created>1523272220634</created>
      <option name="number" value="Default" />
      <option name="presentableId" value="Default" />
      <updated>1523272220634</updated>
      <workItem from="1523272221774" duration="23000" />
      <workItem from="1523272833858" duration="12795000" />
    </task>
    <servers />
  </component>
  <component name="TimeTrackingManager">
    <option name="totallyTimeSpent" value="12818000" />
  </component>
  <component name="ToolWindowManager">
    <frame x="98" y="277" width="1153" height="564" extended-state="0" />
    <layout>
      <window_info id="Project" active="false" anchor="left" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="true" show_stripe_button="true" weight="0.33564615" sideWeight="0.5" order="0" side_tool="false" content_ui="combo" />
      <window_info id="TODO" active="false" anchor="bottom" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.33" sideWeight="0.5" order="7" side_tool="false" content_ui="tabs" />
      <window_info id="Messages" active="false" anchor="bottom" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.32789856" sideWeight="0.5" order="0" side_tool="false" content_ui="tabs" />
      <window_info id="CMake" active="false" anchor="bottom" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.33" sideWeight="0.5" order="8" side_tool="false" content_ui="tabs" />
      <window_info id="Event Log" active="false" anchor="bottom" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.33" sideWeight="0.5" order="9" side_tool="true" content_ui="tabs" />
      <window_info id="Version Control" active="false" anchor="bottom" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.33" sideWeight="0.5" order="10" side_tool="false" content_ui="tabs" />
      <window_info id="Run" active="false" anchor="bottom" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="true" show_stripe_button="true" weight="0.84632033" sideWeight="0.5" order="3" side_tool="false" content_ui="tabs" />
      <window_info id="Structure" active="false" anchor="left" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.25" sideWeight="0.5" order="1" side_tool="false" content_ui="tabs" />
      <window_info id="Terminal" active="false" anchor="bottom" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.33" sideWeight="0.5" order="11" side_tool="false" content_ui="tabs" />
      <window_info id="Favorites" active="false" anchor="left" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.33" sideWeight="0.5" order="2" side_tool="true" content_ui="tabs" />
      <window_info id="Debug" active="false" anchor="bottom" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.39974126" sideWeight="0.5" order="4" side_tool="false" content_ui="tabs" />
      <window_info id="Cvs" active="false" anchor="bottom" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.25" sideWeight="0.5" order="5" side_tool="false" content_ui="tabs" />
      <window_info id="Message" active="false" anchor="bottom" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.33" sideWeight="0.5" order="1" side_tool="false" content_ui="tabs" />
      <window_info id="Commander" active="false" anchor="right" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.4" sideWeight="0.5" order="0" side_tool="false" content_ui="tabs" />
      <window_info id="Inspection" active="false" anchor="bottom" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.4" sideWeight="0.5" order="6" side_tool="false" content_ui="tabs" />
      <window_info id="Hierarchy" active="false" anchor="right" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.25" sideWeight="0.5" order="2" side_tool="false" content_ui="combo" />
      <window_info id="Find" active="false" anchor="bottom" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.33" sideWeight="0.5" order="2" side_tool="false" content_ui="tabs" />
      <window_info id="Ant Build" active="false" anchor="right" auto_hide="false" internal_type="DOCKED" type="DOCKED" visible="false" show_stripe_button="true" weight="0.25" sideWeight="0.5" order="1" side_tool="false" content_ui="tabs" />
    </layout>
  </component>
  <component name="TypeScriptGeneratedFilesManager">
    <option name="version" value="1" />
  </component>
  <component name="VcsContentAnnotationSettings">
    <option name="myLimit" value="2678400000" />
  </component>
  <component name="XDebuggerManager">
    <breakpoint-manager />
    <watches-manager />
  </component>
  <component name="editorHistoryManager">
    <entry file="file://$PROJECT_DIR$/main.cpp">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="536">
          <caret line="253" column="14" lean-forward="false" selection-start-line="253" selection-start-column="14" selection-end-line="253" selection-end-column="14" />
          <folding>
            <element signature="e#0#19#0" expanded="true" />
          </folding>
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/baseseq.txt">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="45">
          <caret line="3" column="0" lean-forward="false" selection-start-line="3" selection-start-column="0" selection-end-line="3" selection-end-column="0" />
          <folding />
        </state>
      </provider>
    </entry>
    <entry file="file://$PROJECT_DIR$/streamseq.txt">
      <provider selected="true" editor-type-id="text-editor">
        <state relative-caret-position="250020">
          <caret line="16668" column="0" lean-forward="false" selection-start-line="0" selection-start-column="0" selection-end-line="16668" selection-end-column="0" />
          <folding />
        </state>
      </provider>
    </entry>
  </component>
</project>