/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [4:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [15:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [7:0] celloutsig_0_56z;
  wire [2:0] celloutsig_0_61z;
  wire [2:0] celloutsig_0_6z;
  wire [26:0] celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [22:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [27:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[77] ? in_data[0] : in_data[73];
  assign celloutsig_0_38z = celloutsig_0_11z ? celloutsig_0_10z : celloutsig_0_8z;
  assign celloutsig_0_45z = celloutsig_0_33z[6] ? celloutsig_0_24z : celloutsig_0_32z;
  assign celloutsig_0_86z = celloutsig_0_56z[6] ? celloutsig_0_1z[6] : celloutsig_0_61z[1];
  assign celloutsig_0_11z = celloutsig_0_6z[0] ? _01_ : celloutsig_0_10z;
  assign celloutsig_0_17z = in_data[29] ? celloutsig_0_14z[6] : celloutsig_0_3z;
  assign celloutsig_0_24z = celloutsig_0_0z ? celloutsig_0_20z : celloutsig_0_21z[1];
  assign celloutsig_0_34z = !(celloutsig_0_3z ? celloutsig_0_33z[7] : celloutsig_0_32z);
  assign celloutsig_0_85z = ~(celloutsig_0_17z | celloutsig_0_34z);
  assign celloutsig_1_12z = ~(celloutsig_1_1z[19] | celloutsig_1_10z[3]);
  assign celloutsig_0_10z = ~(celloutsig_0_8z | _02_);
  assign celloutsig_1_0z = ~in_data[179];
  assign celloutsig_0_3z = ~celloutsig_0_0z;
  assign celloutsig_0_37z = celloutsig_0_26z | ~(celloutsig_0_28z[1]);
  assign celloutsig_0_43z = celloutsig_0_22z | ~(celloutsig_0_21z[1]);
  assign celloutsig_1_3z = celloutsig_1_2z | ~(celloutsig_1_1z[12]);
  assign celloutsig_0_22z = celloutsig_0_3z | ~(celloutsig_0_3z);
  assign celloutsig_0_31z = celloutsig_0_3z | ~(celloutsig_0_21z[1]);
  assign celloutsig_0_52z = celloutsig_0_14z[10] ^ celloutsig_0_6z[2];
  assign celloutsig_0_16z = celloutsig_0_2z[3] ^ celloutsig_0_4z[0];
  reg [4:0] _25_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _25_ <= 5'h00;
    else _25_ <= { celloutsig_0_38z, celloutsig_0_27z, celloutsig_0_36z, celloutsig_0_11z, celloutsig_0_32z };
  assign { _00_, _03_[3:0] } = _25_;
  reg [4:0] _26_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _26_ <= 5'h00;
    else _26_ <= celloutsig_0_2z[8:4];
  assign { _04_[4], _02_, _04_[2], _01_, _04_[0] } = _26_;
  assign celloutsig_0_6z = { celloutsig_0_4z[4:3], celloutsig_0_3z } / { 1'h1, celloutsig_0_1z[3:2] };
  assign celloutsig_1_19z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_12z } / { 1'h1, in_data[156:146] };
  assign celloutsig_0_12z = { celloutsig_0_1z[5:1], celloutsig_0_0z } / { 1'h1, celloutsig_0_1z[5:4], celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_12z[5:4], celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_21z = celloutsig_0_4z[3:0] / { 1'h1, celloutsig_0_14z[2:0] };
  assign celloutsig_0_46z = { celloutsig_0_4z[4:0], celloutsig_0_37z } >= { celloutsig_0_15z[9:5], celloutsig_0_45z };
  assign celloutsig_1_2z = { in_data[164:163], celloutsig_1_0z } >= celloutsig_1_1z[10:8];
  assign celloutsig_1_5z = { in_data[171:162], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } >= celloutsig_1_1z[16:4];
  assign celloutsig_0_18z = { celloutsig_0_15z[9:1], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z } >= { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_20z = { celloutsig_0_2z[8:2], celloutsig_0_17z } >= { celloutsig_0_1z[3:1], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_1_1z = ~ in_data[163:141];
  assign celloutsig_0_15z = ~ { celloutsig_0_7z[17:8], celloutsig_0_10z };
  assign celloutsig_0_1z = ~ { in_data[48:42], celloutsig_0_0z };
  assign celloutsig_0_2z = ~ { in_data[33:25], celloutsig_0_0z };
  assign celloutsig_0_4z = in_data[64:58] | celloutsig_0_2z[9:3];
  assign celloutsig_0_56z = { celloutsig_0_37z, celloutsig_0_46z, celloutsig_0_11z, celloutsig_0_37z, celloutsig_0_26z, celloutsig_0_39z, celloutsig_0_8z, celloutsig_0_24z } | { _00_, _03_[3:0], celloutsig_0_26z, celloutsig_0_32z, celloutsig_0_3z };
  assign celloutsig_0_61z = { celloutsig_0_21z[0], celloutsig_0_52z, celloutsig_0_43z } | celloutsig_0_33z[14:12];
  assign celloutsig_0_27z = & celloutsig_0_6z;
  assign celloutsig_0_36z = ~^ { celloutsig_0_7z[16:13], celloutsig_0_31z };
  assign celloutsig_0_39z = ~^ { celloutsig_0_2z[9:4], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_38z, celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_38z, celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_0_8z = ~^ { celloutsig_0_6z[2:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_18z = ~^ celloutsig_1_8z[21:5];
  assign celloutsig_0_26z = ~^ { in_data[77:56], celloutsig_0_23z, celloutsig_0_20z };
  assign celloutsig_0_29z = ~^ { celloutsig_0_12z, celloutsig_0_26z };
  assign celloutsig_0_32z = ~^ { celloutsig_0_4z[5:3], celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_13z = ^ { celloutsig_0_2z[1:0], celloutsig_0_12z };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z } <<< { in_data[15:4], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_28z = { celloutsig_0_6z[2:1], celloutsig_0_12z } <<< celloutsig_0_1z;
  assign celloutsig_1_7z = celloutsig_1_6z[7:0] ~^ in_data[138:131];
  assign celloutsig_0_33z = { celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_28z, _04_[4], _02_, _04_[2], _01_, _04_[0], celloutsig_0_26z } ~^ { celloutsig_0_15z[8:0], celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_1_4z = celloutsig_1_1z[14:6] ^ in_data[132:124];
  assign celloutsig_1_6z = { celloutsig_1_4z[7:3], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } ^ { celloutsig_1_4z[6:5], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_7z[6:0], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z } ^ { in_data[172:169], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_23z = { celloutsig_0_2z[3:2], celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_22z } ^ { celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_6z };
  assign { celloutsig_1_10z[13:5], celloutsig_1_10z[0], celloutsig_1_10z[3] } = ~ { celloutsig_1_8z[21:14], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign _03_[4] = _00_;
  assign { _04_[3], _04_[1] } = { _02_, _01_ };
  assign { celloutsig_1_10z[4], celloutsig_1_10z[2:1] } = { celloutsig_1_10z[5], celloutsig_1_10z[3], celloutsig_1_10z[3] };
  assign { out_data[128], out_data[107:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
