Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:43:36 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : sv_chip1_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.767ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/in_r_im_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.256ns (38.728%)  route 1.987ns (61.272%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.365ns = ( 5.865 - 2.500 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.177     3.640    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
    SLICE_X18Y199                                                     r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/in_r_im_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y199        FDRE (Prop_fdre_C_Q)         0.254     3.894 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/in_r_im_reg_reg[4]/Q
                         net (fo=102, routed)         0.669     4.563    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/I1[4]
    SLICE_X9Y198                                                      r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/limxrim_reg[14]_i_36__63/I1
    SLICE_X9Y198         LUT2 (Prop_lut2_I1_O)        0.048     4.611 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/limxrim_reg[14]_i_36__63/O
                         net (fo=1, routed)           0.338     4.949    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/I69
    SLICE_X8Y199                                                      r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg[14]_i_28__63/I3
    SLICE_X8Y199         LUT6 (Prop_lut6_I3_O)        0.129     5.078 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg[14]_i_28__63/O
                         net (fo=1, routed)           0.000     5.078    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/O97[0]
    SLICE_X8Y199                                                      r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/limxrim_reg_reg[14]_i_13__63/S[0]
    SLICE_X8Y199         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.284     5.362 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/limxrim_reg_reg[14]_i_13__63/O[3]
                         net (fo=2, routed)           0.340     5.702    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/I52[3]
    SLICE_X7Y199                                                      r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg[14]_i_16__63/I3
    SLICE_X7Y199         LUT4 (Prop_lut4_I3_O)        0.120     5.822 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg[14]_i_16__63/O
                         net (fo=2, routed)           0.304     6.126    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/I10
    SLICE_X7Y200                                                      r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/limxrim_reg[14]_i_5__63/I5
    SLICE_X7Y200         LUT6 (Prop_lut6_I5_O)        0.043     6.169 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_sh_reg_1/limxrim_reg[14]_i_5__63/O
                         net (fo=2, routed)           0.336     6.505    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/I9[0]
    SLICE_X6Y200                                                      r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[14]_i_1__63/DI[0]
    SLICE_X6Y200         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     6.781 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[14]_i_1__63/CO[3]
                         net (fo=1, routed)           0.000     6.781    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/n_0_limxrim_reg_reg[14]_i_1__63
    SLICE_X6Y201                                                      r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]_i_1__63/CI
    SLICE_X6Y201         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.883 r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]_i_1__63/O[0]
                         net (fo=1, routed)           0.000     6.883    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg0[15]
    SLICE_X6Y201         FDRE                                         r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.112     5.865    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
    SLICE_X6Y201                                                      r  wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]/C
                         clock pessimism              0.209     6.075    
                         clock uncertainty           -0.035     6.039    
    SLICE_X6Y201         FDRE (Setup_fdre_C_D)        0.076     6.115    wrapper_norm_corr_5_inst_p/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 -0.767    

Slack (VIOLATED) :        -0.754ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 1.249ns (39.503%)  route 1.913ns (60.497%))
  Logic Levels:           9  (CARRY4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 5.746 - 2.500 ) 
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.110     3.573    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X58Y238                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y238        FDRE (Prop_fdre_C_Q)         0.254     3.827 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[3]/Q
                         net (fo=135, routed)         0.607     4.433    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/I22[3]
    SLICE_X56Y240                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[3]_i_3__12/I1
    SLICE_X56Y240        LUT6 (Prop_lut6_I1_O)        0.043     4.476 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[3]_i_3__12/O
                         net (fo=2, routed)           0.348     4.824    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/n_0_lrexrre_reg[3]_i_3__12
    SLICE_X52Y242                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg_reg[3]_i_2__12/DI[3]
    SLICE_X52Y242        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.008 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg_reg[3]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000     5.008    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I609[0]
    SLICE_X52Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_13__12/CI
    SLICE_X52Y243        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.161 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_13__12/O[1]
                         net (fo=4, routed)           0.477     5.638    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_6_lrexrre_reg_reg[14]_i_13__12
    SLICE_X51Y246                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_13__26/I0
    SLICE_X51Y246        LUT6 (Prop_lut6_I0_O)        0.119     5.757 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_13__26/O
                         net (fo=1, routed)           0.315     6.072    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_13__26
    SLICE_X48Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_4__12/I4
    SLICE_X48Y244        LUT5 (Prop_lut5_I4_O)        0.043     6.115 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_4__12/O
                         net (fo=2, routed)           0.167     6.281    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_4__12
    SLICE_X49Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_8__12/I0
    SLICE_X49Y243        LUT5 (Prop_lut5_I0_O)        0.043     6.324 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_8__12/O
                         net (fo=1, routed)           0.000     6.324    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_8__12
    SLICE_X49Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__12/S[1]
    SLICE_X49Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.581 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000     6.581    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__12
    SLICE_X49Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__12/CI
    SLICE_X49Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.630 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000     6.630    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[14]_i_1__12
    SLICE_X49Y245                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__12/CI
    SLICE_X49Y245        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.734 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     6.734    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/I6[11]
    SLICE_X49Y245        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.993     5.746    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/tm3_clk_v0_IBUF_BUFG
    SLICE_X49Y245                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[15]/C
                         clock pessimism              0.221     5.968    
                         clock uncertainty           -0.035     5.932    
    SLICE_X49Y245        FDRE (Setup_fdre_C_D)        0.048     5.980    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                 -0.754    

Slack (VIOLATED) :        -0.753ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 1.248ns (39.484%)  route 1.913ns (60.516%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 5.746 - 2.500 ) 
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.110     3.573    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X58Y238                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y238        FDRE (Prop_fdre_C_Q)         0.254     3.827 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[3]/Q
                         net (fo=135, routed)         0.607     4.433    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/I22[3]
    SLICE_X56Y240                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[3]_i_3__12/I1
    SLICE_X56Y240        LUT6 (Prop_lut6_I1_O)        0.043     4.476 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[3]_i_3__12/O
                         net (fo=2, routed)           0.348     4.824    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/n_0_lrexrre_reg[3]_i_3__12
    SLICE_X52Y242                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg_reg[3]_i_2__12/DI[3]
    SLICE_X52Y242        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.008 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg_reg[3]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000     5.008    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I609[0]
    SLICE_X52Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_13__12/CI
    SLICE_X52Y243        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.161 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_13__12/O[1]
                         net (fo=4, routed)           0.477     5.638    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_6_lrexrre_reg_reg[14]_i_13__12
    SLICE_X51Y246                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_13__26/I0
    SLICE_X51Y246        LUT6 (Prop_lut6_I0_O)        0.119     5.757 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_13__26/O
                         net (fo=1, routed)           0.315     6.072    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_13__26
    SLICE_X48Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_4__12/I4
    SLICE_X48Y244        LUT5 (Prop_lut5_I4_O)        0.043     6.115 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_4__12/O
                         net (fo=2, routed)           0.167     6.281    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_4__12
    SLICE_X49Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_8__12/I0
    SLICE_X49Y243        LUT5 (Prop_lut5_I0_O)        0.043     6.324 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_8__12/O
                         net (fo=1, routed)           0.000     6.324    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_8__12
    SLICE_X49Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__12/S[1]
    SLICE_X49Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.581 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000     6.581    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__12
    SLICE_X49Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__12/CI
    SLICE_X49Y244        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.733 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__12/O[1]
                         net (fo=1, routed)           0.000     6.733    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/I6[8]
    SLICE_X49Y244        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.993     5.746    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/tm3_clk_v0_IBUF_BUFG
    SLICE_X49Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[12]/C
                         clock pessimism              0.221     5.968    
                         clock uncertainty           -0.035     5.932    
    SLICE_X49Y244        FDRE (Setup_fdre_C_D)        0.048     5.980    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                 -0.753    

Slack (VIOLATED) :        -0.746ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 1.213ns (37.853%)  route 1.991ns (62.147%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns = ( 5.794 - 2.500 ) 
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.172     3.635    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X36Y206                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y206        FDRE (Prop_fdre_C_Q)         0.216     3.851 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[4]/Q
                         net (fo=187, routed)         0.689     4.539    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O3[4]
    SLICE_X42Y211                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_36__46/I0
    SLICE_X42Y211        LUT2 (Prop_lut2_I0_O)        0.049     4.588 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_36__46/O
                         net (fo=1, routed)           0.327     4.915    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/I19
    SLICE_X41Y211                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg[14]_i_28__46/I3
    SLICE_X41Y211        LUT6 (Prop_lut6_I3_O)        0.126     5.041 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg[14]_i_28__46/O
                         net (fo=1, routed)           0.000     5.041    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I108[0]
    SLICE_X41Y211                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_13__46/S[0]
    SLICE_X41Y211        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.207     5.248 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_13__46/O[1]
                         net (fo=4, routed)           0.315     5.563    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O17[1]
    SLICE_X42Y212                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_13__60/I0
    SLICE_X42Y212        LUT6 (Prop_lut6_I0_O)        0.119     5.682 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_13__60/O
                         net (fo=1, routed)           0.352     6.034    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_13__60
    SLICE_X42Y212                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_4__46/I4
    SLICE_X42Y212        LUT5 (Prop_lut5_I4_O)        0.043     6.077 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_4__46/O
                         net (fo=2, routed)           0.309     6.386    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O175[0]
    SLICE_X43Y212                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_8__46/I0
    SLICE_X43Y212        LUT5 (Prop_lut5_I0_O)        0.043     6.429 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_8__46/O
                         net (fo=1, routed)           0.000     6.429    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/I8[0]
    SLICE_X43Y212                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg_reg[10]_i_1__46/S[1]
    SLICE_X43Y212        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.686 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg_reg[10]_i_1__46/CO[3]
                         net (fo=1, routed)           0.000     6.686    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/n_0_limxrim_reg_reg[10]_i_1__46
    SLICE_X43Y213                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg_reg[14]_i_1__46/CI
    SLICE_X43Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.735 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg_reg[14]_i_1__46/CO[3]
                         net (fo=1, routed)           0.000     6.735    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/n_0_limxrim_reg_reg[14]_i_1__46
    SLICE_X43Y214                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg_reg[15]_i_1__46/CI
    SLICE_X43Y214        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.839 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg_reg[15]_i_1__46/O[0]
                         net (fo=1, routed)           0.000     6.839    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/D[11]
    SLICE_X43Y214        FDRE                                         r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/limxrim_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.041     5.794    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y214                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/limxrim_reg_reg[15]/C
                         clock pessimism              0.286     6.081    
                         clock uncertainty           -0.035     6.045    
    SLICE_X43Y214        FDRE (Setup_fdre_C_D)        0.048     6.093    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.093    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_18/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.230ns (38.063%)  route 2.001ns (61.937%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 5.835 - 2.500 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.121     3.584    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X69Y248                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y248        FDRE (Prop_fdre_C_Q)         0.216     3.800 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[0]/Q
                         net (fo=135, routed)         0.643     4.442    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/I2[0]
    SLICE_X72Y246                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/lrexrre_reg[6]_i_11__38/I4
    SLICE_X72Y246        LUT6 (Prop_lut6_I4_O)        0.043     4.485 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/lrexrre_reg[6]_i_11__38/O
                         net (fo=2, routed)           0.294     4.780    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/O25[0]
    SLICE_X71Y246                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/lrexrre_reg[6]_i_15__38/I0
    SLICE_X71Y246        LUT6 (Prop_lut6_I0_O)        0.043     4.823 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/lrexrre_reg[6]_i_15__38/O
                         net (fo=1, routed)           0.000     4.823    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I673[0]
    SLICE_X71Y246                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__38/S[0]
    SLICE_X71Y246        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.074 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__38/CO[3]
                         net (fo=1, routed)           0.000     5.074    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__38
    SLICE_X71Y247                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__38/CI
    SLICE_X71Y247        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.181 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__38/CO[2]
                         net (fo=3, routed)           0.449     5.630    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O168[0]
    SLICE_X78Y251                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[14]_i_12__38/I3
    SLICE_X78Y251        LUT4 (Prop_lut4_I3_O)        0.123     5.753 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[14]_i_12__38/O
                         net (fo=2, routed)           0.212     5.965    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[14]_i_12__38
    SLICE_X79Y252                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[14]_i_4__38/I5
    SLICE_X79Y252        LUT6 (Prop_lut6_I5_O)        0.043     6.008 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[14]_i_4__38/O
                         net (fo=2, routed)           0.403     6.410    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[14]_i_4__38
    SLICE_X81Y249                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[14]_i_8__38/I0
    SLICE_X81Y249        LUT6 (Prop_lut6_I0_O)        0.043     6.453 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[14]_i_8__38/O
                         net (fo=1, routed)           0.000     6.453    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[14]_i_8__38
    SLICE_X81Y249                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__38/S[1]
    SLICE_X81Y249        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.710 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__38/CO[3]
                         net (fo=1, routed)           0.001     6.711    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[14]_i_1__38
    SLICE_X81Y250                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__38/CI
    SLICE_X81Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.815 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__38/O[0]
                         net (fo=1, routed)           0.000     6.815    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_18/I6[11]
    SLICE_X81Y250        FDRE                                         r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_18/lrexrre_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.082     5.835    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_18/tm3_clk_v0_IBUF_BUFG
    SLICE_X81Y250                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_18/lrexrre_reg_reg[15]/C
                         clock pessimism              0.221     6.057    
                         clock uncertainty           -0.035     6.021    
    SLICE_X81Y250        FDRE (Setup_fdre_C_D)        0.048     6.069    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_18/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.069    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.745ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 1.240ns (39.331%)  route 1.913ns (60.669%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 5.746 - 2.500 ) 
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.110     3.573    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X58Y238                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y238        FDRE (Prop_fdre_C_Q)         0.254     3.827 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[3]/Q
                         net (fo=135, routed)         0.607     4.433    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/I22[3]
    SLICE_X56Y240                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[3]_i_3__12/I1
    SLICE_X56Y240        LUT6 (Prop_lut6_I1_O)        0.043     4.476 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg[3]_i_3__12/O
                         net (fo=2, routed)           0.348     4.824    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/n_0_lrexrre_reg[3]_i_3__12
    SLICE_X52Y242                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg_reg[3]_i_2__12/DI[3]
    SLICE_X52Y242        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.008 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_13/lrexrre_reg_reg[3]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000     5.008    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I609[0]
    SLICE_X52Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_13__12/CI
    SLICE_X52Y243        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.161 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_13__12/O[1]
                         net (fo=4, routed)           0.477     5.638    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_6_lrexrre_reg_reg[14]_i_13__12
    SLICE_X51Y246                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_13__26/I0
    SLICE_X51Y246        LUT6 (Prop_lut6_I0_O)        0.119     5.757 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_13__26/O
                         net (fo=1, routed)           0.315     6.072    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_13__26
    SLICE_X48Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_4__12/I4
    SLICE_X48Y244        LUT5 (Prop_lut5_I4_O)        0.043     6.115 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_4__12/O
                         net (fo=2, routed)           0.167     6.281    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_4__12
    SLICE_X49Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_8__12/I0
    SLICE_X49Y243        LUT5 (Prop_lut5_I0_O)        0.043     6.324 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_8__12/O
                         net (fo=1, routed)           0.000     6.324    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_8__12
    SLICE_X49Y243                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__12/S[1]
    SLICE_X49Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.581 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000     6.581    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__12
    SLICE_X49Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__12/CI
    SLICE_X49Y244        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.144     6.725 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__12/O[3]
                         net (fo=1, routed)           0.000     6.725    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/I6[10]
    SLICE_X49Y244        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.993     5.746    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/tm3_clk_v0_IBUF_BUFG
    SLICE_X49Y244                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[14]/C
                         clock pessimism              0.221     5.968    
                         clock uncertainty           -0.035     5.932    
    SLICE_X49Y244        FDRE (Setup_fdre_C_D)        0.048     5.980    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_13/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                 -0.745    

Slack (VIOLATED) :        -0.744ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 1.257ns (38.927%)  route 1.972ns (61.073%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 5.835 - 2.500 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.122     3.585    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X73Y247                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y247        FDRE (Prop_fdre_C_Q)         0.216     3.801 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[1]/Q
                         net (fo=136, routed)         0.555     4.356    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O141[1]
    SLICE_X73Y252                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_18__39/I0
    SLICE_X73Y252        LUT2 (Prop_lut2_I0_O)        0.043     4.399 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_18__39/O
                         net (fo=1, routed)           0.380     4.779    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_18__39
    SLICE_X73Y249                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_14__39/I3
    SLICE_X73Y249        LUT6 (Prop_lut6_I3_O)        0.043     4.822 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_14__39/O
                         net (fo=1, routed)           0.000     4.822    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_14__39
    SLICE_X73Y249                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__39/S[1]
    SLICE_X73Y249        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.079 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__39/CO[3]
                         net (fo=1, routed)           0.001     5.080    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__39
    SLICE_X73Y250                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__39/CI
    SLICE_X73Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.233 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__39/O[1]
                         net (fo=4, routed)           0.461     5.694    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/I23[0]
    SLICE_X78Y256                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg[10]_i_11__39/I2
    SLICE_X78Y256        LUT4 (Prop_lut4_I2_O)        0.119     5.813 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg[10]_i_11__39/O
                         net (fo=1, routed)           0.186     5.999    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I742
    SLICE_X79Y256                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_2__39/I5
    SLICE_X79Y256        LUT6 (Prop_lut6_I5_O)        0.043     6.042 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_2__39/O
                         net (fo=2, routed)           0.389     6.431    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_2__39
    SLICE_X81Y253                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_6__39/I0
    SLICE_X81Y253        LUT6 (Prop_lut6_I0_O)        0.043     6.474 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_6__39/O
                         net (fo=1, routed)           0.000     6.474    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_6__39
    SLICE_X81Y253                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__39/S[3]
    SLICE_X81Y253        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.661 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__39/CO[3]
                         net (fo=1, routed)           0.000     6.661    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__39
    SLICE_X81Y254                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__39/CI
    SLICE_X81Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.710 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__39/CO[3]
                         net (fo=1, routed)           0.000     6.710    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[14]_i_1__39
    SLICE_X81Y255                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__39/CI
    SLICE_X81Y255        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.814 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__39/O[0]
                         net (fo=1, routed)           0.000     6.814    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/I6[11]
    SLICE_X81Y255        FDRE                                         r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.082     5.835    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/tm3_clk_v0_IBUF_BUFG
    SLICE_X81Y255                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[15]/C
                         clock pessimism              0.221     6.057    
                         clock uncertainty           -0.035     6.021    
    SLICE_X81Y255        FDRE (Setup_fdre_C_D)        0.048     6.069    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.069    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                 -0.744    

Slack (VIOLATED) :        -0.744ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/limxrim_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 1.212ns (37.834%)  route 1.991ns (62.166%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 5.795 - 2.500 ) 
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.172     3.635    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X36Y206                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y206        FDRE (Prop_fdre_C_Q)         0.216     3.851 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[4]/Q
                         net (fo=187, routed)         0.689     4.539    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O3[4]
    SLICE_X42Y211                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_36__46/I0
    SLICE_X42Y211        LUT2 (Prop_lut2_I0_O)        0.049     4.588 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_36__46/O
                         net (fo=1, routed)           0.327     4.915    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/I19
    SLICE_X41Y211                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg[14]_i_28__46/I3
    SLICE_X41Y211        LUT6 (Prop_lut6_I3_O)        0.126     5.041 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg[14]_i_28__46/O
                         net (fo=1, routed)           0.000     5.041    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I108[0]
    SLICE_X41Y211                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_13__46/S[0]
    SLICE_X41Y211        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.207     5.248 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_13__46/O[1]
                         net (fo=4, routed)           0.315     5.563    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O17[1]
    SLICE_X42Y212                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_13__60/I0
    SLICE_X42Y212        LUT6 (Prop_lut6_I0_O)        0.119     5.682 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_13__60/O
                         net (fo=1, routed)           0.352     6.034    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_13__60
    SLICE_X42Y212                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_4__46/I4
    SLICE_X42Y212        LUT5 (Prop_lut5_I4_O)        0.043     6.077 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_4__46/O
                         net (fo=2, routed)           0.309     6.386    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O175[0]
    SLICE_X43Y212                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_8__46/I0
    SLICE_X43Y212        LUT5 (Prop_lut5_I0_O)        0.043     6.429 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_8__46/O
                         net (fo=1, routed)           0.000     6.429    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/I8[0]
    SLICE_X43Y212                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg_reg[10]_i_1__46/S[1]
    SLICE_X43Y212        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.686 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg_reg[10]_i_1__46/CO[3]
                         net (fo=1, routed)           0.000     6.686    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/n_0_limxrim_reg_reg[10]_i_1__46
    SLICE_X43Y213                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg_reg[14]_i_1__46/CI
    SLICE_X43Y213        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.838 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg_reg[14]_i_1__46/O[1]
                         net (fo=1, routed)           0.000     6.838    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/D[8]
    SLICE_X43Y213        FDRE                                         r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/limxrim_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.042     5.795    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y213                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/limxrim_reg_reg[12]/C
                         clock pessimism              0.286     6.082    
                         clock uncertainty           -0.035     6.046    
    SLICE_X43Y213        FDRE (Setup_fdre_C_D)        0.048     6.094    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/limxrim_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                 -0.744    

Slack (VIOLATED) :        -0.743ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 1.256ns (38.908%)  route 1.972ns (61.092%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 5.835 - 2.500 ) 
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.122     3.585    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X73Y247                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y247        FDRE (Prop_fdre_C_Q)         0.216     3.801 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[1]/Q
                         net (fo=136, routed)         0.555     4.356    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/O141[1]
    SLICE_X73Y252                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_18__39/I0
    SLICE_X73Y252        LUT2 (Prop_lut2_I0_O)        0.043     4.399 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_18__39/O
                         net (fo=1, routed)           0.380     4.779    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_18__39
    SLICE_X73Y249                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_14__39/I3
    SLICE_X73Y249        LUT6 (Prop_lut6_I3_O)        0.043     4.822 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[6]_i_14__39/O
                         net (fo=1, routed)           0.000     4.822    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[6]_i_14__39
    SLICE_X73Y249                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__39/S[1]
    SLICE_X73Y249        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.079 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[6]_i_3__39/CO[3]
                         net (fo=1, routed)           0.001     5.080    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[6]_i_3__39
    SLICE_X73Y250                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__39/CI
    SLICE_X73Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.233 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_14__39/O[1]
                         net (fo=4, routed)           0.461     5.694    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/I23[0]
    SLICE_X78Y256                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg[10]_i_11__39/I2
    SLICE_X78Y256        LUT4 (Prop_lut4_I2_O)        0.119     5.813 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/lrexrre_reg[10]_i_11__39/O
                         net (fo=1, routed)           0.186     5.999    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I742
    SLICE_X79Y256                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_2__39/I5
    SLICE_X79Y256        LUT6 (Prop_lut6_I5_O)        0.043     6.042 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_2__39/O
                         net (fo=2, routed)           0.389     6.431    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_2__39
    SLICE_X81Y253                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_6__39/I0
    SLICE_X81Y253        LUT6 (Prop_lut6_I0_O)        0.043     6.474 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[10]_i_6__39/O
                         net (fo=1, routed)           0.000     6.474    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[10]_i_6__39
    SLICE_X81Y253                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__39/S[3]
    SLICE_X81Y253        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.661 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[10]_i_1__39/CO[3]
                         net (fo=1, routed)           0.000     6.661    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[10]_i_1__39
    SLICE_X81Y254                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__39/CI
    SLICE_X81Y254        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.813 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[14]_i_1__39/O[1]
                         net (fo=1, routed)           0.000     6.813    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/I6[8]
    SLICE_X81Y254        FDRE                                         r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.082     5.835    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/tm3_clk_v0_IBUF_BUFG
    SLICE_X81Y254                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[12]/C
                         clock pessimism              0.221     6.057    
                         clock uncertainty           -0.035     6.021    
    SLICE_X81Y254        FDRE (Setup_fdre_C_D)        0.048     6.069    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.069    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 -0.743    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/limxrim_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.204ns (37.678%)  route 1.991ns (62.322%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 5.795 - 2.500 ) 
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.172     3.635    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X36Y206                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y206        FDRE (Prop_fdre_C_Q)         0.216     3.851 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[4]/Q
                         net (fo=187, routed)         0.689     4.539    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O3[4]
    SLICE_X42Y211                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_36__46/I0
    SLICE_X42Y211        LUT2 (Prop_lut2_I0_O)        0.049     4.588 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[14]_i_36__46/O
                         net (fo=1, routed)           0.327     4.915    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/I19
    SLICE_X41Y211                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg[14]_i_28__46/I3
    SLICE_X41Y211        LUT6 (Prop_lut6_I3_O)        0.126     5.041 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg[14]_i_28__46/O
                         net (fo=1, routed)           0.000     5.041    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I108[0]
    SLICE_X41Y211                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_13__46/S[0]
    SLICE_X41Y211        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.207     5.248 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[14]_i_13__46/O[1]
                         net (fo=4, routed)           0.315     5.563    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O17[1]
    SLICE_X42Y212                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_13__60/I0
    SLICE_X42Y212        LUT6 (Prop_lut6_I0_O)        0.119     5.682 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_13__60/O
                         net (fo=1, routed)           0.352     6.034    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg[10]_i_13__60
    SLICE_X42Y212                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_4__46/I4
    SLICE_X42Y212        LUT5 (Prop_lut5_I4_O)        0.043     6.077 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_4__46/O
                         net (fo=2, routed)           0.309     6.386    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O175[0]
    SLICE_X43Y212                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_8__46/I0
    SLICE_X43Y212        LUT5 (Prop_lut5_I0_O)        0.043     6.429 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_8__46/O
                         net (fo=1, routed)           0.000     6.429    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/I8[0]
    SLICE_X43Y212                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg_reg[10]_i_1__46/S[1]
    SLICE_X43Y212        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.686 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg_reg[10]_i_1__46/CO[3]
                         net (fo=1, routed)           0.000     6.686    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/n_0_limxrim_reg_reg[10]_i_1__46
    SLICE_X43Y213                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg_reg[14]_i_1__46/CI
    SLICE_X43Y213        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.144     6.830 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_5/limxrim_reg_reg[14]_i_1__46/O[3]
                         net (fo=1, routed)           0.000     6.830    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/D[10]
    SLICE_X43Y213        FDRE                                         r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/limxrim_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    AF30                                              0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     2.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.705     4.681    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.753 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       1.042     5.795    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y213                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/limxrim_reg_reg[14]/C
                         clock pessimism              0.286     6.082    
                         clock uncertainty           -0.035     6.046    
    SLICE_X43Y213        FDRE (Setup_fdre_C_D)        0.048     6.094    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_5/limxrim_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 -0.736    




