{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668023559896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668023559896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 09 14:52:39 2022 " "Processing started: Wed Nov 09 14:52:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668023559896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668023559896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memoria -c memoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off memoria -c memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668023559896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1668023560338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/memoriatest/ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/memoriatest/ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_arch " "Found design unit 1: ram-ram_arch" {  } { { "../ram/ram.vhd" "" { Text "C:/altera/13.1/memoriatest/ram/ram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668023560823 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../ram/ram.vhd" "" { Text "C:/altera/13.1/memoriatest/ram/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668023560823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668023560823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/memoriatest/rom128/rom128/rom_128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/memoriatest/rom128/rom128/rom_128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128-arq_rom " "Found design unit 1: rom_128-arq_rom" {  } { { "../ROM128/ROM128/rom_128.vhd" "" { Text "C:/altera/13.1/memoriatest/ROM128/ROM128/rom_128.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668023560823 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128 " "Found entity 1: rom_128" {  } { { "../ROM128/ROM128/rom_128.vhd" "" { Text "C:/altera/13.1/memoriatest/ROM128/ROM128/rom_128.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668023560823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668023560823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/memoriatest/outputs/outputs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/memoriatest/outputs/outputs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputs-arch_out " "Found design unit 1: outputs-arch_out" {  } { { "../outputs/outputs.vhd" "" { Text "C:/altera/13.1/memoriatest/outputs/outputs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668023560823 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputs " "Found entity 1: outputs" {  } { { "../outputs/outputs.vhd" "" { Text "C:/altera/13.1/memoriatest/outputs/outputs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668023560823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668023560823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-memoria_arch " "Found design unit 1: memoria-memoria_arch" {  } { { "memoria.vhd" "" { Text "C:/altera/13.1/memoriatest/memoria/memoria.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668023560823 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/altera/13.1/memoriatest/memoria/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668023560823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668023560823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoria " "Elaborating entity \"memoria\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668023560870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128 rom_128:U1 " "Elaborating entity \"rom_128\" for hierarchy \"rom_128:U1\"" {  } { { "memoria.vhd" "U1" { Text "C:/altera/13.1/memoriatest/memoria/memoria.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668023560870 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EN rom_128.vhd(18) " "Verilog HDL or VHDL warning at rom_128.vhd(18): object \"EN\" assigned a value but never read" {  } { { "../ROM128/ROM128/rom_128.vhd" "" { Text "C:/altera/13.1/memoriatest/ROM128/ROM128/rom_128.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1668023560870 "|memoria|rom_128:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:U2 " "Elaborating entity \"ram\" for hierarchy \"ram:U2\"" {  } { { "memoria.vhd" "U2" { Text "C:/altera/13.1/memoriatest/memoria/memoria.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668023560870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputs outputs:U3 " "Elaborating entity \"outputs\" for hierarchy \"outputs:U3\"" {  } { { "memoria.vhd" "U3" { Text "C:/altera/13.1/memoriatest/memoria/memoria.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668023560886 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:U2\|RW " "RAM logic \"ram:U2\|RW\" is uninferred due to asynchronous read logic" {  } { { "../ram/ram.vhd" "RW" { Text "C:/altera/13.1/memoriatest/ram/ram.vhd" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1668023561118 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1668023561118 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1668023562765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668023566928 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668023566928 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3873 " "Implemented 3873 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668023567431 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668023567431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3782 " "Implemented 3782 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668023567431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668023567431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668023567478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 09 14:52:47 2022 " "Processing ended: Wed Nov 09 14:52:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668023567478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668023567478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668023567478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668023567478 ""}
