# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Problema_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1 {C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/BinToBCD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:27 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1" C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/BinToBCD.sv 
# -- Compiling module BinToBCD
# 
# Top level modules:
# 	BinToBCD
# End time: 13:10:27 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1 {C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/BinToBCD_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:10:27 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1" C:/TEC/2025/Quartus/Laboratorios/Laboratorio_1/Problema_1/BinToBCD_tb.sv 
# -- Compiling module BinToBCD_tb
# 
# Top level modules:
# 	BinToBCD_tb
# End time: 13:10:28 on Mar 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  BinToBCD_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" BinToBCD_tb 
# Start time: 13:10:29 on Mar 11,2025
# Loading sv_std.std
# Loading work.BinToBCD_tb
# Loading work.BinToBCD
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Passed
# Passed
# Passed
# Passed
# Passed
# Passed
# Passed
# Passed
# Passed
# Passed
# Passed
# Passed
# Passed
# Passed
# Passed
# End time: 13:12:38 on Mar 11,2025, Elapsed time: 0:02:09
# Errors: 0, Warnings: 0
