

================================================================
== Vitis HLS Report for 'quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1'
================================================================
* Date:           Mon Jun  3 15:12:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.365 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    8471|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    64|       0|     640|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|    1088|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    64|    1088|    9165|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     3|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_16s_32_1_1_U37  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U38  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U39  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U40  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U41  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U42  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U43  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U44  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U45  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U46  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U47  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U48  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U49  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U50  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U51  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U52  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U53  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U54  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U55  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U56  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U57  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U58  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U59  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U60  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U61  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U62  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U63  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U64  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U65  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U66  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U67  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16s_32_1_1_U68  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  64|  0| 640|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln113_10_fu_1250_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_11_fu_1263_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_12_fu_1276_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_13_fu_1289_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_14_fu_1302_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_15_fu_1315_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_16_fu_1328_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_17_fu_1341_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_18_fu_1354_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_19_fu_1367_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_1_fu_1133_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln113_20_fu_1380_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_21_fu_1393_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_22_fu_1406_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_23_fu_1419_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_24_fu_1432_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_25_fu_1445_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_26_fu_1458_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_27_fu_1471_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_28_fu_1484_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_29_fu_1497_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_2_fu_1146_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln113_30_fu_1510_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_31_fu_1523_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln113_3_fu_1159_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln113_4_fu_1172_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln113_5_fu_1185_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln113_6_fu_1198_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln113_7_fu_1211_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln113_8_fu_1224_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln113_9_fu_1237_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln113_fu_1120_p2       |         +|   0|  0|  39|          32|          32|
    |i_3_fu_251_p2              |         +|   0|  0|  34|          27|           1|
    |ashr_ln114_10_fu_1254_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_11_fu_1267_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_12_fu_1280_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_13_fu_1293_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_14_fu_1306_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_15_fu_1319_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_16_fu_1332_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_17_fu_1345_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_18_fu_1358_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_19_fu_1371_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_1_fu_1137_p2    |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_20_fu_1384_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_21_fu_1397_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_22_fu_1410_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_23_fu_1423_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_24_fu_1436_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_25_fu_1449_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_26_fu_1462_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_27_fu_1475_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_28_fu_1488_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_29_fu_1501_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_2_fu_1150_p2    |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_30_fu_1514_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_31_fu_1527_p2   |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_3_fu_1163_p2    |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_4_fu_1176_p2    |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_5_fu_1189_p2    |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_6_fu_1202_p2    |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_7_fu_1215_p2    |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_8_fu_1228_p2    |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_9_fu_1241_p2    |      ashr|   0|  0|  96|          32|          32|
    |ashr_ln114_fu_1124_p2      |      ashr|   0|  0|  96|          32|          32|
    |icmp_ln100_fu_245_p2       |      icmp|   0|  0|  17|          27|          27|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |mul_ln110_10_fu_758_p0     |    select|   0|  0|  32|           1|          32|
    |mul_ln110_11_fu_775_p0     |    select|   0|  0|  32|           1|          32|
    |mul_ln110_12_fu_792_p0     |    select|   0|  0|  32|           1|          32|
    |mul_ln110_13_fu_809_p0     |    select|   0|  0|  32|           1|          32|
    |mul_ln110_14_fu_826_p0     |    select|   0|  0|  32|           1|          32|
    |mul_ln110_15_fu_843_p0     |    select|   0|  0|  32|           1|          32|
    |mul_ln110_16_fu_860_p0     |    select|   0|  0|  32|           1|          32|
    |mul_ln110_17_fu_877_p0     |    select|   0|  0|  32|           1|          32|
    |mul_ln110_18_fu_894_p0     |    select|   0|  0|  32|           1|          32|
    |mul_ln110_19_fu_911_p0     |    select|   0|  0|  32|           1|          32|
    |mul_ln110_1_fu_605_p0      |    select|   0|  0|  32|           1|          32|
    |mul_ln110_20_fu_928_p0     |    select|   0|  0|  32|           1|          32|
    |mul_ln110_21_fu_945_p0     |    select|   0|  0|  32|           1|          32|
    |mul_ln110_22_fu_962_p0     |    select|   0|  0|  32|           1|          32|
    |mul_ln110_23_fu_979_p0     |    select|   0|  0|  32|           1|          32|
    |mul_ln110_24_fu_996_p0     |    select|   0|  0|  32|           1|          32|
    |mul_ln110_25_fu_1013_p0    |    select|   0|  0|  32|           1|          32|
    |mul_ln110_26_fu_1030_p0    |    select|   0|  0|  32|           1|          32|
    |mul_ln110_27_fu_1047_p0    |    select|   0|  0|  32|           1|          32|
    |mul_ln110_28_fu_1064_p0    |    select|   0|  0|  32|           1|          32|
    |mul_ln110_29_fu_1081_p0    |    select|   0|  0|  32|           1|          32|
    |mul_ln110_2_fu_622_p0      |    select|   0|  0|  32|           1|          32|
    |mul_ln110_30_fu_1098_p0    |    select|   0|  0|  32|           1|          32|
    |mul_ln110_31_fu_1115_p0    |    select|   0|  0|  32|           1|          32|
    |mul_ln110_3_fu_639_p0      |    select|   0|  0|  32|           1|          32|
    |mul_ln110_4_fu_656_p0      |    select|   0|  0|  32|           1|          32|
    |mul_ln110_5_fu_673_p0      |    select|   0|  0|  32|           1|          32|
    |mul_ln110_6_fu_690_p0      |    select|   0|  0|  32|           1|          32|
    |mul_ln110_7_fu_707_p0      |    select|   0|  0|  32|           1|          32|
    |mul_ln110_8_fu_724_p0      |    select|   0|  0|  32|           1|          32|
    |mul_ln110_9_fu_741_p0      |    select|   0|  0|  32|           1|          32|
    |mul_ln110_fu_588_p0        |    select|   0|  0|  32|           1|          32|
    |shl_ln108_10_fu_746_p2     |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_11_fu_763_p2     |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_12_fu_780_p2     |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_13_fu_797_p2     |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_14_fu_814_p2     |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_15_fu_831_p2     |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_16_fu_848_p2     |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_17_fu_865_p2     |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_18_fu_882_p2     |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_19_fu_899_p2     |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_1_fu_593_p2      |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_20_fu_916_p2     |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_21_fu_933_p2     |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_22_fu_950_p2     |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_23_fu_967_p2     |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_24_fu_984_p2     |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_25_fu_1001_p2    |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_26_fu_1018_p2    |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_27_fu_1035_p2    |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_28_fu_1052_p2    |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_29_fu_1069_p2    |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_2_fu_610_p2      |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_30_fu_1086_p2    |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_31_fu_1103_p2    |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_3_fu_627_p2      |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_4_fu_644_p2      |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_5_fu_661_p2      |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_6_fu_678_p2      |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_7_fu_695_p2      |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_8_fu_712_p2      |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_9_fu_729_p2      |       shl|   0|  0|  96|          32|          32|
    |shl_ln108_fu_576_p2        |       shl|   0|  0|  96|          32|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|8471|        3160|        4127|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|   27|         54|
    |data_out1_blk_n          |   9|          2|    1|          2|
    |i_fu_180                 |   9|          2|   27|         54|
    |quant_out2_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   58|        116|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |conv13_cast_reg_1760              |  32|   0|   32|          0|
    |i_fu_180                          |  27|   0|   27|          0|
    |mul_ln110_10_reg_1850             |  32|   0|   32|          0|
    |mul_ln110_11_reg_1855             |  32|   0|   32|          0|
    |mul_ln110_12_reg_1860             |  32|   0|   32|          0|
    |mul_ln110_13_reg_1865             |  32|   0|   32|          0|
    |mul_ln110_14_reg_1870             |  32|   0|   32|          0|
    |mul_ln110_15_reg_1875             |  32|   0|   32|          0|
    |mul_ln110_16_reg_1880             |  32|   0|   32|          0|
    |mul_ln110_17_reg_1885             |  32|   0|   32|          0|
    |mul_ln110_18_reg_1890             |  32|   0|   32|          0|
    |mul_ln110_19_reg_1895             |  32|   0|   32|          0|
    |mul_ln110_1_reg_1805              |  32|   0|   32|          0|
    |mul_ln110_20_reg_1900             |  32|   0|   32|          0|
    |mul_ln110_21_reg_1905             |  32|   0|   32|          0|
    |mul_ln110_22_reg_1910             |  32|   0|   32|          0|
    |mul_ln110_23_reg_1915             |  32|   0|   32|          0|
    |mul_ln110_24_reg_1920             |  32|   0|   32|          0|
    |mul_ln110_25_reg_1925             |  32|   0|   32|          0|
    |mul_ln110_26_reg_1930             |  32|   0|   32|          0|
    |mul_ln110_27_reg_1935             |  32|   0|   32|          0|
    |mul_ln110_28_reg_1940             |  32|   0|   32|          0|
    |mul_ln110_29_reg_1945             |  32|   0|   32|          0|
    |mul_ln110_2_reg_1810              |  32|   0|   32|          0|
    |mul_ln110_30_reg_1950             |  32|   0|   32|          0|
    |mul_ln110_31_reg_1955             |  32|   0|   32|          0|
    |mul_ln110_3_reg_1815              |  32|   0|   32|          0|
    |mul_ln110_4_reg_1820              |  32|   0|   32|          0|
    |mul_ln110_5_reg_1825              |  32|   0|   32|          0|
    |mul_ln110_6_reg_1830              |  32|   0|   32|          0|
    |mul_ln110_7_reg_1835              |  32|   0|   32|          0|
    |mul_ln110_8_reg_1840              |  32|   0|   32|          0|
    |mul_ln110_9_reg_1845              |  32|   0|   32|          0|
    |mul_ln110_reg_1800                |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1088|   0| 1088|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+------+------------+---------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits |  Protocol  |                               Source Object                               |    C Type    |
+---------------------------+-----+------+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_100_1|  return value|
|ap_rst                     |   in|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_100_1|  return value|
|ap_start                   |   in|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_100_1|  return value|
|ap_done                    |  out|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_100_1|  return value|
|ap_idle                    |  out|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_100_1|  return value|
|ap_ready                   |  out|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_100_1|  return value|
|data_out1_dout             |   in|  1024|     ap_fifo|                                                                  data_out1|       pointer|
|data_out1_num_data_valid   |   in|     7|     ap_fifo|                                                                  data_out1|       pointer|
|data_out1_fifo_cap         |   in|     7|     ap_fifo|                                                                  data_out1|       pointer|
|data_out1_empty_n          |   in|     1|     ap_fifo|                                                                  data_out1|       pointer|
|data_out1_read             |  out|     1|     ap_fifo|                                                                  data_out1|       pointer|
|quant_out2_din             |  out|   256|     ap_fifo|                                                                 quant_out2|       pointer|
|quant_out2_num_data_valid  |   in|     2|     ap_fifo|                                                                 quant_out2|       pointer|
|quant_out2_fifo_cap        |   in|     2|     ap_fifo|                                                                 quant_out2|       pointer|
|quant_out2_full_n          |   in|     1|     ap_fifo|                                                                 quant_out2|       pointer|
|quant_out2_write           |  out|     1|     ap_fifo|                                                                 quant_out2|       pointer|
|div_cast                   |   in|    27|     ap_none|                                                                   div_cast|        scalar|
|left_shift                 |   in|    32|     ap_none|                                                                 left_shift|        scalar|
|cmp12                      |   in|     1|     ap_none|                                                                      cmp12|        scalar|
|conv13                     |   in|    16|     ap_none|                                                                     conv13|        scalar|
|pos_rounding_value         |   in|    32|     ap_none|                                                         pos_rounding_value|        scalar|
|total_right_shift          |   in|    32|     ap_none|                                                          total_right_shift|        scalar|
+---------------------------+-----+------+------------+---------------------------------------------------------------------------+--------------+

