Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Sep  1 15:55:30 2022
| Host         : LAPTOP-23T3KV5V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file teach_soc_top_timing_summary_routed.rpt -pb teach_soc_top_timing_summary_routed.pb -rpx teach_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : teach_soc_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.843     -203.025                    328                 3045        0.064        0.000                      0                 3045        3.000        0.000                       0                  1308  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll  {0.000 20.000}     40.000          25.000          
  soc_clk_clk_pll   {0.000 7.692}      15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                   12.633        0.000                       0                     3  
  soc_clk_clk_pll        -1.843     -203.025                    328                 3045        0.064        0.000                      0                 3045        7.192        0.000                       0                  1304  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_clk_clk_pll
  To Clock:  soc_clk_clk_pll

Setup :          328  Failing Endpoints,  Worst Slack       -1.843ns,  Total Violation     -203.025ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            confreg/conf_rdata_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (soc_clk_clk_pll rise@15.385ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.442ns  (logic 5.295ns (32.205%)  route 11.147ns (67.795%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 13.348 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.586    -2.405    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.049 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.875     1.924    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_0[4]
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124     2.048 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.725     2.773    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.897 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=9, routed)           1.055     3.951    cpu/regFile/douta[28]
    SLICE_X37Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.075 r  cpu/regFile/gpr[31][31]_i_18/O
                         net (fo=1, routed)           0.789     4.865    cpu/regFile/gpr[31][31]_i_18_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.989 f  cpu/regFile/gpr[31][31]_i_9/O
                         net (fo=15, routed)          0.843     5.832    cpu/regFile/gpr[31][31]_i_20_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I2_O)        0.124     5.956 r  cpu/regFile/gpr[31][31]_i_4/O
                         net (fo=119, routed)         1.238     7.194    cpu/regFile/gpr[31][31]_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  cpu/regFile/i__carry_i_10_comp_1/O
                         net (fo=10, routed)          0.682     8.000    cpu/regFile/p_0_in[2]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.124 r  cpu/regFile/ans1_carry_i_13/O
                         net (fo=3, routed)           0.000     8.124    cpu/alu/S[2]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.504 r  cpu/alu/ans1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.504    cpu/alu/ans1_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  cpu/alu/ans1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.621    cpu/alu/ans1_carry__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  cpu/alu/ans1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.738    cpu/alu/ans1_carry__1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.855 r  cpu/alu/ans1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.855    cpu/alu/ans1_carry__2_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  cpu/alu/ans1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    cpu/alu/ans1_carry__3_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.295 r  cpu/alu/ans1_carry__4/O[1]
                         net (fo=1, routed)           0.569     9.864    cpu/regFile/gpr[31][31]_i_12_0[12]
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.306    10.170 r  cpu/regFile/gpr[31][21]_i_4_comp/O
                         net (fo=1, routed)           0.841    11.011    cpu/regFile/gpr[31][21]_i_4_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124    11.135 r  cpu/regFile/gpr[31][21]_i_2/O
                         net (fo=2, routed)           0.791    11.927    cpu/regFile/cpu_data_addr[21]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.051 r  cpu/regFile/sel_conf_r_i_4_comp/O
                         net (fo=4, routed)           0.752    12.803    cpu/regFile/sel_conf_r_i_4_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.927 r  cpu/regFile/conf_rdata_reg[31]_i_2_comp/O
                         net (fo=34, routed)          0.361    13.288    cpu/regFile/resetn[0]
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.412 r  cpu/regFile/conf_rdata_reg[31]_i_1/O
                         net (fo=32, routed)          0.625    14.037    confreg/conf_rdata_reg_reg[0]_0[0]
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                     15.385    15.385 r  
    T5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    16.800 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.981    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.231 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.807    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.898 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.449    13.348    confreg/CLK
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[29]/C
                         clock pessimism             -0.505    12.843    
                         clock uncertainty           -0.124    12.718    
    SLICE_X46Y49         FDRE (Setup_fdre_C_R)       -0.524    12.194    confreg/conf_rdata_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            confreg/conf_rdata_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (soc_clk_clk_pll rise@15.385ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.442ns  (logic 5.295ns (32.205%)  route 11.147ns (67.795%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 13.348 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.586    -2.405    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.049 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.875     1.924    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_0[4]
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124     2.048 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.725     2.773    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.897 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=9, routed)           1.055     3.951    cpu/regFile/douta[28]
    SLICE_X37Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.075 r  cpu/regFile/gpr[31][31]_i_18/O
                         net (fo=1, routed)           0.789     4.865    cpu/regFile/gpr[31][31]_i_18_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.989 f  cpu/regFile/gpr[31][31]_i_9/O
                         net (fo=15, routed)          0.843     5.832    cpu/regFile/gpr[31][31]_i_20_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I2_O)        0.124     5.956 r  cpu/regFile/gpr[31][31]_i_4/O
                         net (fo=119, routed)         1.238     7.194    cpu/regFile/gpr[31][31]_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  cpu/regFile/i__carry_i_10_comp_1/O
                         net (fo=10, routed)          0.682     8.000    cpu/regFile/p_0_in[2]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.124 r  cpu/regFile/ans1_carry_i_13/O
                         net (fo=3, routed)           0.000     8.124    cpu/alu/S[2]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.504 r  cpu/alu/ans1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.504    cpu/alu/ans1_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  cpu/alu/ans1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.621    cpu/alu/ans1_carry__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  cpu/alu/ans1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.738    cpu/alu/ans1_carry__1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.855 r  cpu/alu/ans1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.855    cpu/alu/ans1_carry__2_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  cpu/alu/ans1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    cpu/alu/ans1_carry__3_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.295 r  cpu/alu/ans1_carry__4/O[1]
                         net (fo=1, routed)           0.569     9.864    cpu/regFile/gpr[31][31]_i_12_0[12]
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.306    10.170 r  cpu/regFile/gpr[31][21]_i_4_comp/O
                         net (fo=1, routed)           0.841    11.011    cpu/regFile/gpr[31][21]_i_4_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124    11.135 r  cpu/regFile/gpr[31][21]_i_2/O
                         net (fo=2, routed)           0.791    11.927    cpu/regFile/cpu_data_addr[21]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.051 r  cpu/regFile/sel_conf_r_i_4_comp/O
                         net (fo=4, routed)           0.752    12.803    cpu/regFile/sel_conf_r_i_4_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.927 r  cpu/regFile/conf_rdata_reg[31]_i_2_comp/O
                         net (fo=34, routed)          0.361    13.288    cpu/regFile/resetn[0]
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.412 r  cpu/regFile/conf_rdata_reg[31]_i_1/O
                         net (fo=32, routed)          0.625    14.037    confreg/conf_rdata_reg_reg[0]_0[0]
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                     15.385    15.385 r  
    T5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    16.800 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.981    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.231 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.807    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.898 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.449    13.348    confreg/CLK
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[2]/C
                         clock pessimism             -0.505    12.843    
                         clock uncertainty           -0.124    12.718    
    SLICE_X46Y49         FDRE (Setup_fdre_C_R)       -0.524    12.194    confreg/conf_rdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            confreg/conf_rdata_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (soc_clk_clk_pll rise@15.385ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.442ns  (logic 5.295ns (32.205%)  route 11.147ns (67.795%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 13.348 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.586    -2.405    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.049 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.875     1.924    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_0[4]
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124     2.048 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.725     2.773    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.897 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=9, routed)           1.055     3.951    cpu/regFile/douta[28]
    SLICE_X37Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.075 r  cpu/regFile/gpr[31][31]_i_18/O
                         net (fo=1, routed)           0.789     4.865    cpu/regFile/gpr[31][31]_i_18_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.989 f  cpu/regFile/gpr[31][31]_i_9/O
                         net (fo=15, routed)          0.843     5.832    cpu/regFile/gpr[31][31]_i_20_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I2_O)        0.124     5.956 r  cpu/regFile/gpr[31][31]_i_4/O
                         net (fo=119, routed)         1.238     7.194    cpu/regFile/gpr[31][31]_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  cpu/regFile/i__carry_i_10_comp_1/O
                         net (fo=10, routed)          0.682     8.000    cpu/regFile/p_0_in[2]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.124 r  cpu/regFile/ans1_carry_i_13/O
                         net (fo=3, routed)           0.000     8.124    cpu/alu/S[2]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.504 r  cpu/alu/ans1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.504    cpu/alu/ans1_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  cpu/alu/ans1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.621    cpu/alu/ans1_carry__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  cpu/alu/ans1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.738    cpu/alu/ans1_carry__1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.855 r  cpu/alu/ans1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.855    cpu/alu/ans1_carry__2_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  cpu/alu/ans1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    cpu/alu/ans1_carry__3_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.295 r  cpu/alu/ans1_carry__4/O[1]
                         net (fo=1, routed)           0.569     9.864    cpu/regFile/gpr[31][31]_i_12_0[12]
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.306    10.170 r  cpu/regFile/gpr[31][21]_i_4_comp/O
                         net (fo=1, routed)           0.841    11.011    cpu/regFile/gpr[31][21]_i_4_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124    11.135 r  cpu/regFile/gpr[31][21]_i_2/O
                         net (fo=2, routed)           0.791    11.927    cpu/regFile/cpu_data_addr[21]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.051 r  cpu/regFile/sel_conf_r_i_4_comp/O
                         net (fo=4, routed)           0.752    12.803    cpu/regFile/sel_conf_r_i_4_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.927 r  cpu/regFile/conf_rdata_reg[31]_i_2_comp/O
                         net (fo=34, routed)          0.361    13.288    cpu/regFile/resetn[0]
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.412 r  cpu/regFile/conf_rdata_reg[31]_i_1/O
                         net (fo=32, routed)          0.625    14.037    confreg/conf_rdata_reg_reg[0]_0[0]
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                     15.385    15.385 r  
    T5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    16.800 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.981    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.231 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.807    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.898 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.449    13.348    confreg/CLK
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[30]/C
                         clock pessimism             -0.505    12.843    
                         clock uncertainty           -0.124    12.718    
    SLICE_X46Y49         FDRE (Setup_fdre_C_R)       -0.524    12.194    confreg/conf_rdata_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            confreg/conf_rdata_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (soc_clk_clk_pll rise@15.385ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.442ns  (logic 5.295ns (32.205%)  route 11.147ns (67.795%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 13.348 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.586    -2.405    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.049 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.875     1.924    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_0[4]
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124     2.048 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.725     2.773    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.897 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=9, routed)           1.055     3.951    cpu/regFile/douta[28]
    SLICE_X37Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.075 r  cpu/regFile/gpr[31][31]_i_18/O
                         net (fo=1, routed)           0.789     4.865    cpu/regFile/gpr[31][31]_i_18_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.989 f  cpu/regFile/gpr[31][31]_i_9/O
                         net (fo=15, routed)          0.843     5.832    cpu/regFile/gpr[31][31]_i_20_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I2_O)        0.124     5.956 r  cpu/regFile/gpr[31][31]_i_4/O
                         net (fo=119, routed)         1.238     7.194    cpu/regFile/gpr[31][31]_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  cpu/regFile/i__carry_i_10_comp_1/O
                         net (fo=10, routed)          0.682     8.000    cpu/regFile/p_0_in[2]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.124 r  cpu/regFile/ans1_carry_i_13/O
                         net (fo=3, routed)           0.000     8.124    cpu/alu/S[2]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.504 r  cpu/alu/ans1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.504    cpu/alu/ans1_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  cpu/alu/ans1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.621    cpu/alu/ans1_carry__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  cpu/alu/ans1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.738    cpu/alu/ans1_carry__1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.855 r  cpu/alu/ans1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.855    cpu/alu/ans1_carry__2_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  cpu/alu/ans1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    cpu/alu/ans1_carry__3_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.295 r  cpu/alu/ans1_carry__4/O[1]
                         net (fo=1, routed)           0.569     9.864    cpu/regFile/gpr[31][31]_i_12_0[12]
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.306    10.170 r  cpu/regFile/gpr[31][21]_i_4_comp/O
                         net (fo=1, routed)           0.841    11.011    cpu/regFile/gpr[31][21]_i_4_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124    11.135 r  cpu/regFile/gpr[31][21]_i_2/O
                         net (fo=2, routed)           0.791    11.927    cpu/regFile/cpu_data_addr[21]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.051 r  cpu/regFile/sel_conf_r_i_4_comp/O
                         net (fo=4, routed)           0.752    12.803    cpu/regFile/sel_conf_r_i_4_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.927 r  cpu/regFile/conf_rdata_reg[31]_i_2_comp/O
                         net (fo=34, routed)          0.361    13.288    cpu/regFile/resetn[0]
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.412 r  cpu/regFile/conf_rdata_reg[31]_i_1/O
                         net (fo=32, routed)          0.625    14.037    confreg/conf_rdata_reg_reg[0]_0[0]
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                     15.385    15.385 r  
    T5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    16.800 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.981    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.231 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.807    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.898 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.449    13.348    confreg/CLK
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[31]/C
                         clock pessimism             -0.505    12.843    
                         clock uncertainty           -0.124    12.718    
    SLICE_X46Y49         FDRE (Setup_fdre_C_R)       -0.524    12.194    confreg/conf_rdata_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            confreg/conf_rdata_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (soc_clk_clk_pll rise@15.385ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.442ns  (logic 5.295ns (32.205%)  route 11.147ns (67.795%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 13.348 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.586    -2.405    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.049 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.875     1.924    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_0[4]
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124     2.048 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.725     2.773    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.897 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=9, routed)           1.055     3.951    cpu/regFile/douta[28]
    SLICE_X37Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.075 r  cpu/regFile/gpr[31][31]_i_18/O
                         net (fo=1, routed)           0.789     4.865    cpu/regFile/gpr[31][31]_i_18_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.989 f  cpu/regFile/gpr[31][31]_i_9/O
                         net (fo=15, routed)          0.843     5.832    cpu/regFile/gpr[31][31]_i_20_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I2_O)        0.124     5.956 r  cpu/regFile/gpr[31][31]_i_4/O
                         net (fo=119, routed)         1.238     7.194    cpu/regFile/gpr[31][31]_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  cpu/regFile/i__carry_i_10_comp_1/O
                         net (fo=10, routed)          0.682     8.000    cpu/regFile/p_0_in[2]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.124 r  cpu/regFile/ans1_carry_i_13/O
                         net (fo=3, routed)           0.000     8.124    cpu/alu/S[2]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.504 r  cpu/alu/ans1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.504    cpu/alu/ans1_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  cpu/alu/ans1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.621    cpu/alu/ans1_carry__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  cpu/alu/ans1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.738    cpu/alu/ans1_carry__1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.855 r  cpu/alu/ans1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.855    cpu/alu/ans1_carry__2_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  cpu/alu/ans1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    cpu/alu/ans1_carry__3_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.295 r  cpu/alu/ans1_carry__4/O[1]
                         net (fo=1, routed)           0.569     9.864    cpu/regFile/gpr[31][31]_i_12_0[12]
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.306    10.170 r  cpu/regFile/gpr[31][21]_i_4_comp/O
                         net (fo=1, routed)           0.841    11.011    cpu/regFile/gpr[31][21]_i_4_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124    11.135 r  cpu/regFile/gpr[31][21]_i_2/O
                         net (fo=2, routed)           0.791    11.927    cpu/regFile/cpu_data_addr[21]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.051 r  cpu/regFile/sel_conf_r_i_4_comp/O
                         net (fo=4, routed)           0.752    12.803    cpu/regFile/sel_conf_r_i_4_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.927 r  cpu/regFile/conf_rdata_reg[31]_i_2_comp/O
                         net (fo=34, routed)          0.361    13.288    cpu/regFile/resetn[0]
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.412 r  cpu/regFile/conf_rdata_reg[31]_i_1/O
                         net (fo=32, routed)          0.625    14.037    confreg/conf_rdata_reg_reg[0]_0[0]
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                     15.385    15.385 r  
    T5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    16.800 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.981    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.231 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.807    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.898 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.449    13.348    confreg/CLK
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[3]/C
                         clock pessimism             -0.505    12.843    
                         clock uncertainty           -0.124    12.718    
    SLICE_X46Y49         FDRE (Setup_fdre_C_R)       -0.524    12.194    confreg/conf_rdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            confreg/conf_rdata_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (soc_clk_clk_pll rise@15.385ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.442ns  (logic 5.295ns (32.205%)  route 11.147ns (67.795%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 13.348 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.586    -2.405    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.049 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.875     1.924    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_0[4]
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124     2.048 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.725     2.773    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.897 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=9, routed)           1.055     3.951    cpu/regFile/douta[28]
    SLICE_X37Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.075 r  cpu/regFile/gpr[31][31]_i_18/O
                         net (fo=1, routed)           0.789     4.865    cpu/regFile/gpr[31][31]_i_18_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.989 f  cpu/regFile/gpr[31][31]_i_9/O
                         net (fo=15, routed)          0.843     5.832    cpu/regFile/gpr[31][31]_i_20_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I2_O)        0.124     5.956 r  cpu/regFile/gpr[31][31]_i_4/O
                         net (fo=119, routed)         1.238     7.194    cpu/regFile/gpr[31][31]_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  cpu/regFile/i__carry_i_10_comp_1/O
                         net (fo=10, routed)          0.682     8.000    cpu/regFile/p_0_in[2]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.124 r  cpu/regFile/ans1_carry_i_13/O
                         net (fo=3, routed)           0.000     8.124    cpu/alu/S[2]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.504 r  cpu/alu/ans1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.504    cpu/alu/ans1_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  cpu/alu/ans1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.621    cpu/alu/ans1_carry__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  cpu/alu/ans1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.738    cpu/alu/ans1_carry__1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.855 r  cpu/alu/ans1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.855    cpu/alu/ans1_carry__2_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  cpu/alu/ans1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    cpu/alu/ans1_carry__3_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.295 r  cpu/alu/ans1_carry__4/O[1]
                         net (fo=1, routed)           0.569     9.864    cpu/regFile/gpr[31][31]_i_12_0[12]
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.306    10.170 r  cpu/regFile/gpr[31][21]_i_4_comp/O
                         net (fo=1, routed)           0.841    11.011    cpu/regFile/gpr[31][21]_i_4_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124    11.135 r  cpu/regFile/gpr[31][21]_i_2/O
                         net (fo=2, routed)           0.791    11.927    cpu/regFile/cpu_data_addr[21]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.051 r  cpu/regFile/sel_conf_r_i_4_comp/O
                         net (fo=4, routed)           0.752    12.803    cpu/regFile/sel_conf_r_i_4_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.927 r  cpu/regFile/conf_rdata_reg[31]_i_2_comp/O
                         net (fo=34, routed)          0.361    13.288    cpu/regFile/resetn[0]
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.412 r  cpu/regFile/conf_rdata_reg[31]_i_1/O
                         net (fo=32, routed)          0.625    14.037    confreg/conf_rdata_reg_reg[0]_0[0]
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                     15.385    15.385 r  
    T5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    16.800 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.981    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.231 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.807    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.898 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.449    13.348    confreg/CLK
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[4]/C
                         clock pessimism             -0.505    12.843    
                         clock uncertainty           -0.124    12.718    
    SLICE_X46Y49         FDRE (Setup_fdre_C_R)       -0.524    12.194    confreg/conf_rdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            confreg/conf_rdata_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (soc_clk_clk_pll rise@15.385ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.442ns  (logic 5.295ns (32.205%)  route 11.147ns (67.795%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 13.348 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.586    -2.405    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.049 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.875     1.924    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_0[4]
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124     2.048 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.725     2.773    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.897 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=9, routed)           1.055     3.951    cpu/regFile/douta[28]
    SLICE_X37Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.075 r  cpu/regFile/gpr[31][31]_i_18/O
                         net (fo=1, routed)           0.789     4.865    cpu/regFile/gpr[31][31]_i_18_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.989 f  cpu/regFile/gpr[31][31]_i_9/O
                         net (fo=15, routed)          0.843     5.832    cpu/regFile/gpr[31][31]_i_20_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I2_O)        0.124     5.956 r  cpu/regFile/gpr[31][31]_i_4/O
                         net (fo=119, routed)         1.238     7.194    cpu/regFile/gpr[31][31]_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  cpu/regFile/i__carry_i_10_comp_1/O
                         net (fo=10, routed)          0.682     8.000    cpu/regFile/p_0_in[2]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.124 r  cpu/regFile/ans1_carry_i_13/O
                         net (fo=3, routed)           0.000     8.124    cpu/alu/S[2]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.504 r  cpu/alu/ans1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.504    cpu/alu/ans1_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  cpu/alu/ans1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.621    cpu/alu/ans1_carry__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  cpu/alu/ans1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.738    cpu/alu/ans1_carry__1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.855 r  cpu/alu/ans1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.855    cpu/alu/ans1_carry__2_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  cpu/alu/ans1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    cpu/alu/ans1_carry__3_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.295 r  cpu/alu/ans1_carry__4/O[1]
                         net (fo=1, routed)           0.569     9.864    cpu/regFile/gpr[31][31]_i_12_0[12]
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.306    10.170 r  cpu/regFile/gpr[31][21]_i_4_comp/O
                         net (fo=1, routed)           0.841    11.011    cpu/regFile/gpr[31][21]_i_4_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124    11.135 r  cpu/regFile/gpr[31][21]_i_2/O
                         net (fo=2, routed)           0.791    11.927    cpu/regFile/cpu_data_addr[21]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.051 r  cpu/regFile/sel_conf_r_i_4_comp/O
                         net (fo=4, routed)           0.752    12.803    cpu/regFile/sel_conf_r_i_4_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.927 r  cpu/regFile/conf_rdata_reg[31]_i_2_comp/O
                         net (fo=34, routed)          0.361    13.288    cpu/regFile/resetn[0]
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.412 r  cpu/regFile/conf_rdata_reg[31]_i_1/O
                         net (fo=32, routed)          0.625    14.037    confreg/conf_rdata_reg_reg[0]_0[0]
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                     15.385    15.385 r  
    T5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    16.800 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.981    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.231 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.807    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.898 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.449    13.348    confreg/CLK
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[9]/C
                         clock pessimism             -0.505    12.843    
                         clock uncertainty           -0.124    12.718    
    SLICE_X46Y49         FDRE (Setup_fdre_C_R)       -0.524    12.194    confreg/conf_rdata_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.802ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            confreg/conf_rdata_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (soc_clk_clk_pll rise@15.385ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.495ns  (logic 5.295ns (32.101%)  route 11.200ns (67.899%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 13.347 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.586    -2.405    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.049 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.875     1.924    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_0[4]
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124     2.048 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.725     2.773    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.897 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=9, routed)           1.055     3.951    cpu/regFile/douta[28]
    SLICE_X37Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.075 r  cpu/regFile/gpr[31][31]_i_18/O
                         net (fo=1, routed)           0.789     4.865    cpu/regFile/gpr[31][31]_i_18_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.989 f  cpu/regFile/gpr[31][31]_i_9/O
                         net (fo=15, routed)          0.843     5.832    cpu/regFile/gpr[31][31]_i_20_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I2_O)        0.124     5.956 r  cpu/regFile/gpr[31][31]_i_4/O
                         net (fo=119, routed)         1.238     7.194    cpu/regFile/gpr[31][31]_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  cpu/regFile/i__carry_i_10_comp_1/O
                         net (fo=10, routed)          0.682     8.000    cpu/regFile/p_0_in[2]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.124 r  cpu/regFile/ans1_carry_i_13/O
                         net (fo=3, routed)           0.000     8.124    cpu/alu/S[2]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.504 r  cpu/alu/ans1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.504    cpu/alu/ans1_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  cpu/alu/ans1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.621    cpu/alu/ans1_carry__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  cpu/alu/ans1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.738    cpu/alu/ans1_carry__1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.855 r  cpu/alu/ans1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.855    cpu/alu/ans1_carry__2_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  cpu/alu/ans1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    cpu/alu/ans1_carry__3_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.295 r  cpu/alu/ans1_carry__4/O[1]
                         net (fo=1, routed)           0.569     9.864    cpu/regFile/gpr[31][31]_i_12_0[12]
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.306    10.170 r  cpu/regFile/gpr[31][21]_i_4_comp/O
                         net (fo=1, routed)           0.841    11.011    cpu/regFile/gpr[31][21]_i_4_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124    11.135 r  cpu/regFile/gpr[31][21]_i_2/O
                         net (fo=2, routed)           0.791    11.927    cpu/regFile/cpu_data_addr[21]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.051 r  cpu/regFile/sel_conf_r_i_4_comp/O
                         net (fo=4, routed)           0.752    12.803    cpu/regFile/sel_conf_r_i_4_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.927 r  cpu/regFile/conf_rdata_reg[31]_i_2_comp/O
                         net (fo=34, routed)          0.361    13.288    cpu/regFile/resetn[0]
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.412 r  cpu/regFile/conf_rdata_reg[31]_i_1/O
                         net (fo=32, routed)          0.678    14.090    confreg/conf_rdata_reg_reg[0]_0[0]
    SLICE_X40Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                     15.385    15.385 r  
    T5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    16.800 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.981    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.231 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.807    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.898 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.448    13.347    confreg/CLK
    SLICE_X40Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[5]/C
                         clock pessimism             -0.505    12.842    
                         clock uncertainty           -0.124    12.717    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    12.288    confreg/conf_rdata_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                 -1.802    

Slack (VIOLATED) :        -1.802ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            confreg/conf_rdata_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (soc_clk_clk_pll rise@15.385ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.495ns  (logic 5.295ns (32.101%)  route 11.200ns (67.899%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 13.347 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.586    -2.405    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.049 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.875     1.924    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_0[4]
    SLICE_X31Y64         LUT6 (Prop_lut6_I1_O)        0.124     2.048 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.725     2.773    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.897 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=9, routed)           1.055     3.951    cpu/regFile/douta[28]
    SLICE_X37Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.075 r  cpu/regFile/gpr[31][31]_i_18/O
                         net (fo=1, routed)           0.789     4.865    cpu/regFile/gpr[31][31]_i_18_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.989 f  cpu/regFile/gpr[31][31]_i_9/O
                         net (fo=15, routed)          0.843     5.832    cpu/regFile/gpr[31][31]_i_20_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I2_O)        0.124     5.956 r  cpu/regFile/gpr[31][31]_i_4/O
                         net (fo=119, routed)         1.238     7.194    cpu/regFile/gpr[31][31]_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  cpu/regFile/i__carry_i_10_comp_1/O
                         net (fo=10, routed)          0.682     8.000    cpu/regFile/p_0_in[2]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.124 r  cpu/regFile/ans1_carry_i_13/O
                         net (fo=3, routed)           0.000     8.124    cpu/alu/S[2]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.504 r  cpu/alu/ans1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.504    cpu/alu/ans1_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.621 r  cpu/alu/ans1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.621    cpu/alu/ans1_carry__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.738 r  cpu/alu/ans1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.738    cpu/alu/ans1_carry__1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.855 r  cpu/alu/ans1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.855    cpu/alu/ans1_carry__2_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  cpu/alu/ans1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    cpu/alu/ans1_carry__3_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.295 r  cpu/alu/ans1_carry__4/O[1]
                         net (fo=1, routed)           0.569     9.864    cpu/regFile/gpr[31][31]_i_12_0[12]
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.306    10.170 r  cpu/regFile/gpr[31][21]_i_4_comp/O
                         net (fo=1, routed)           0.841    11.011    cpu/regFile/gpr[31][21]_i_4_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124    11.135 r  cpu/regFile/gpr[31][21]_i_2/O
                         net (fo=2, routed)           0.791    11.927    cpu/regFile/cpu_data_addr[21]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.051 r  cpu/regFile/sel_conf_r_i_4_comp/O
                         net (fo=4, routed)           0.752    12.803    cpu/regFile/sel_conf_r_i_4_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.927 r  cpu/regFile/conf_rdata_reg[31]_i_2_comp/O
                         net (fo=34, routed)          0.361    13.288    cpu/regFile/resetn[0]
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.412 r  cpu/regFile/conf_rdata_reg[31]_i_1/O
                         net (fo=32, routed)          0.678    14.090    confreg/conf_rdata_reg_reg[0]_0[0]
    SLICE_X40Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                     15.385    15.385 r  
    T5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    16.800 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.981    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.231 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.807    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.898 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.448    13.347    confreg/CLK
    SLICE_X40Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[7]/C
                         clock pessimism             -0.505    12.842    
                         clock uncertainty           -0.124    12.717    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    12.288    confreg/conf_rdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                 -1.802    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            confreg/conf_rdata_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (soc_clk_clk_pll rise@15.385ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.321ns  (logic 5.295ns (32.443%)  route 11.026ns (67.557%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 13.337 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.596    -2.395    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     0.059 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.800     1.859    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_2[4]
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.983 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.725     2.708    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.832 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=9, routed)           1.055     3.887    cpu/regFile/douta[28]
    SLICE_X37Y57         LUT5 (Prop_lut5_I3_O)        0.124     4.011 r  cpu/regFile/gpr[31][31]_i_18/O
                         net (fo=1, routed)           0.789     4.800    cpu/regFile/gpr[31][31]_i_18_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.924 f  cpu/regFile/gpr[31][31]_i_9/O
                         net (fo=15, routed)          0.843     5.767    cpu/regFile/gpr[31][31]_i_20_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I2_O)        0.124     5.891 r  cpu/regFile/gpr[31][31]_i_4/O
                         net (fo=119, routed)         1.238     7.129    cpu/regFile/gpr[31][31]_i_4_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.253 r  cpu/regFile/i__carry_i_10_comp_1/O
                         net (fo=10, routed)          0.682     7.935    cpu/regFile/p_0_in[2]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.059 r  cpu/regFile/ans1_carry_i_13/O
                         net (fo=3, routed)           0.000     8.059    cpu/alu/S[2]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.439 r  cpu/alu/ans1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.439    cpu/alu/ans1_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.556 r  cpu/alu/ans1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.556    cpu/alu/ans1_carry__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.673 r  cpu/alu/ans1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.673    cpu/alu/ans1_carry__1_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.790 r  cpu/alu/ans1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.790    cpu/alu/ans1_carry__2_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.907 r  cpu/alu/ans1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.907    cpu/alu/ans1_carry__3_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.230 r  cpu/alu/ans1_carry__4/O[1]
                         net (fo=1, routed)           0.569     9.799    cpu/regFile/gpr[31][31]_i_12_0[12]
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.306    10.105 r  cpu/regFile/gpr[31][21]_i_4_comp/O
                         net (fo=1, routed)           0.841    10.946    cpu/regFile/gpr[31][21]_i_4_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124    11.070 r  cpu/regFile/gpr[31][21]_i_2/O
                         net (fo=2, routed)           0.791    11.862    cpu/regFile/cpu_data_addr[21]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124    11.986 r  cpu/regFile/sel_conf_r_i_4_comp/O
                         net (fo=4, routed)           0.752    12.738    cpu/regFile/sel_conf_r_i_4_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.862 r  cpu/regFile/conf_rdata_reg[31]_i_2_comp/O
                         net (fo=34, routed)          0.361    13.223    cpu/regFile/resetn[0]
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.347 r  cpu/regFile/conf_rdata_reg[31]_i_1/O
                         net (fo=32, routed)          0.579    13.926    confreg/conf_rdata_reg_reg[0]_0[0]
    SLICE_X46Y51         FDRE                                         r  confreg/conf_rdata_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                     15.385    15.385 r  
    T5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    16.800 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.981    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    10.231 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.807    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.898 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        1.439    13.337    confreg/CLK
    SLICE_X46Y51         FDRE                                         r  confreg/conf_rdata_reg_reg[0]/C
                         clock pessimism             -0.498    12.839    
                         clock uncertainty           -0.124    12.714    
    SLICE_X46Y51         FDRE (Setup_fdre_C_R)       -0.524    12.190    confreg/conf_rdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                 -1.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 confreg/digital_num_v_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            confreg/scan_data2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.227ns (53.491%)  route 0.197ns (46.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.565    -0.537    confreg/CLK
    SLICE_X47Y49         FDRE                                         r  confreg/digital_num_v_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  confreg/digital_num_v_reg[20]/Q
                         net (fo=2, routed)           0.197    -0.212    confreg/p_3_in[0]
    SLICE_X44Y50         LUT6 (Prop_lut6_I4_O)        0.099    -0.113 r  confreg/scan_data2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    confreg/scan_data2[0]_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  confreg/scan_data2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.833    -0.308    confreg/CLK
    SLICE_X44Y50         FDRE                                         r  confreg/scan_data2_reg[0]/C
                         clock pessimism              0.039    -0.269    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092    -0.177    confreg/scan_data2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 confreg/digital_num_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            confreg/scan_data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.463%)  route 0.298ns (61.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.565    -0.537    confreg/CLK
    SLICE_X45Y48         FDRE                                         r  confreg/digital_num_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  confreg/digital_num_v_reg[0]/Q
                         net (fo=2, routed)           0.298    -0.099    confreg/digital_num_v_reg_n_0_[0]
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.045    -0.054 r  confreg/scan_data1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    confreg/scan_data1[0]_i_1_n_0
    SLICE_X44Y51         FDRE                                         r  confreg/scan_data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.833    -0.308    confreg/CLK
    SLICE_X44Y51         FDRE                                         r  confreg/scan_data1_reg[0]/C
                         clock pessimism              0.039    -0.269    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.091    -0.178    confreg/scan_data1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 cpu/pc/pc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.457%)  route 0.487ns (77.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.565    -0.537    cpu/pc/CLK
    SLICE_X53Y41         FDCE                                         r  cpu/pc/pc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  cpu/pc/pc_reg_reg[10]/Q
                         net (fo=47, routed)          0.487     0.091    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y11         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.875    -0.266    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.039    -0.227    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.044    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 confreg/digital_num_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            confreg/conf_rdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.175%)  route 0.342ns (70.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.563    -0.539    confreg/CLK
    SLICE_X47Y50         FDRE                                         r  confreg/digital_num_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  confreg/digital_num_v_reg[3]/Q
                         net (fo=2, routed)           0.342    -0.056    confreg/digital_num_v_reg_n_0_[3]
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.835    -0.306    confreg/CLK
    SLICE_X46Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[3]/C
                         clock pessimism              0.039    -0.267    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.064    -0.203    confreg/conf_rdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cpu/pc/pc_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.914%)  route 0.502ns (78.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.565    -0.537    cpu/pc/CLK
    SLICE_X53Y40         FDCE                                         r  cpu/pc/pc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  cpu/pc/pc_reg_reg[5]/Q
                         net (fo=47, routed)          0.502     0.106    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y11         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.875    -0.266    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.039    -0.227    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.044    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 cpu/pc/pc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.456%)  route 0.280ns (66.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.565    -0.537    cpu/pc/CLK
    SLICE_X53Y40         FDCE                                         r  cpu/pc/pc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  cpu/pc/pc_reg_reg[7]/Q
                         net (fo=47, routed)          0.280    -0.116    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y8          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.879    -0.262    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.195    -0.457    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.274    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cpu/pc/pc_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.174%)  route 0.284ns (66.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.565    -0.537    cpu/pc/CLK
    SLICE_X53Y41         FDCE                                         r  cpu/pc/pc_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  cpu/pc/pc_reg_reg[12]/Q
                         net (fo=47, routed)          0.284    -0.112    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.879    -0.262    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.195    -0.457    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.274    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 confreg/digital_num_v_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            confreg/scan_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.631%)  route 0.336ns (64.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.565    -0.537    confreg/CLK
    SLICE_X47Y49         FDRE                                         r  confreg/digital_num_v_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  confreg/digital_num_v_reg[15]/Q
                         net (fo=2, routed)           0.336    -0.060    confreg/p_1_in[3]
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.015 r  confreg/scan_data1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.015    confreg/scan_data1[3]_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  confreg/scan_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.833    -0.308    confreg/CLK
    SLICE_X44Y50         FDRE                                         r  confreg/scan_data1_reg[3]/C
                         clock pessimism              0.039    -0.269    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092    -0.177    confreg/scan_data1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 confreg/digital_num_v_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            confreg/conf_rdata_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.565    -0.537    confreg/CLK
    SLICE_X47Y49         FDRE                                         r  confreg/digital_num_v_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  confreg/digital_num_v_reg[19]/Q
                         net (fo=2, routed)           0.112    -0.284    confreg/digital_num_v_reg_n_0_[19]
    SLICE_X44Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.835    -0.306    confreg/CLK
    SLICE_X44Y49         FDRE                                         r  confreg/conf_rdata_reg_reg[19]/C
                         clock pessimism             -0.215    -0.521    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.071    -0.450    confreg/conf_rdata_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 cpu/pc/pc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.141ns (21.223%)  route 0.523ns (78.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.565    -0.537    cpu/pc/CLK
    SLICE_X53Y41         FDCE                                         r  cpu/pc/pc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  cpu/pc/pc_reg_reg[9]/Q
                         net (fo=47, routed)          0.523     0.127    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y10         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1302, routed)        0.877    -0.264    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.039    -0.225    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.042    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_clk_clk_pll
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y10    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y10    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y13    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y13    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y1     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y1     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y1     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y1     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y2     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y2     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.385      144.615    PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X44Y62    vga/h_pos_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y62    vga/h_pos_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y62    vga/h_pos_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y62    vga/h_pos_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X48Y53    cpu/regFile/gpr_reg[24][28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X48Y53    cpu/regFile/gpr_reg[24][30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X37Y43    cpu/regFile/gpr_reg[24][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X37Y43    cpu/regFile/gpr_reg[24][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41    cpu/regFile/gpr_reg[25][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X42Y41    cpu/regFile/gpr_reg[25][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y63    vga/h_pos_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y63    vga/h_pos_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y63    vga/h_pos_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y60    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X48Y53    cpu/regFile/gpr_reg[24][28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X43Y50    cpu/regFile/gpr_reg[24][29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X43Y50    cpu/regFile/gpr_reg[24][29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X46Y45    cpu/regFile/gpr_reg[24][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X46Y45    cpu/regFile/gpr_reg[24][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X48Y53    cpu/regFile/gpr_reg[24][30]/C



