strict digraph "" {
	"[1]U_0_018.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_018.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_018.CD_in_reg" -> "[1]U_0_018.RegOut";
	"[1]U_0_025.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_025.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_025.CWR_pulse" -> "[1]U_0_025.RegOut";
	"[1]U_0_002.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_002.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_002.Reset" -> "[1]U_0_002.RegOut";
	"[1]U_0_025.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_025.CA_reg_set" -> "[1]U_0_025.RegOut";
	"[1]U_0_012.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_012.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_012.CWR_pulse" -> "[1]U_0_012.RegOut";
	"[1]U_0_024.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]CRC_chk_en"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_024.RegOut" -> "[1]CRC_chk_en";
	"[1]U_0_023.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_023.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_023.RegInit" -> "[1]U_0_023.RegOut";
	"[1]U_0_006.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_006.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_006.RegInit" -> "[1]U_0_006.RegOut";
	"[1]U_0_025.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_025.Reset" -> "[1]U_0_025.RegOut";
	"[1]U_0_002.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_002.CCSB" -> "[1]U_0_002.RegOut";
	"[1]U_0_022.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_022.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_022.CD_in_reg" -> "[1]U_0_022.RegOut";
	"[1]U_0_011.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_011.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_011.RegInit" -> "[1]U_0_011.RegOut";
	"[1]U_0_028.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_028.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_028.CA_reg_set" -> "[1]U_0_028.RegOut";
	"[1]U_0_015.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_015.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_015.Reset" -> "[1]U_0_015.RegOut";
	"[1]U_0_024.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_024.CCSB" -> "[1]U_0_024.RegOut";
	"[1]U_0_023.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_023.CA_reg" -> "[1]U_0_023.RegOut";
	"[1]U_0_023.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_023.CA_reg_set" -> "[1]U_0_023.RegOut";
	"[1]U_0_019.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_019.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_019.Reset" -> "[1]U_0_019.RegOut";
	"[1]pause_frame_send_en"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	CD_out	 [complexity=0,
		importance=0.0969192512279,
		rank=0.0];
	"[1]pause_frame_send_en" -> CD_out;
	"[1]U_0_021.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_021.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_021.CA_reg_set" -> "[1]U_0_021.RegOut";
	"[1]U_0_020.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_020.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_020.CA_reg_set" -> "[1]U_0_020.RegOut";
	"[1]xon_cpu"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]xon_cpu" -> CD_out;
	"[1]U_0_007.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_007.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_007.CA_reg" -> "[1]U_0_007.RegOut";
	"[1]U_0_013.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_013.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_013.RegInit" -> "[1]U_0_013.RegOut";
	"[1]U_0_005.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_005.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_005.CA_reg" -> "[1]U_0_005.RegOut";
	"[1]MAC_rx_add_prom_data"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]MAC_rx_add_prom_data" -> CD_out;
	"[1]tx_pause_en"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_011.RegOut" -> "[1]tx_pause_en";
	"[1]U_0_009.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_009.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_009.CA_reg_set" -> "[1]U_0_009.RegOut";
	"[1]MAC_tx_add_en"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]MAC_tx_add_en" -> CD_out;
	"[1]U_0_022.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_022.CA_reg_set" -> "[1]U_0_022.RegOut";
	"[1]U_0_007.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_007.RegInit" -> "[1]U_0_007.RegOut";
	"[1]RX_APPEND_CRC"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_021.RegOut" -> "[1]RX_APPEND_CRC";
	"[1]U_0_011.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_011.Reset" -> "[1]U_0_011.RegOut";
	"[1]U_0_014.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_014.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_014.Reset" -> "[1]U_0_014.RegOut";
	"[1]U_0_000.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_000.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_000.CWR_pulse" -> "[1]U_0_000.RegOut";
	"[1]U_0_008.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_008.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_008.CA_reg_set" -> "[1]U_0_008.RegOut";
	"[1]U_0_021.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_021.CWR_pulse" -> "[1]U_0_021.RegOut";
	"[1]U_0_027.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_027.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_027.RegInit" -> "[1]U_0_027.RegOut";
	"[1]U_0_018.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_018.CA_reg_set" -> "[1]U_0_018.RegOut";
	"[1]U_0_026.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_026.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_026.CWR_pulse" -> "[1]U_0_026.RegOut";
	"[1]U_0_012.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_012.CA_reg_set" -> "[1]U_0_012.RegOut";
	"[1]U_0_023.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_023.CCSB" -> "[1]U_0_023.RegOut";
	"[1]U_0_013.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_013.CWR_pulse" -> "[1]U_0_013.RegOut";
	"[1]U_0_016.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_016.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_016.RegInit" -> "[1]U_0_016.RegOut";
	"[1]Rx_Lwmark"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_023.RegOut" -> "[1]Rx_Lwmark";
	"[1]U_0_029.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]CPU_rd_apply"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_029.RegOut" -> "[1]CPU_rd_apply";
	"[1]U_0_023.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_023.CWR_pulse" -> "[1]U_0_023.RegOut";
	"[1]CRC_chk_en" -> CD_out;
	"[1]U_0_016.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_016.Reset" -> "[1]U_0_016.RegOut";
	"[1]U_0_011.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_011.CA_reg_set" -> "[1]U_0_011.RegOut";
	"[1]Reset"	 [complexity=1,
		importance=3.58776579826,
		rank=3.58776579826];
	"[1]Reset" -> CD_out;
	"[1]U_0_003.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_003.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_003.CA_reg" -> "[1]U_0_003.RegOut";
	"[1]CPU_rd_apply" -> CD_out;
	"[1]U_0_014.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_014.CWR_pulse" -> "[1]U_0_014.RegOut";
	"[1]U_0_026.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_026.CA_reg" -> "[1]U_0_026.RegOut";
	"[1]U_0_033.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_033.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_033.CWR_pulse" -> "[1]U_0_033.RegOut";
	"[1]MAC_rx_add_prom_wr"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]MAC_rx_add_prom_wr" -> CD_out;
	"[1]U_0_018.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_018.CCSB" -> "[1]U_0_018.RegOut";
	"[1]U_0_002.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_002.CD_in_reg" -> "[1]U_0_002.RegOut";
	"[1]U_0_021.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_021.CD_in_reg" -> "[1]U_0_021.RegOut";
	"[1]U_0_016.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_016.CA_reg_set" -> "[1]U_0_016.RegOut";
	"[1]U_0_009.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_009.CWR_pulse" -> "[1]U_0_009.RegOut";
	"[1]Tx_Hwmark"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_000.RegOut" -> "[1]Tx_Hwmark";
	"[1]U_0_005.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_005.CCSB" -> "[1]U_0_005.RegOut";
	"[1]U_0_014.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_014.CA_reg_set" -> "[1]U_0_014.RegOut";
	"[1]U_0_029.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_029.CA_reg_set" -> "[1]U_0_029.RegOut";
	"[1]MaxRetry"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_006.RegOut" -> "[1]MaxRetry";
	"[1]U_0_023.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_023.CD_in_reg" -> "[1]U_0_023.RegOut";
	"[1]U_0_034.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_034.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_034.CA_reg_set" -> "[1]U_0_034.RegOut";
	"[1]RX_MIN_LENGTH"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]RX_MIN_LENGTH" -> CD_out;
	"[1]U_0_025.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_025.CCSB" -> "[1]U_0_025.RegOut";
	"[1]U_0_028.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_028.CWR_pulse" -> "[1]U_0_028.RegOut";
	"[1]U_0_029.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_029.CWR_pulse" -> "[1]U_0_029.RegOut";
	"[1]U_0_017.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_017.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_017.CCSB" -> "[1]U_0_017.RegOut";
	"[1]U_0_006.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_006.Reset" -> "[1]U_0_006.RegOut";
	"[1]U_0_011.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_011.CCSB" -> "[1]U_0_011.RegOut";
	"[1]U_0_016.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_016.CA_reg" -> "[1]U_0_016.RegOut";
	"[1]U_0_005.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_005.CA_reg_set" -> "[1]U_0_005.RegOut";
	"[1]U_0_004.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_004.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_004.CWR_pulse" -> "[1]U_0_004.RegOut";
	"[1]U_0_034.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_034.CWR_pulse" -> "[1]U_0_034.RegOut";
	"[1]U_0_024.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_024.CD_in_reg" -> "[1]U_0_024.RegOut";
	"[1]FullDuplex"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_005.RegOut" -> "[1]FullDuplex";
	"[1]U_0_008.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_008.Reset" -> "[1]U_0_008.RegOut";
	"[1]U_0_013.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_013.CA_reg" -> "[1]U_0_013.RegOut";
	"[1]U_0_004.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_004.RegInit" -> "[1]U_0_004.RegOut";
	"[1]U_0_017.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_017.CA_reg" -> "[1]U_0_017.RegOut";
	"[1]U_0_014.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_014.CD_in_reg" -> "[1]U_0_014.RegOut";
	"[1]Rx_Hwmark"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_022.RegOut" -> "[1]Rx_Hwmark";
	"[1]U_0_009.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_009.CD_in_reg" -> "[1]U_0_009.RegOut";
	"[1]U_0_027.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_027.Reset" -> "[1]U_0_027.RegOut";
	"[1]U_0_025.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_025.RegInit" -> "[1]U_0_025.RegOut";
	"[1]U_0_022.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_022.RegInit" -> "[1]U_0_022.RegOut";
	"[1]U_0_022.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_022.Reset" -> "[1]U_0_022.RegOut";
	"[1]U_0_029.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_029.CA_reg" -> "[1]U_0_029.RegOut";
	"[1]IFGset"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]IFGset" -> CD_out;
	"[1]U_0_014.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_014.RegInit" -> "[1]U_0_014.RegOut";
	"[1]U_0_010.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_010.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_010.CA_reg_set" -> "[1]U_0_010.RegOut";
	"[1]U_0_010.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_010.CD_in_reg" -> "[1]U_0_010.RegOut";
	"[1]FullDuplex" -> CD_out;
	"[1]U_0_022.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_022.CWR_pulse" -> "[1]U_0_022.RegOut";
	"[1]MAC_tx_add_prom_data"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_008.RegOut" -> "[1]MAC_tx_add_prom_data";
	"[1]Tx_Lwmark"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]Tx_Lwmark" -> CD_out;
	"[1]U_0_001.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_001.RegOut"	 [complexity=2,
		importance=0.110567942394,
		rank=0.055283971197];
	"[1]U_0_001.CD_in_reg" -> "[1]U_0_001.RegOut";
	"[1]U_0_010.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_010.CWR_pulse" -> "[1]U_0_010.RegOut";
	"[1]U_0_027.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_027.CD_in_reg" -> "[1]U_0_027.RegOut";
	"[1]MaxRetry" -> CD_out;
	"[1]U_0_026.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_026.CA_reg_set" -> "[1]U_0_026.RegOut";
	"[1]U_0_006.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_006.CCSB" -> "[1]U_0_006.RegOut";
	"[1]U_0_034.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_034.Reset" -> "[1]U_0_034.RegOut";
	"[1]U_0_008.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_008.CCSB" -> "[1]U_0_008.RegOut";
	"[1]U_0_009.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_009.RegInit" -> "[1]U_0_009.RegOut";
	"[1]U_0_024.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_024.CA_reg" -> "[1]U_0_024.RegOut";
	"[1]U_0_008.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_008.CWR_pulse" -> "[1]U_0_008.RegOut";
	"[1]U_0_013.RegOut" -> "[1]xon_cpu";
	"[1]xoff_cpu"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_012.RegOut" -> "[1]xoff_cpu";
	"[1]U_0_026.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_026.CD_in_reg" -> "[1]U_0_026.RegOut";
	"[1]U_0_015.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_015.CWR_pulse" -> "[1]U_0_015.RegOut";
	"[1]U_0_003.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_003.CCSB" -> "[1]U_0_003.RegOut";
	"[1]U_0_017.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_017.CA_reg_set" -> "[1]U_0_017.RegOut";
	"[1]U_0_014.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_014.CA_reg" -> "[1]U_0_014.RegOut";
	"[1]U_0_006.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_006.CD_in_reg" -> "[1]U_0_006.RegOut";
	"[1]U_0_001.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_001.CCSB" -> "[1]U_0_001.RegOut";
	"[1]broadcast_bucket_interval"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_020.RegOut" -> "[1]broadcast_bucket_interval";
	"[1]broadcast_filter_en"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_018.RegOut" -> "[1]broadcast_filter_en";
	"[1]U_0_027.RegOut" -> "[1]RX_MIN_LENGTH";
	"[1]U_0_010.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_010.CCSB" -> "[1]U_0_010.RegOut";
	"[1]U_0_029.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_029.CD_in_reg" -> "[1]U_0_029.RegOut";
	"[1]U_0_024.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_024.CA_reg_set" -> "[1]U_0_024.RegOut";
	"[1]U_0_019.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_019.CWR_pulse" -> "[1]U_0_019.RegOut";
	"[1]U_0_017.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_017.CD_in_reg" -> "[1]U_0_017.RegOut";
	"[1]U_0_020.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_020.Reset" -> "[1]U_0_020.RegOut";
	"[1]Speed"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_034.RegOut" -> "[1]Speed";
	"[1]U_0_000.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_000.Reset" -> "[1]U_0_000.RegOut";
	"[1]U_0_021.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_021.Reset" -> "[1]U_0_021.RegOut";
	"[1]U_0_010.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_010.CA_reg" -> "[1]U_0_010.RegOut";
	"[1]U_0_004.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_004.CA_reg" -> "[1]U_0_004.RegOut";
	"[1]U_0_020.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_020.CA_reg" -> "[1]U_0_020.RegOut";
	"[1]CPU_rd_addr"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_028.RegOut" -> "[1]CPU_rd_addr";
	"[1]RX_MAX_LENGTH"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_026.RegOut" -> "[1]RX_MAX_LENGTH";
	"[1]CSB"	 [complexity=2,
		importance=3.49084654703,
		rank=1.74542327352];
	"[1]CSB" -> CD_out;
	"[1]U_0_006.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_006.CWR_pulse" -> "[1]U_0_006.RegOut";
	"[1]U_0_010.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_010.RegInit" -> "[1]U_0_010.RegOut";
	"[1]MAC_rx_add_prom_add"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]MAC_rx_add_prom_add" -> CD_out;
	"[1]U_0_009.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_009.CCSB" -> "[1]U_0_009.RegOut";
	"[1]U_0_001.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_001.CA_reg" -> "[1]U_0_001.RegOut";
	"[1]U_0_025.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_025.CD_in_reg" -> "[1]U_0_025.RegOut";
	"[1]U_0_034.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_034.RegInit" -> "[1]U_0_034.RegOut";
	"[1]U_0_023.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_023.Reset" -> "[1]U_0_023.RegOut";
	"[1]U_0_000.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_000.CA_reg" -> "[1]U_0_000.RegOut";
	"[1]U_0_013.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_013.CCSB" -> "[1]U_0_013.RegOut";
	"[1]U_0_000.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_000.CA_reg_set" -> "[1]U_0_000.RegOut";
	"[1]U_0_019.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_019.CCSB" -> "[1]U_0_019.RegOut";
	"[1]broadcast_bucket_interval" -> CD_out;
	"[1]U_0_026.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_026.RegInit" -> "[1]U_0_026.RegOut";
	"[1]U_0_005.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_005.RegInit" -> "[1]U_0_005.RegOut";
	"[1]U_0_002.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_002.CWR_pulse" -> "[1]U_0_002.RegOut";
	"[1]U_0_028.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_028.RegInit" -> "[1]U_0_028.RegOut";
	"[1]WRB"	 [complexity=2,
		importance=3.49084654703,
		rank=1.74542327352];
	"[1]WRB" -> CD_out;
	"[1]U_0_018.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_018.CA_reg" -> "[1]U_0_018.RegOut";
	"[1]U_0_022.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_022.CCSB" -> "[1]U_0_022.RegOut";
	"[1]U_0_013.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_013.CD_in_reg" -> "[1]U_0_013.RegOut";
	"[1]U_0_003.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_003.CD_in_reg" -> "[1]U_0_003.RegOut";
	"[1]U_0_003.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_003.RegInit" -> "[1]U_0_003.RegOut";
	"[1]U_0_007.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_007.CCSB" -> "[1]U_0_007.RegOut";
	"[1]U_0_012.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_012.Reset" -> "[1]U_0_012.RegOut";
	"[1]U_0_012.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_012.CA_reg" -> "[1]U_0_012.RegOut";
	"[1]RX_IFG_SET"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_025.RegOut" -> "[1]RX_IFG_SET";
	"[1]U_0_020.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_020.CD_in_reg" -> "[1]U_0_020.RegOut";
	"[1]U_0_000.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_000.CD_in_reg" -> "[1]U_0_000.RegOut";
	"[1]U_0_021.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_021.CCSB" -> "[1]U_0_021.RegOut";
	"[1]U_0_015.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_015.CD_in_reg" -> "[1]U_0_015.RegOut";
	"[1]U_0_018.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_018.Reset" -> "[1]U_0_018.RegOut";
	"[1]U_0_033.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_033.CA_reg_set" -> "[1]U_0_033.RegOut";
	"[1]U_0_011.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_011.CA_reg" -> "[1]U_0_011.RegOut";
	"[1]broadcast_bucket_depth"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_019.RegOut" -> "[1]broadcast_bucket_depth";
	"[1]U_0_017.RegOut" -> "[1]MAC_rx_add_prom_wr";
	"[1]RX_MAX_LENGTH" -> CD_out;
	"[1]U_0_019.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_019.CA_reg" -> "[1]U_0_019.RegOut";
	"[1]U_0_008.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_008.CA_reg" -> "[1]U_0_008.RegOut";
	"[1]U_0_027.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_027.CA_reg" -> "[1]U_0_027.RegOut";
	"[1]U_0_011.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_011.CD_in_reg" -> "[1]U_0_011.RegOut";
	"[1]U_0_003.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_003.CA_reg_set" -> "[1]U_0_003.RegOut";
	"[1]CPU_rd_grant"	 [complexity=2,
		importance=0.098672754055,
		rank=0.0493363770275];
	"[1]CPU_rd_grant" -> CD_out;
	"[1]U_0_034.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_034.CD_in_reg" -> "[1]U_0_034.RegOut";
	"[1]U_0_002.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_002.CA_reg" -> "[1]U_0_002.RegOut";
	"[1]U_0_028.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_028.CCSB" -> "[1]U_0_028.RegOut";
	"[1]U_0_009.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_009.Reset" -> "[1]U_0_009.RegOut";
	"[1]U_0_026.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_026.CCSB" -> "[1]U_0_026.RegOut";
	"[1]U_0_013.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_013.CA_reg_set" -> "[1]U_0_013.RegOut";
	"[1]U_0_004.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_004.CCSB" -> "[1]U_0_004.RegOut";
	"[1]Tx_Hwmark" -> CD_out;
	"[1]U_0_013.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_013.Reset" -> "[1]U_0_013.RegOut";
	"[1]U_0_008.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_008.CD_in_reg" -> "[1]U_0_008.RegOut";
	"[1]Rx_Lwmark" -> CD_out;
	"[1]CPU_rd_dout"	 [complexity=4,
		importance=0.195592005283,
		rank=0.0488980013207];
	"[1]CPU_rd_dout" -> CD_out;
	"[1]U_0_033.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_033.RegInit" -> "[1]U_0_033.RegOut";
	"[1]U_0_017.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_017.RegInit" -> "[1]U_0_017.RegOut";
	"[1]U_0_005.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_005.Reset" -> "[1]U_0_005.RegOut";
	"[1]Speed" -> CD_out;
	"[1]U_0_004.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_004.CD_in_reg" -> "[1]U_0_004.RegOut";
	"[1]U_0_027.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_027.CWR_pulse" -> "[1]U_0_027.RegOut";
	"[1]MAC_tx_add_prom_add"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]MAC_tx_add_prom_add" -> CD_out;
	"[1]U_0_024.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_024.Reset" -> "[1]U_0_024.RegOut";
	"[1]U_0_007.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_007.CD_in_reg" -> "[1]U_0_007.RegOut";
	"[1]U_0_029.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_029.Reset" -> "[1]U_0_029.RegOut";
	"[1]U_0_019.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_019.CD_in_reg" -> "[1]U_0_019.RegOut";
	"[1]U_0_006.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_006.CA_reg" -> "[1]U_0_006.RegOut";
	"[1]U_0_001.RegOut" -> "[1]Tx_Lwmark";
	"[1]MAC_tx_add_prom_data" -> CD_out;
	"[1]U_0_001.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_001.CA_reg_set" -> "[1]U_0_001.RegOut";
	"[1]Line_loop_en"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]Line_loop_en" -> CD_out;
	"[1]U_0_028.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_028.CA_reg" -> "[1]U_0_028.RegOut";
	"[1]Rx_Hwmark" -> CD_out;
	"[1]U_0_027.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_027.CA_reg_set" -> "[1]U_0_027.RegOut";
	"[1]MAC_rx_add_chk_en"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_014.RegOut" -> "[1]MAC_rx_add_chk_en";
	"[1]U_0_016.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_016.CD_in_reg" -> "[1]U_0_016.RegOut";
	"[1]pause_quanta_set"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]pause_quanta_set" -> CD_out;
	"[1]broadcast_filter_en" -> CD_out;
	"[1]U_0_018.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_018.CWR_pulse" -> "[1]U_0_018.RegOut";
	"[1]U_0_004.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_004.CA_reg_set" -> "[1]U_0_004.RegOut";
	"[1]U_0_005.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_005.CD_in_reg" -> "[1]U_0_005.RegOut";
	"[1]U_0_033.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_033.CCSB" -> "[1]U_0_033.RegOut";
	"[1]U_0_004.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_004.Reset" -> "[1]U_0_004.RegOut";
	"[1]U_0_008.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_008.RegInit" -> "[1]U_0_008.RegOut";
	"[1]U_0_001.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_001.RegInit" -> "[1]U_0_001.RegOut";
	"[1]U_0_015.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_015.RegInit" -> "[1]U_0_015.RegOut";
	"[1]CPU_rd_addr" -> CD_out;
	"[1]U_0_016.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_016.CWR_pulse" -> "[1]U_0_016.RegOut";
	"[1]U_0_020.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_020.RegInit" -> "[1]U_0_020.RegOut";
	"[1]U_0_001.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_001.Reset" -> "[1]U_0_001.RegOut";
	"[1]MAC_tx_add_prom_wr"	 [complexity=2,
		importance=0.102637776834,
		rank=0.0513188884171];
	"[1]U_0_010.RegOut" -> "[1]MAC_tx_add_prom_wr";
	"[1]U_0_016.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_016.CCSB" -> "[1]U_0_016.RegOut";
	"[1]U_0_012.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_012.RegInit" -> "[1]U_0_012.RegOut";
	"[1]CA"	 [complexity=1,
		importance=3.49084654703,
		rank=3.49084654703];
	"[1]CA" -> CD_out;
	"[1]U_0_006.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_006.CA_reg_set" -> "[1]U_0_006.RegOut";
	"[1]U_0_029.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_029.CCSB" -> "[1]U_0_029.RegOut";
	"[1]U_0_015.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_015.CA_reg_set" -> "[1]U_0_015.RegOut";
	"[1]U_0_010.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_010.Reset" -> "[1]U_0_010.RegOut";
	"[1]U_0_028.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_028.CD_in_reg" -> "[1]U_0_028.RegOut";
	"[1]U_0_020.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_020.CWR_pulse" -> "[1]U_0_020.RegOut";
	"[1]tx_pause_en" -> CD_out;
	"[1]U_0_033.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_033.Reset" -> "[1]U_0_033.RegOut";
	"[1]U_0_024.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_024.RegInit" -> "[1]U_0_024.RegOut";
	"[1]U_0_017.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_017.Reset" -> "[1]U_0_017.RegOut";
	"[1]U_0_018.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_018.RegInit" -> "[1]U_0_018.RegOut";
	"[1]RX_IFG_SET" -> CD_out;
	"[1]U_0_012.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_012.CD_in_reg" -> "[1]U_0_012.RegOut";
	"[1]U_0_003.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_003.CWR_pulse" -> "[1]U_0_003.RegOut";
	"[1]U_0_033.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_033.CA_reg" -> "[1]U_0_033.RegOut";
	"[1]U_0_021.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_021.RegInit" -> "[1]U_0_021.RegOut";
	"[1]U_0_033.CD_in_reg"	 [complexity=4,
		importance=0.112348843753,
		rank=0.0280872109382];
	"[1]U_0_033.CD_in_reg" -> "[1]U_0_033.RegOut";
	"[1]U_0_009.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_009.CA_reg" -> "[1]U_0_009.RegOut";
	"[1]U_0_003.RegOut" -> "[1]pause_quanta_set";
	"[1]U_0_034.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_034.CA_reg" -> "[1]U_0_034.RegOut";
	"[1]U_0_011.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_011.CWR_pulse" -> "[1]U_0_011.RegOut";
	"[1]U_0_029.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_029.RegInit" -> "[1]U_0_029.RegOut";
	"[1]U_0_000.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_000.CCSB" -> "[1]U_0_000.RegOut";
	"[1]MAC_rx_add_chk_en" -> CD_out;
	"[1]U_0_003.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_003.Reset" -> "[1]U_0_003.RegOut";
	"[1]U_0_012.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_012.CCSB" -> "[1]U_0_012.RegOut";
	"[1]U_0_005.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_005.CWR_pulse" -> "[1]U_0_005.RegOut";
	"[1]U_0_034.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_034.CCSB" -> "[1]U_0_034.RegOut";
	"[1]xoff_cpu" -> CD_out;
	"[1]U_0_002.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_002.RegInit" -> "[1]U_0_002.RegOut";
	"[1]U_0_001.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_001.CWR_pulse" -> "[1]U_0_001.RegOut";
	"[1]U_0_019.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_019.RegInit" -> "[1]U_0_019.RegOut";
	"[1]RX_APPEND_CRC" -> CD_out;
	"[1]U_0_007.RegOut" -> "[1]MAC_tx_add_en";
	"[1]U_0_021.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_021.CA_reg" -> "[1]U_0_021.RegOut";
	"[1]U_0_015.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_015.CCSB" -> "[1]U_0_015.RegOut";
	"[1]U_0_000.RegInit"	 [complexity=4,
		importance=0.112321445221,
		rank=0.0280803613053];
	"[1]U_0_000.RegInit" -> "[1]U_0_000.RegOut";
	"[1]U_0_007.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_007.CWR_pulse" -> "[1]U_0_007.RegOut";
	"[1]U_0_009.RegOut" -> "[1]MAC_tx_add_prom_add";
	"[1]U_0_022.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_022.CA_reg" -> "[1]U_0_022.RegOut";
	"[1]U_0_014.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_014.CCSB" -> "[1]U_0_014.RegOut";
	"[1]U_0_002.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_002.CA_reg_set" -> "[1]U_0_002.RegOut";
	"[1]U_0_007.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_007.Reset" -> "[1]U_0_007.RegOut";
	"[1]U_0_015.RegOut" -> "[1]MAC_rx_add_prom_data";
	"[1]U_0_020.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_020.CCSB" -> "[1]U_0_020.RegOut";
	"[1]U_0_033.RegOut" -> "[1]Line_loop_en";
	"[1]U_0_002.RegOut" -> "[1]pause_frame_send_en";
	"[1]broadcast_bucket_depth" -> CD_out;
	"[1]U_0_015.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_015.CA_reg" -> "[1]U_0_015.RegOut";
	"[1]U_0_027.CCSB"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_027.CCSB" -> "[1]U_0_027.RegOut";
	"[1]U_0_026.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_026.Reset" -> "[1]U_0_026.RegOut";
	"[1]U_0_007.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_007.CA_reg_set" -> "[1]U_0_007.RegOut";
	"[1]MAC_tx_add_prom_wr" -> CD_out;
	"[1]U_0_004.RegOut" -> "[1]IFGset";
	"[1]U_0_019.CA_reg_set"	 [complexity=6,
		importance=0.112321445221,
		rank=0.0187202408702];
	"[1]U_0_019.CA_reg_set" -> "[1]U_0_019.RegOut";
	"[1]U_0_024.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_024.CWR_pulse" -> "[1]U_0_024.RegOut";
	"[1]U_0_025.CA_reg"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_025.CA_reg" -> "[1]U_0_025.RegOut";
	"[1]U_0_028.Reset"	 [complexity=3,
		importance=0.222902094181,
		rank=0.0743006980602];
	"[1]U_0_028.Reset" -> "[1]U_0_028.RegOut";
	"[1]U_0_016.RegOut" -> "[1]MAC_rx_add_prom_add";
	"[1]U_0_017.CWR_pulse"	 [complexity=6,
		importance=0.112334338648,
		rank=0.0187223897747];
	"[1]U_0_017.CWR_pulse" -> "[1]U_0_017.RegOut";
}
