Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May  4 22:30:56 2020
| Host         : DESKTOP-KTM56VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_demo_dvi_timing_summary_routed.rpt -pb display_demo_dvi_timing_summary_routed.pb -rpx display_demo_dvi_timing_summary_routed.rpx -warn_on_violation
| Design       : display_demo_dvi
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[10]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[11]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[12]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[13]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[14]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[15]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[8]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.623        0.000                      0                  423        0.122        0.000                      0                  423        0.538        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  clk_fb      {0.000 25.000}       50.000          20.000          
  pix_clk     {0.000 6.734}        13.468          74.250          
  pix_clk_5x  {0.000 1.347}        2.694           371.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  
  pix_clk           0.623        0.000                      0                  423        0.122        0.000                      0                  423        6.234        0.000                       0                   185  
  pix_clk_5x                                                                                                                                                    0.538        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_addr_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pix_clk fall@6.734ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 4.557ns (76.727%)  route 1.382ns (23.273%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.791ns = ( 12.525 - 6.734 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.607     6.140    display_timings_inst/pix_clk_BUFG
    SLICE_X31Y22         FDSE                                         r  display_timings_inst/o_sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDSE (Prop_fdse_C_Q)         0.419     6.559 r  display_timings_inst/o_sy_reg[9]/Q
                         net (fo=17, routed)          0.602     7.161    gfx_compositor_inst/bg_compositor_1/Q[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      4.014    11.175 r  gfx_compositor_inst/bg_compositor_1/reg_addr2/P[9]
                         net (fo=1, routed)           0.781    11.955    gfx_compositor_inst/bg_compositor_1/data1[9]
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.079 r  gfx_compositor_inst/bg_compositor_1/reg_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    12.079    gfx_compositor_inst/bg_compositor_1/reg_addr[9]_i_1_n_0
    SLICE_X29Y22         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.257    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.340 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    10.945    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.036 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.489    12.525    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X29Y22         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.311    12.836    
                         clock uncertainty           -0.168    12.668    
    SLICE_X29Y22         FDRE (Setup_fdre_C_D)        0.034    12.702    gfx_compositor_inst/bg_compositor_1/reg_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_addr_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pix_clk fall@6.734ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 4.557ns (76.753%)  route 1.380ns (23.247%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 12.524 - 6.734 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.607     6.140    display_timings_inst/pix_clk_BUFG
    SLICE_X31Y22         FDSE                                         r  display_timings_inst/o_sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDSE (Prop_fdse_C_Q)         0.419     6.559 r  display_timings_inst/o_sy_reg[9]/Q
                         net (fo=17, routed)          0.602     7.161    gfx_compositor_inst/bg_compositor_1/Q[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[12])
                                                      4.014    11.175 r  gfx_compositor_inst/bg_compositor_1/reg_addr2/P[12]
                         net (fo=1, routed)           0.779    11.953    display_timings_inst/P[4]
    SLICE_X29Y23         LUT5 (Prop_lut5_I1_O)        0.124    12.077 r  display_timings_inst/reg_addr[12]_i_1/O
                         net (fo=1, routed)           0.000    12.077    gfx_compositor_inst/bg_compositor_1/reg_addr_reg[14]_3[4]
    SLICE_X29Y23         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.257    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.340 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    10.945    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.036 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.488    12.524    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X29Y23         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.311    12.835    
                         clock uncertainty           -0.168    12.667    
    SLICE_X29Y23         FDRE (Setup_fdre_C_D)        0.035    12.702    gfx_compositor_inst/bg_compositor_1/reg_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_addr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pix_clk fall@6.734ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 4.557ns (76.784%)  route 1.378ns (23.216%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 12.530 - 6.734 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.607     6.140    display_timings_inst/pix_clk_BUFG
    SLICE_X31Y22         FDSE                                         r  display_timings_inst/o_sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDSE (Prop_fdse_C_Q)         0.419     6.559 r  display_timings_inst/o_sy_reg[9]/Q
                         net (fo=17, routed)          0.602     7.161    gfx_compositor_inst/bg_compositor_1/Q[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[4])
                                                      4.014    11.175 r  gfx_compositor_inst/bg_compositor_1/reg_addr2/P[4]
                         net (fo=1, routed)           0.776    11.951    gfx_compositor_inst/bg_compositor_1/data1[4]
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.075 r  gfx_compositor_inst/bg_compositor_1/reg_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    12.075    gfx_compositor_inst/bg_compositor_1/reg_addr[4]_i_1_n_0
    SLICE_X30Y21         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.257    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.340 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    10.945    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.036 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.494    12.530    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X30Y21         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.324    12.854    
                         clock uncertainty           -0.168    12.686    
    SLICE_X30Y21         FDRE (Setup_fdre_C_D)        0.086    12.772    gfx_compositor_inst/bg_compositor_1/reg_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.772    
                         arrival time                         -12.075    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_addr_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pix_clk fall@6.734ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 4.557ns (78.718%)  route 1.232ns (21.282%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.793ns = ( 12.527 - 6.734 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.607     6.140    display_timings_inst/pix_clk_BUFG
    SLICE_X31Y22         FDSE                                         r  display_timings_inst/o_sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDSE (Prop_fdse_C_Q)         0.419     6.559 r  display_timings_inst/o_sy_reg[9]/Q
                         net (fo=17, routed)          0.602     7.161    gfx_compositor_inst/bg_compositor_1/Q[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      4.014    11.175 r  gfx_compositor_inst/bg_compositor_1/reg_addr2/P[3]
                         net (fo=1, routed)           0.630    11.805    display_timings_inst/P[3]
    SLICE_X29Y21         LUT5 (Prop_lut5_I1_O)        0.124    11.929 r  display_timings_inst/reg_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    11.929    gfx_compositor_inst/bg_compositor_1/reg_addr_reg[14]_3[3]
    SLICE_X29Y21         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.257    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.340 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    10.945    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.036 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.491    12.527    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X29Y21         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.311    12.838    
                         clock uncertainty           -0.168    12.670    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)        0.034    12.704    gfx_compositor_inst/bg_compositor_1/reg_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_addr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pix_clk fall@6.734ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 4.557ns (79.044%)  route 1.208ns (20.956%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 12.524 - 6.734 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.607     6.140    display_timings_inst/pix_clk_BUFG
    SLICE_X31Y22         FDSE                                         r  display_timings_inst/o_sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDSE (Prop_fdse_C_Q)         0.419     6.559 r  display_timings_inst/o_sy_reg[9]/Q
                         net (fo=17, routed)          0.602     7.161    gfx_compositor_inst/bg_compositor_1/Q[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      4.014    11.175 r  gfx_compositor_inst/bg_compositor_1/reg_addr2/P[8]
                         net (fo=1, routed)           0.607    11.781    gfx_compositor_inst/bg_compositor_1/data1[8]
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.905 r  gfx_compositor_inst/bg_compositor_1/reg_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    11.905    gfx_compositor_inst/bg_compositor_1/reg_addr[8]_i_1_n_0
    SLICE_X29Y23         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.257    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.340 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    10.945    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.036 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.488    12.524    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X29Y23         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.311    12.835    
                         clock uncertainty           -0.168    12.667    
    SLICE_X29Y23         FDRE (Setup_fdre_C_D)        0.034    12.701    gfx_compositor_inst/bg_compositor_1/reg_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_addr_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pix_clk fall@6.734ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 4.557ns (79.030%)  route 1.209ns (20.970%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 12.528 - 6.734 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.607     6.140    display_timings_inst/pix_clk_BUFG
    SLICE_X31Y22         FDSE                                         r  display_timings_inst/o_sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDSE (Prop_fdse_C_Q)         0.419     6.559 r  display_timings_inst/o_sy_reg[9]/Q
                         net (fo=17, routed)          0.602     7.161    gfx_compositor_inst/bg_compositor_1/Q[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[7])
                                                      4.014    11.175 r  gfx_compositor_inst/bg_compositor_1/reg_addr2/P[7]
                         net (fo=1, routed)           0.608    11.782    gfx_compositor_inst/bg_compositor_1/data1[7]
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.906 r  gfx_compositor_inst/bg_compositor_1/reg_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    11.906    gfx_compositor_inst/bg_compositor_1/reg_addr[7]_i_1_n_0
    SLICE_X29Y20         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.257    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.340 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    10.945    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.036 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.492    12.528    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X29Y20         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.311    12.839    
                         clock uncertainty           -0.168    12.671    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)        0.034    12.705    gfx_compositor_inst/bg_compositor_1/reg_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_addr_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pix_clk fall@6.734ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 4.557ns (79.085%)  route 1.205ns (20.915%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.793ns = ( 12.527 - 6.734 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.607     6.140    display_timings_inst/pix_clk_BUFG
    SLICE_X31Y22         FDSE                                         r  display_timings_inst/o_sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDSE (Prop_fdse_C_Q)         0.419     6.559 r  display_timings_inst/o_sy_reg[9]/Q
                         net (fo=17, routed)          0.602     7.161    gfx_compositor_inst/bg_compositor_1/Q[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[11])
                                                      4.014    11.175 r  gfx_compositor_inst/bg_compositor_1/reg_addr2/P[11]
                         net (fo=1, routed)           0.604    11.778    gfx_compositor_inst/bg_compositor_1/data1[11]
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.902 r  gfx_compositor_inst/bg_compositor_1/reg_addr[11]_i_1/O
                         net (fo=1, routed)           0.000    11.902    gfx_compositor_inst/bg_compositor_1/reg_addr[11]_i_1_n_0
    SLICE_X29Y21         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.257    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.340 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    10.945    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.036 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.491    12.527    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X29Y21         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.311    12.838    
                         clock uncertainty           -0.168    12.670    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)        0.032    12.702    gfx_compositor_inst/bg_compositor_1/reg_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_addr_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pix_clk fall@6.734ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 4.557ns (79.058%)  route 1.207ns (20.942%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.793ns = ( 12.527 - 6.734 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.607     6.140    display_timings_inst/pix_clk_BUFG
    SLICE_X31Y22         FDSE                                         r  display_timings_inst/o_sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDSE (Prop_fdse_C_Q)         0.419     6.559 r  display_timings_inst/o_sy_reg[9]/Q
                         net (fo=17, routed)          0.602     7.161    gfx_compositor_inst/bg_compositor_1/Q[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[0])
                                                      4.014    11.175 r  gfx_compositor_inst/bg_compositor_1/reg_addr2/P[0]
                         net (fo=1, routed)           0.606    11.780    display_timings_inst/P[0]
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.904 r  display_timings_inst/reg_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    11.904    gfx_compositor_inst/bg_compositor_1/reg_addr_reg[14]_3[0]
    SLICE_X29Y21         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.257    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.340 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    10.945    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.036 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.491    12.527    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X29Y21         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.311    12.838    
                         clock uncertainty           -0.168    12.670    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)        0.035    12.705    gfx_compositor_inst/bg_compositor_1/reg_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_addr_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pix_clk fall@6.734ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 4.557ns (79.281%)  route 1.191ns (20.719%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.793ns = ( 12.527 - 6.734 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.607     6.140    display_timings_inst/pix_clk_BUFG
    SLICE_X31Y22         FDSE                                         r  display_timings_inst/o_sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDSE (Prop_fdse_C_Q)         0.419     6.559 r  display_timings_inst/o_sy_reg[9]/Q
                         net (fo=17, routed)          0.602     7.161    gfx_compositor_inst/bg_compositor_1/Q[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      4.014    11.175 r  gfx_compositor_inst/bg_compositor_1/reg_addr2/P[6]
                         net (fo=1, routed)           0.589    11.764    gfx_compositor_inst/bg_compositor_1/data1[6]
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.888 r  gfx_compositor_inst/bg_compositor_1/reg_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    11.888    gfx_compositor_inst/bg_compositor_1/reg_addr[6]_i_1_n_0
    SLICE_X29Y21         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.257    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.340 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    10.945    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.036 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.491    12.527    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X29Y21         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.311    12.838    
                         clock uncertainty           -0.168    12.670    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)        0.034    12.704    gfx_compositor_inst/bg_compositor_1/reg_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_addr_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pix_clk fall@6.734ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 4.557ns (80.450%)  route 1.107ns (19.550%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 12.524 - 6.734 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.607     6.140    display_timings_inst/pix_clk_BUFG
    SLICE_X31Y22         FDSE                                         r  display_timings_inst/o_sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDSE (Prop_fdse_C_Q)         0.419     6.559 r  display_timings_inst/o_sy_reg[9]/Q
                         net (fo=17, routed)          0.602     7.161    gfx_compositor_inst/bg_compositor_1/Q[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      4.014    11.175 r  gfx_compositor_inst/bg_compositor_1/reg_addr2/P[14]
                         net (fo=1, routed)           0.506    11.680    display_timings_inst/P[5]
    SLICE_X27Y23         LUT5 (Prop_lut5_I4_O)        0.124    11.804 r  display_timings_inst/reg_addr[14]_i_2/O
                         net (fo=1, routed)           0.000    11.804    gfx_compositor_inst/bg_compositor_1/reg_addr_reg[14]_3[6]
    SLICE_X27Y23         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.257    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.340 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    10.945    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.036 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         1.488    12.524    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X27Y23         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_addr_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.311    12.835    
                         clock uncertainty           -0.168    12.667    
    SLICE_X27Y23         FDRE (Setup_fdre_C_D)        0.035    12.702    gfx_compositor_inst/bg_compositor_1/reg_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -11.804    
  -------------------------------------------------------------------
                         slack                                  0.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/async_reset_instance/rst_shf_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.640    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.690 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.175    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.585     1.785    dvi_out/async_reset_instance/pix_clk_BUFG
    SLICE_X39Y30         FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.926 r  dvi_out/async_reset_instance/rst_shf_reg[0]/Q
                         net (fo=1, routed)           0.056     1.982    dvi_out/async_reset_instance/rst_shf[0]
    SLICE_X39Y30         FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.867    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.448    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.477 r  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.854     2.331    dvi_out/async_reset_instance/pix_clk_BUFG
    SLICE_X39Y30         FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
                         clock pessimism             -0.546     1.785    
    SLICE_X39Y30         FDPE (Hold_fdpe_C_D)         0.075     1.860    dvi_out/async_reset_instance/rst_shf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk fall@6.734ns - pix_clk fall@6.734ns)
  Data Path Delay:        0.263ns  (logic 0.146ns (55.509%)  route 0.117ns (44.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 9.035 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 8.491 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     6.933 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.374    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     7.424 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     7.909    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.935 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.557     8.491    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X29Y29         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.146     8.637 r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[10]/Q
                         net (fo=1, routed)           0.117     8.754    gfx_compositor_inst/bg_compositor_1/reg_next_tile[10]
    SLICE_X30Y29         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     7.121 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     7.601    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.654 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     8.182    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.211 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.824     9.035    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X30Y29         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.511     8.524    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.079     8.603    gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[10]
  -------------------------------------------------------------------
                         required time                         -8.603    
                         arrival time                           8.754    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk fall@6.734ns - pix_clk fall@6.734ns)
  Data Path Delay:        0.255ns  (logic 0.146ns (57.150%)  route 0.109ns (42.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 9.036 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 8.491 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     6.933 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.374    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     7.424 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     7.909    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.935 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.557     8.491    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X29Y29         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.146     8.637 r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[12]/Q
                         net (fo=1, routed)           0.109     8.747    gfx_compositor_inst/bg_compositor_1/reg_next_tile[12]
    SLICE_X31Y30         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     7.121 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     7.601    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.654 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     8.182    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.211 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.825     9.036    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X31Y30         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.511     8.525    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.054     8.579    gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[12]
  -------------------------------------------------------------------
                         required time                         -8.579    
                         arrival time                           8.747    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk fall@6.734ns - pix_clk fall@6.734ns)
  Data Path Delay:        0.275ns  (logic 0.167ns (60.689%)  route 0.108ns (39.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 9.035 - 6.734 ) 
    Source Clock Delay      (SCD):    1.756ns = ( 8.490 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     6.933 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.374    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     7.424 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     7.909    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.935 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.556     8.490    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X30Y28         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.167     8.657 r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[5]/Q
                         net (fo=1, routed)           0.108     8.765    gfx_compositor_inst/bg_compositor_1/reg_next_tile[5]
    SLICE_X30Y29         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     7.121 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     7.601    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.654 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     8.182    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.211 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.824     9.035    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X30Y29         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.530     8.505    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.080     8.585    gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.585    
                         arrival time                           8.765    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk fall@6.734ns - pix_clk fall@6.734ns)
  Data Path Delay:        0.254ns  (logic 0.133ns (52.447%)  route 0.121ns (47.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 9.036 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 8.491 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     6.933 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.374    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     7.424 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     7.909    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.935 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.557     8.491    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X29Y29         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.133     8.624 r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[15]/Q
                         net (fo=1, routed)           0.121     8.745    gfx_compositor_inst/bg_compositor_1/reg_next_tile[15]
    SLICE_X31Y30         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     7.121 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     7.601    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.654 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     8.182    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.211 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.825     9.036    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X31Y30         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.511     8.525    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.029     8.554    gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[15]
  -------------------------------------------------------------------
                         required time                         -8.554    
                         arrival time                           8.745    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk fall@6.734ns - pix_clk fall@6.734ns)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.821%)  route 0.159ns (52.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 9.035 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 8.491 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     6.933 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.374    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     7.424 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     7.909    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.935 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.557     8.491    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X29Y29         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.146     8.637 r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[11]/Q
                         net (fo=1, routed)           0.159     8.796    gfx_compositor_inst/bg_compositor_1/reg_next_tile[11]
    SLICE_X30Y29         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     7.121 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     7.601    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.654 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     8.182    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.211 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.824     9.035    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X30Y29         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.511     8.524    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.080     8.604    gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[11]
  -------------------------------------------------------------------
                         required time                         -8.604    
                         arrival time                           8.796    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk fall@6.734ns - pix_clk fall@6.734ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 9.035 - 6.734 ) 
    Source Clock Delay      (SCD):    1.756ns = ( 8.490 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     6.933 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.374    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     7.424 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     7.909    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.935 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.556     8.490    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X30Y28         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.167     8.657 r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[6]/Q
                         net (fo=1, routed)           0.110     8.767    gfx_compositor_inst/bg_compositor_1/reg_next_tile[6]
    SLICE_X30Y29         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     7.121 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     7.601    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.654 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     8.182    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.211 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.824     9.035    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X30Y29         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.530     8.505    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.064     8.569    gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.569    
                         arrival time                           8.767    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk fall@6.734ns - pix_clk fall@6.734ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 9.031 - 6.734 ) 
    Source Clock Delay      (SCD):    1.756ns = ( 8.490 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     6.933 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.374    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     7.424 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     7.909    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.935 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.556     8.490    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X30Y27         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.167     8.657 r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[1]/Q
                         net (fo=1, routed)           0.110     8.767    gfx_compositor_inst/bg_compositor_1/reg_next_tile[1]
    SLICE_X30Y26         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     7.121 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     7.601    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.654 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     8.182    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.211 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.820     9.031    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X30Y26         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.530     8.501    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.063     8.564    gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.564    
                         arrival time                           8.767    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk fall@6.734ns - pix_clk fall@6.734ns)
  Data Path Delay:        0.272ns  (logic 0.167ns (61.358%)  route 0.105ns (38.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 9.036 - 6.734 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 8.492 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     6.933 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.374    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     7.424 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     7.909    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.935 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.558     8.492    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X30Y30         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.167     8.659 r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[0]/Q
                         net (fo=1, routed)           0.105     8.764    gfx_compositor_inst/bg_compositor_1/reg_next_tile[0]
    SLICE_X31Y30         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     7.121 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     7.601    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.654 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     8.182    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.211 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.825     9.036    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X31Y30         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.531     8.505    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.053     8.558    gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.558    
                         arrival time                           8.764    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk fall@6.734ns - pix_clk fall@6.734ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 9.031 - 6.734 ) 
    Source Clock Delay      (SCD):    1.756ns = ( 8.490 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     6.933 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     7.374    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     7.424 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     7.909    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.935 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.556     8.490    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X30Y27         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.167     8.657 r  gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[3]/Q
                         net (fo=1, routed)           0.110     8.767    gfx_compositor_inst/bg_compositor_1/reg_next_tile[3]
    SLICE_X30Y26         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk fall edge)    6.734     6.734 f  
    H4                                                0.000     6.734 f  CLK (IN)
                         net (fo=0)                   0.000     6.734    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     7.121 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     7.601    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.654 f  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     8.182    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.211 f  pix_clk_BUFG_inst/O
                         net (fo=183, routed)         0.820     9.031    gfx_compositor_inst/bg_compositor_1/pix_clk_BUFG
    SLICE_X30Y26         FDRE                                         r  gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.530     8.501    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.056     8.557    gfx_compositor_inst/bg_compositor_1/reg_curr_tile_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.557    
                         arrival time                           8.767    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y2      gfx_compositor_inst/simple_ram_1/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y7      gfx_compositor_inst/simple_ram_1/mem_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y8      gfx_compositor_inst/simple_ram_1/mem_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y6      gfx_compositor_inst/simple_ram_1/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y9      gfx_compositor_inst/simple_ram_1/mem_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y3      gfx_compositor_inst/simple_ram_1/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y5      gfx_compositor_inst/simple_ram_1/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y4      gfx_compositor_inst/simple_ram_1/mem_reg_0_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    pix_clk_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y32     dvi_out/serialize_ch0/master10/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y34     dvi_out/encode_ch0/bias_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X33Y33     dvi_out/encode_ch0/bias_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X35Y34     dvi_out/encode_ch0/bias_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X33Y34     dvi_out/encode_ch0/bias_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X29Y21     gfx_compositor_inst/bg_compositor_1/reg_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X29Y22     gfx_compositor_inst/bg_compositor_1/reg_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X29Y22     gfx_compositor_inst/bg_compositor_1/reg_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X29Y21     gfx_compositor_inst/bg_compositor_1/reg_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X29Y23     gfx_compositor_inst/bg_compositor_1/reg_addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X29Y20     gfx_compositor_inst/bg_compositor_1/reg_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X30Y21     gfx_compositor_inst/bg_compositor_1/reg_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X31Y28     gfx_compositor_inst/bg_compositor_1/reg_next_tile_attr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X31Y28     gfx_compositor_inst/bg_compositor_1/reg_next_tile_attr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X30Y28     gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X30Y28     gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X30Y28     gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X30Y28     gfx_compositor_inst/bg_compositor_1/reg_next_tile_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X31Y21     gfx_compositor_inst/bg_compositor_1/reg_tile_number_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X31Y21     gfx_compositor_inst/bg_compositor_1/reg_tile_number_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X31Y21     gfx_compositor_inst/bg_compositor_1/reg_tile_number_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk_5x
  To Clock:  pix_clk_5x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk_5x
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    display_clocks_inst/i_clk_hs_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y32     dvi_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y31     dvi_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y30     dvi_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y29     dvi_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y28     dvi_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y27     dvi_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y26     dvi_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y25     dvi_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



