(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2020-05-02T01:21:13Z")
 (DESIGN "Serial USB Test")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.3")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Serial USB Test")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL_RTC\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA_RTC\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PRS\:sC16\:PRSdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PRS\:sC16\:PRSdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb tx_int.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb rx_int.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Dial\:Cnt8\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb enc_sw_int.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PRS\:ClkSp\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PRS\:sC16\:PRSdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PRS\:sC16\:PRSdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2CRTC\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT enc_a\(0\).fb \\Dial\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.281:6.281:6.281))
    (INTERCONNECT enc_b\(0\).fb \\Dial\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.926:5.926:5.926))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Cnt8\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Cnt8\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Cnt8\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Cnt8\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Cnt8\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Net_1276\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_2.q Tx_1\(0\).pin_input (6.462:6.462:6.462))
    (INTERCONNECT enc_sw\(0\).fb enc_sw_int.interrupt (7.597:7.597:7.597))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_2 (6.745:6.745:6.745))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_3 (5.263:5.263:5.263))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (5.263:5.263:5.263))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_1 (5.263:5.263:5.263))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_9 (6.027:6.027:6.027))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_8 (6.027:6.027:6.027))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_6 (5.263:5.263:5.263))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxSts\\.interrupt tx_int.interrupt (8.587:8.587:8.587))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxSts\\.interrupt rx_int.interrupt (8.134:8.134:8.134))
    (INTERCONNECT SCL_RTC\(0\).pad_out SCL_RTC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA_RTC\(0\).pad_out SDA_RTC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\Dial\:Cnt8\:CounterUDB\:prevCompare\\.main_0 (3.798:3.798:3.798))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\Dial\:Cnt8\:CounterUDB\:status_0\\.main_0 (6.550:6.550:6.550))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Dial\:Cnt8\:CounterUDB\:count_enable\\.main_0 (6.352:6.352:6.352))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:count_enable\\.q \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_1 (2.313:2.313:2.313))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:count_stored_i\\.q \\Dial\:Cnt8\:CounterUDB\:count_enable\\.main_1 (2.285:2.285:2.285))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\Dial\:Cnt8\:CounterUDB\:overflow_reg_i\\.main_0 (6.998:6.998:6.998))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\Dial\:Cnt8\:CounterUDB\:reload\\.main_2 (3.470:3.470:3.470))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\Dial\:Cnt8\:CounterUDB\:status_2\\.main_0 (7.919:7.919:7.919))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\Dial\:Net_1276\\.main_1 (6.999:6.999:6.999))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:overflow_reg_i\\.q \\Dial\:Cnt8\:CounterUDB\:status_2\\.main_1 (2.912:2.912:2.912))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:prevCompare\\.q \\Dial\:Cnt8\:CounterUDB\:status_0\\.main_1 (6.378:6.378:6.378))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:prevCompare\\.q \\Dial\:Net_530\\.main_2 (8.825:8.825:8.825))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:prevCompare\\.q \\Dial\:Net_611\\.main_2 (8.271:8.271:8.271))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:reload\\.q \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_0 (2.310:2.310:2.310))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:status_0\\.q \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.315:2.315:2.315))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\Dial\:Cnt8\:CounterUDB\:reload\\.main_1 (4.323:4.323:4.323))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (7.704:7.704:7.704))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\Dial\:Cnt8\:CounterUDB\:status_3\\.main_0 (9.065:9.065:9.065))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\Dial\:Cnt8\:CounterUDB\:underflow_reg_i\\.main_0 (3.660:3.660:3.660))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\Dial\:Net_1276\\.main_0 (7.718:7.718:7.718))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:status_2\\.q \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.925:2.925:2.925))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:status_3\\.q \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (3.648:3.648:3.648))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_blk_stat_comb \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (6.145:6.145:6.145))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_bus_stat_comb \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (6.178:6.178:6.178))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:underflow_reg_i\\.q \\Dial\:Cnt8\:CounterUDB\:status_3\\.main_1 (7.373:7.373:7.373))
    (INTERCONNECT \\Dial\:Net_1203\\.q \\Dial\:Cnt8\:CounterUDB\:count_enable\\.main_2 (2.589:2.589:2.589))
    (INTERCONNECT \\Dial\:Net_1203\\.q \\Dial\:Cnt8\:CounterUDB\:count_stored_i\\.main_0 (2.587:2.587:2.587))
    (INTERCONNECT \\Dial\:Net_1203\\.q \\Dial\:Net_1203\\.main_1 (2.589:2.589:2.589))
    (INTERCONNECT \\Dial\:Net_1251\\.q \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_2 (6.930:6.930:6.930))
    (INTERCONNECT \\Dial\:Net_1251\\.q \\Dial\:Net_1251\\.main_0 (5.996:5.996:5.996))
    (INTERCONNECT \\Dial\:Net_1251\\.q \\Dial\:Net_1251_split\\.main_0 (9.758:9.758:9.758))
    (INTERCONNECT \\Dial\:Net_1251\\.q \\Dial\:Net_530\\.main_1 (8.096:8.096:8.096))
    (INTERCONNECT \\Dial\:Net_1251\\.q \\Dial\:Net_611\\.main_1 (8.092:8.092:8.092))
    (INTERCONNECT \\Dial\:Net_1251_split\\.q \\Dial\:Net_1251\\.main_7 (7.586:7.586:7.586))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:Cnt8\:CounterUDB\:reload\\.main_0 (9.462:9.462:9.462))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.reset (8.866:8.866:8.866))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:Net_1203\\.main_0 (9.462:9.462:9.462))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:Net_1251\\.main_1 (10.403:10.403:10.403))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:Net_1251_split\\.main_1 (6.355:6.355:6.355))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:Net_1260\\.main_0 (8.304:8.304:8.304))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:bQuadDec\:Stsreg\\.status_2 (9.634:9.634:9.634))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:bQuadDec\:error\\.main_0 (8.799:8.799:8.799))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:bQuadDec\:state_0\\.main_0 (10.383:10.383:10.383))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:bQuadDec\:state_1\\.main_0 (9.474:9.474:9.474))
    (INTERCONNECT \\Dial\:Net_1276\\.q \\Dial\:Net_530\\.main_0 (3.090:3.090:3.090))
    (INTERCONNECT \\Dial\:Net_1276\\.q \\Dial\:Net_611\\.main_0 (3.099:3.099:3.099))
    (INTERCONNECT \\Dial\:Net_530\\.q \\Dial\:bQuadDec\:Stsreg\\.status_0 (4.430:4.430:4.430))
    (INTERCONNECT \\Dial\:Net_611\\.q \\Dial\:bQuadDec\:Stsreg\\.status_1 (4.423:4.423:4.423))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:Net_1203\\.main_4 (8.756:8.756:8.756))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:Net_1251\\.main_4 (6.902:6.902:6.902))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:Net_1251_split\\.main_4 (6.970:6.970:6.970))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:Net_1260\\.main_1 (5.548:5.548:5.548))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:bQuadDec\:Stsreg\\.status_3 (8.611:8.611:8.611))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:bQuadDec\:error\\.main_3 (3.757:3.757:3.757))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:bQuadDec\:state_0\\.main_3 (6.889:6.889:6.889))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:bQuadDec\:state_1\\.main_3 (8.771:8.771:8.771))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_delayed_0\\.q \\Dial\:bQuadDec\:quad_A_delayed_1\\.main_0 (8.346:8.346:8.346))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_delayed_0\\.q \\Dial\:bQuadDec\:quad_A_filt\\.main_0 (9.259:9.259:9.259))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_delayed_1\\.q \\Dial\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.908:2.908:2.908))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_delayed_1\\.q \\Dial\:bQuadDec\:quad_A_filt\\.main_1 (2.908:2.908:2.908))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_delayed_2\\.q \\Dial\:bQuadDec\:quad_A_filt\\.main_2 (2.293:2.293:2.293))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_filt\\.q \\Dial\:Net_1203\\.main_2 (5.687:5.687:5.687))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_filt\\.q \\Dial\:Net_1251\\.main_2 (4.587:4.587:4.587))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_filt\\.q \\Dial\:Net_1251_split\\.main_2 (8.631:8.631:8.631))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_filt\\.q \\Dial\:bQuadDec\:error\\.main_1 (6.969:6.969:6.969))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_filt\\.q \\Dial\:bQuadDec\:quad_A_filt\\.main_3 (3.471:3.471:3.471))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_filt\\.q \\Dial\:bQuadDec\:state_0\\.main_1 (4.607:4.607:4.607))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_filt\\.q \\Dial\:bQuadDec\:state_1\\.main_1 (5.675:5.675:5.675))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_delayed_0\\.q \\Dial\:bQuadDec\:quad_B_delayed_1\\.main_0 (6.736:6.736:6.736))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_delayed_0\\.q \\Dial\:bQuadDec\:quad_B_filt\\.main_0 (7.455:7.455:7.455))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_delayed_1\\.q \\Dial\:bQuadDec\:quad_B_delayed_2\\.main_0 (3.155:3.155:3.155))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_delayed_1\\.q \\Dial\:bQuadDec\:quad_B_filt\\.main_1 (6.959:6.959:6.959))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_delayed_2\\.q \\Dial\:bQuadDec\:quad_B_filt\\.main_2 (6.541:6.541:6.541))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_filt\\.q \\Dial\:Net_1203\\.main_3 (5.560:5.560:5.560))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_filt\\.q \\Dial\:Net_1251\\.main_3 (4.463:4.463:4.463))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_filt\\.q \\Dial\:Net_1251_split\\.main_3 (8.982:8.982:8.982))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_filt\\.q \\Dial\:bQuadDec\:error\\.main_2 (7.318:7.318:7.318))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_filt\\.q \\Dial\:bQuadDec\:quad_B_filt\\.main_3 (3.406:3.406:3.406))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_filt\\.q \\Dial\:bQuadDec\:state_0\\.main_2 (4.483:4.483:4.483))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_filt\\.q \\Dial\:bQuadDec\:state_1\\.main_2 (5.540:5.540:5.540))
    (INTERCONNECT \\Dial\:bQuadDec\:state_0\\.q \\Dial\:Net_1203\\.main_6 (5.995:5.995:5.995))
    (INTERCONNECT \\Dial\:bQuadDec\:state_0\\.q \\Dial\:Net_1251\\.main_6 (4.684:4.684:4.684))
    (INTERCONNECT \\Dial\:bQuadDec\:state_0\\.q \\Dial\:Net_1251_split\\.main_6 (10.387:10.387:10.387))
    (INTERCONNECT \\Dial\:bQuadDec\:state_0\\.q \\Dial\:Net_1260\\.main_3 (10.432:10.432:10.432))
    (INTERCONNECT \\Dial\:bQuadDec\:state_0\\.q \\Dial\:bQuadDec\:error\\.main_5 (8.112:8.112:8.112))
    (INTERCONNECT \\Dial\:bQuadDec\:state_0\\.q \\Dial\:bQuadDec\:state_0\\.main_5 (6.259:6.259:6.259))
    (INTERCONNECT \\Dial\:bQuadDec\:state_0\\.q \\Dial\:bQuadDec\:state_1\\.main_5 (5.428:5.428:5.428))
    (INTERCONNECT \\Dial\:bQuadDec\:state_1\\.q \\Dial\:Net_1203\\.main_5 (4.647:4.647:4.647))
    (INTERCONNECT \\Dial\:bQuadDec\:state_1\\.q \\Dial\:Net_1251\\.main_5 (7.296:7.296:7.296))
    (INTERCONNECT \\Dial\:bQuadDec\:state_1\\.q \\Dial\:Net_1251_split\\.main_5 (8.915:8.915:8.915))
    (INTERCONNECT \\Dial\:bQuadDec\:state_1\\.q \\Dial\:Net_1260\\.main_2 (8.158:8.158:8.158))
    (INTERCONNECT \\Dial\:bQuadDec\:state_1\\.q \\Dial\:bQuadDec\:error\\.main_4 (8.890:8.890:8.890))
    (INTERCONNECT \\Dial\:bQuadDec\:state_1\\.q \\Dial\:bQuadDec\:state_0\\.main_4 (7.285:7.285:7.285))
    (INTERCONNECT \\Dial\:bQuadDec\:state_1\\.q \\Dial\:bQuadDec\:state_1\\.main_4 (6.212:6.212:6.212))
    (INTERCONNECT SCL_RTC\(0\).fb \\I2CRTC\:bI2C_UDB\:clk_eq_reg\\.main_0 (4.608:4.608:4.608))
    (INTERCONNECT SCL_RTC\(0\).fb \\I2CRTC\:bI2C_UDB\:scl_in_reg\\.main_0 (4.608:4.608:4.608))
    (INTERCONNECT SDA_RTC\(0\).fb \\I2CRTC\:bI2C_UDB\:sda_in_reg\\.main_0 (4.599:4.599:4.599))
    (INTERCONNECT SDA_RTC\(0\).fb \\I2CRTC\:bI2C_UDB\:status_1\\.main_6 (4.599:4.599:4.599))
    (INTERCONNECT \\I2CRTC\:Net_643_3\\.q SCL_RTC\(0\).pin_input (9.274:9.274:9.274))
    (INTERCONNECT \\I2CRTC\:Net_643_3\\.q \\I2CRTC\:bI2C_UDB\:clk_eq_reg\\.main_1 (6.497:6.497:6.497))
    (INTERCONNECT \\I2CRTC\:Net_643_3\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_8 (5.296:5.296:5.296))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:StsReg\\.interrupt \\I2CRTC\:I2C_IRQ\\.interrupt (5.487:5.487:5.487))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:Net_643_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:StsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:clk_eq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:clkgen_tc2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:m_reset\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:m_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:m_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:m_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:m_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:m_state_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:scl_in_last2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:scl_in_last_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:scl_in_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:sda_in_last2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:sda_in_last_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:sda_in_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:sda_x_wire\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.q \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.main_6 (2.238:2.238:2.238))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clk_eq_reg\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.main_6 (4.334:4.334:4.334))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.cl1_comb \\I2CRTC\:Net_643_3\\.main_0 (5.176:5.176:5.176))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:Net_643_3\\.main_7 (4.671:4.671:4.671))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:clkgen_tc2_reg\\.main_1 (4.608:4.608:4.608))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_7 (5.548:5.548:5.548))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.main_6 (5.049:5.049:5.049))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_7 (2.631:2.631:2.631))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_10 (5.608:5.608:5.608))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_7 (6.646:6.646:6.646))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_2\\.main_4 (5.932:5.932:5.932))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_10 (8.033:8.033:8.033))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_10 (5.049:5.049:5.049))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_10 (5.373:5.373:5.373))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_8 (6.662:6.662:6.662))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc2_reg\\.q \\I2CRTC\:sda_x_wire\\.main_10 (2.283:2.283:2.283))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.main_0 (4.901:4.901:4.901))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_1\\.main_0 (2.296:2.296:2.296))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_0\\.main_0 (3.972:3.972:3.972))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cnt_reset\\.q \\I2CRTC\:Net_643_3\\.main_8 (2.832:2.832:2.832))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cnt_reset\\.q \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.main_2 (3.743:3.743:3.743))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cnt_reset\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_1\\.main_1 (6.322:6.322:6.322))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cnt_reset\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_0\\.main_3 (4.653:4.653:4.653))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_1 \\I2CRTC\:bI2C_UDB\:m_reset\\.main_0 (2.935:2.935:2.935))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_2 \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_2 (2.315:2.315:2.315))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_2 \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_2 (4.733:4.733:4.733))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_2 (3.193:3.193:3.193))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2CRTC\:bI2C_UDB\:m_state_4\\.main_0 (4.897:4.897:4.897))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2CRTC\:sda_x_wire\\.main_1 (4.900:4.900:4.900))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_2 (6.992:6.992:6.992))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_1 (5.879:5.879:5.879))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_1 (7.001:7.001:7.001))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_1 (9.408:9.408:9.408))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_1 (2.783:2.783:2.783))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_0 (3.671:3.671:3.671))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_0 (2.795:2.795:2.795))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_0 (5.213:5.213:5.213))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_7 \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_0 (2.301:2.301:2.301))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.q \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.cs_addr_0 (3.674:3.674:3.674))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_1\\.q \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.cs_addr_1 (2.292:2.292:2.292))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_0\\.q \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.cs_addr_0 (2.320:2.320:2.320))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.cs_addr_1 (4.165:4.165:4.165))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.main_0 (4.739:4.739:4.739))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2CRTC\:bI2C_UDB\:status_0\\.main_1 (3.236:3.236:3.236))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_1 (3.236:3.236:3.236))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.q \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.main_2 (2.318:2.318:2.318))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_11 (4.155:4.155:4.155))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_11 (4.651:4.651:4.651))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_11 (4.709:4.709:4.709))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_11 (4.166:4.166:4.166))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.q \\I2CRTC\:sda_x_wire\\.main_9 (4.151:4.151:4.151))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:Net_643_3\\.main_6 (5.037:5.037:5.037))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.main_5 (6.100:6.100:6.100))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.main_1 (3.542:3.542:3.542))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:clkgen_tc2_reg\\.main_0 (5.012:5.012:5.012))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.main_1 (2.612:2.612:2.612))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_6 (3.567:3.567:3.567))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_9 (5.138:5.138:5.138))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_6 (5.723:5.723:5.723))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_2\\.main_3 (5.016:5.016:5.016))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_9 (6.173:6.173:6.173))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_9 (4.160:4.160:4.160))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_4\\.main_5 (5.016:5.016:5.016))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_9 (5.035:5.035:5.035))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:status_0\\.main_6 (6.735:6.735:6.735))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_7 (6.088:6.088:6.088))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:status_2\\.main_6 (3.579:3.579:3.579))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_7 (6.735:6.735:6.735))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:sda_x_wire\\.main_8 (5.012:5.012:5.012))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:Net_643_3\\.main_5 (7.533:7.533:7.533))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_4 (6.929:6.929:6.929))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.main_5 (5.079:5.079:5.079))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.main_5 (6.388:6.388:6.388))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_5 (4.522:4.522:4.522))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_8 (5.721:5.721:5.721))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_5 (8.282:8.282:8.282))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_8 (7.721:7.721:7.721))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_8 (6.388:6.388:6.388))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:m_state_4\\.main_4 (5.875:5.875:5.875))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_8 (7.531:7.531:7.531))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_5 (6.930:6.930:6.930))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:status_2\\.main_5 (3.505:3.505:3.505))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_6 (7.284:7.284:7.284))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:status_4\\.main_4 (6.388:6.388:6.388))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:sda_x_wire\\.main_7 (5.874:5.874:5.874))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_8 (3.668:3.668:3.668))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:Net_643_3\\.main_4 (11.097:11.097:11.097))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_3 (10.925:10.925:10.925))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.main_4 (5.480:5.480:5.480))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.main_4 (4.566:4.566:4.566))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_4 (12.407:12.407:12.407))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_7 (4.553:4.553:4.553))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_4 (4.745:4.745:4.745))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_7 (4.050:4.050:4.050))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_7 (4.566:4.566:4.566))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:m_state_4\\.main_3 (9.831:9.831:9.831))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_7 (10.422:10.422:10.422))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:status_0\\.main_5 (4.746:4.746:4.746))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_4 (10.925:10.925:10.925))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:status_2\\.main_4 (10.984:10.984:10.984))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_5 (4.746:4.746:4.746))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:status_4\\.main_3 (4.566:4.566:4.566))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:sda_x_wire\\.main_6 (11.117:11.117:11.117))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:Net_643_3\\.main_3 (3.848:3.848:3.848))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_2 (4.897:4.897:4.897))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.main_3 (8.335:8.335:8.335))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.main_3 (9.035:9.035:9.035))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_3 (5.531:5.531:5.531))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_6 (8.769:8.769:8.769))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_3 (10.682:10.682:10.682))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_2\\.main_2 (3.831:3.831:3.831))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_6 (10.697:10.697:10.697))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_6 (9.035:9.035:9.035))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_4\\.main_2 (3.831:3.831:3.831))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_6 (4.279:4.279:4.279))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:status_0\\.main_4 (10.679:10.679:10.679))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_3 (4.901:4.901:4.901))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:status_2\\.main_3 (5.218:5.218:5.218))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_4 (10.679:10.679:10.679))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:status_4\\.main_2 (9.035:9.035:9.035))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:sda_x_wire\\.main_5 (4.846:4.846:4.846))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.q \\I2CRTC\:bI2C_UDB\:m_state_2\\.main_5 (5.149:5.149:5.149))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:Net_643_3\\.main_2 (8.585:8.585:8.585))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_1 (8.687:8.687:8.687))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.main_2 (5.989:5.989:5.989))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_0\\.main_2 (6.003:6.003:6.003))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.main_2 (6.615:6.615:6.615))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_2 (5.802:5.802:5.802))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_5 (3.972:3.972:3.972))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_2 (6.126:6.126:6.126))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:m_state_2\\.main_1 (7.608:7.608:7.608))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_5 (6.139:6.139:6.139))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_5 (6.615:6.615:6.615))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_5 (8.044:8.044:8.044))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:status_0\\.main_3 (4.868:4.868:4.868))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_2 (8.690:8.690:8.690))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:status_2\\.main_2 (5.810:5.810:5.810))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_3 (4.868:4.868:4.868))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:status_4\\.main_1 (6.615:6.615:6.615))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:sda_x_wire\\.main_4 (7.604:7.604:7.604))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:Net_643_3\\.main_1 (5.831:5.831:5.831))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_0 (6.886:6.886:6.886))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.main_1 (7.800:7.800:7.800))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_0\\.main_1 (7.785:7.785:7.785))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.main_1 (11.423:11.423:11.423))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_1 (6.721:6.721:6.721))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_4 (9.888:9.888:9.888))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_1 (11.537:11.537:11.537))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_2\\.main_0 (5.823:5.823:5.823))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_4 (11.999:11.999:11.999))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_4 (11.423:11.423:11.423))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_4\\.main_1 (5.823:5.823:5.823))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_4 (3.571:3.571:3.571))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:status_0\\.main_2 (12.551:12.551:12.551))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_1 (6.888:6.888:6.888))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:status_2\\.main_1 (5.194:5.194:5.194))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_2 (12.551:12.551:12.551))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:status_4\\.main_0 (11.423:11.423:11.423))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:sda_x_wire\\.main_3 (5.821:5.821:5.821))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.q \\I2CRTC\:bI2C_UDB\:m_state_4\\.main_6 (2.298:2.298:2.298))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_last2_reg\\.q \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.main_2 (2.676:2.676:2.676))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_last2_reg\\.q \\I2CRTC\:bI2C_UDB\:status_5\\.main_2 (2.697:2.697:2.697))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_last_reg\\.q \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.main_1 (7.042:7.042:7.042))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_last_reg\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_6 (7.043:7.043:7.043))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_last_reg\\.q \\I2CRTC\:bI2C_UDB\:scl_in_last2_reg\\.main_0 (7.071:7.071:7.071))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_last_reg\\.q \\I2CRTC\:bI2C_UDB\:status_5\\.main_1 (7.043:7.043:7.043))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_reg\\.q \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.main_0 (3.709:3.709:3.709))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_reg\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_5 (3.731:3.731:3.731))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_reg\\.q \\I2CRTC\:bI2C_UDB\:scl_in_last_reg\\.main_0 (6.604:6.604:6.604))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_reg\\.q \\I2CRTC\:bI2C_UDB\:status_5\\.main_0 (3.731:3.731:3.731))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:sda_in_last2_reg\\.q \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.main_4 (3.808:3.808:3.808))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:sda_in_last2_reg\\.q \\I2CRTC\:bI2C_UDB\:status_5\\.main_4 (3.800:3.800:3.800))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:sda_in_last_reg\\.q \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.main_3 (4.726:4.726:4.726))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:sda_in_last_reg\\.q \\I2CRTC\:bI2C_UDB\:sda_in_last2_reg\\.main_0 (2.918:2.918:2.918))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:sda_in_last_reg\\.q \\I2CRTC\:bI2C_UDB\:status_5\\.main_3 (4.715:4.715:4.715))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:sda_in_reg\\.q \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.route_si (6.026:6.026:6.026))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:sda_in_reg\\.q \\I2CRTC\:bI2C_UDB\:sda_in_last_reg\\.main_0 (6.021:6.021:6.021))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.so_comb \\I2CRTC\:sda_x_wire\\.main_2 (3.676:3.676:3.676))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_0\\.q \\I2CRTC\:bI2C_UDB\:StsReg\\.status_0 (6.524:6.524:6.524))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_0\\.q \\I2CRTC\:bI2C_UDB\:status_0\\.main_0 (4.377:4.377:4.377))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_1\\.q \\I2CRTC\:bI2C_UDB\:StsReg\\.status_1 (7.470:7.470:7.470))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_1\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_0 (2.232:2.232:2.232))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_2\\.q \\I2CRTC\:bI2C_UDB\:StsReg\\.status_2 (4.161:4.161:4.161))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_2\\.q \\I2CRTC\:bI2C_UDB\:status_2\\.main_0 (2.622:2.622:2.622))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_3\\.q \\I2CRTC\:bI2C_UDB\:StsReg\\.status_3 (5.771:5.771:5.771))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_3\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_4\\.q \\I2CRTC\:bI2C_UDB\:StsReg\\.status_4 (2.317:2.317:2.317))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_5\\.q \\I2CRTC\:bI2C_UDB\:StsReg\\.status_5 (7.429:7.429:7.429))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.main_0 (2.655:2.655:2.655))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.main_0 (3.387:3.387:3.387))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_0 (3.411:3.411:3.411))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_0 (4.462:4.462:4.462))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_3 (4.471:4.471:4.471))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_3 (3.387:3.387:3.387))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_3 (4.324:4.324:4.324))
    (INTERCONNECT \\I2CRTC\:sda_x_wire\\.q SDA_RTC\(0\).pin_input (6.048:6.048:6.048))
    (INTERCONNECT \\I2CRTC\:sda_x_wire\\.q \\I2CRTC\:sda_x_wire\\.main_0 (3.479:3.479:3.479))
    (INTERCONNECT \\PRS\:ClkSp\:CtrlReg\\.control_1 \\PRS\:genblk2\:Sync1__AND\\.main_0 (3.595:3.595:3.595))
    (INTERCONNECT \\PRS\:ClkSp\:CtrlReg\\.control_0 \\PRS\:genblk2\:Sync1__AND\\.main_1 (4.326:4.326:4.326))
    (INTERCONNECT \\PRS\:ClkSp\:CtrlReg\\.control_0 \\PRS\:sC16\:PRSdp\:u0\\.cs_addr_0 (2.689:2.689:2.689))
    (INTERCONNECT \\PRS\:ClkSp\:CtrlReg\\.control_0 \\PRS\:sC16\:PRSdp\:u1\\.cs_addr_0 (2.684:2.684:2.684))
    (INTERCONNECT \\PRS\:genblk2\:Sync1__AND\\.q \\PRS\:sC16\:PRSdp\:u0\\.clk_en (3.927:3.927:3.927))
    (INTERCONNECT \\PRS\:genblk2\:Sync1__AND\\.q \\PRS\:sC16\:PRSdp\:u1\\.clk_en (3.931:3.931:3.931))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (6.673:6.673:6.673))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (2.296:2.296:2.296))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (6.351:6.351:6.351))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (6.351:6.351:6.351))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (3.214:3.214:3.214))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (6.351:6.351:6.351))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_2 (2.235:2.235:2.235))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (2.235:2.235:2.235))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_8 (3.147:3.147:3.147))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (2.235:2.235:2.235))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (3.576:3.576:3.576))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (3.599:3.599:3.599))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (3.599:3.599:3.599))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (3.576:3.576:3.576))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (2.517:2.517:2.517))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.523:2.523:2.523))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (2.898:2.898:2.898))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_1 (2.891:2.891:2.891))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_1 (3.069:3.069:3.069))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (3.059:3.059:3.059))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_0 (2.889:2.889:2.889))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_0 (3.068:3.068:3.068))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (3.057:3.057:3.057))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_7 (2.800:2.800:2.800))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_7 (2.800:2.800:2.800))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (4.384:4.384:4.384))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_6 (5.788:5.788:5.788))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_6 (5.788:5.788:5.788))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (4.384:4.384:4.384))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_5 (2.611:2.611:2.611))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_5 (2.611:2.611:2.611))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.314:2.314:2.314))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (3.567:3.567:3.567))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (3.605:3.605:3.605))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (2.860:2.860:2.860))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (4.727:4.727:4.727))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.867:5.867:5.867))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.228:2.228:2.228))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (4.394:4.394:4.394))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (4.394:4.394:4.394))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (5.792:5.792:5.792))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (5.792:5.792:5.792))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (4.394:4.394:4.394))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (5.792:5.792:5.792))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (6.831:6.831:6.831))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (6.814:6.814:6.814))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (3.648:3.648:3.648))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (3.648:3.648:3.648))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (4.205:4.205:4.205))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (4.205:4.205:4.205))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (3.648:3.648:3.648))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (4.205:4.205:4.205))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (4.112:4.112:4.112))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (2.612:2.612:2.612))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (2.612:2.612:2.612))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (2.612:2.612:2.612))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (3.495:3.495:3.495))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (2.930:2.930:2.930))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (3.612:3.612:3.612))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (2.331:2.331:2.331))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (3.985:3.985:3.985))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (3.470:3.470:3.470))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (6.220:6.220:6.220))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (6.170:6.170:6.170))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (7.675:7.675:7.675))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (7.631:7.631:7.631))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (10.158:10.158:10.158))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (9.211:9.211:9.211))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (10.158:10.158:10.158))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (6.897:6.897:6.897))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (9.621:9.621:9.621))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (8.380:8.380:8.380))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (6.882:6.882:6.882))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (7.648:7.648:7.648))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (3.616:3.616:3.616))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (3.616:3.616:3.616))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (3.635:3.635:3.635))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (3.635:3.635:3.635))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (3.616:3.616:3.616))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (3.635:3.635:3.635))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (2.551:2.551:2.551))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (2.559:2.559:2.559))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (4.377:4.377:4.377))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (5.222:5.222:5.222))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (5.227:5.227:5.227))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (9.180:9.180:9.180))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (6.097:6.097:6.097))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (4.806:4.806:4.806))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (7.419:7.419:7.419))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (5.204:5.204:5.204))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (5.197:5.197:5.197))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (5.204:5.204:5.204))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (8.897:8.897:8.897))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (4.674:4.674:4.674))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (7.978:7.978:7.978))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (3.734:3.734:3.734))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (6.527:6.527:6.527))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (2.978:2.978:2.978))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (2.979:2.979:2.979))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (2.978:2.978:2.978))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (4.660:4.660:4.660))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (2.834:2.834:2.834))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (7.087:7.087:7.087))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (3.544:3.544:3.544))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (6.743:6.743:6.743))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (6.737:6.737:6.737))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (6.743:6.743:6.743))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (6.215:6.215:6.215))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (3.388:3.388:3.388))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (3.610:3.610:3.610))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_2.main_0 (3.215:3.215:3.215))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.ce0 \\PRS\:sC16\:PRSdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.cl0 \\PRS\:sC16\:PRSdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.z0 \\PRS\:sC16\:PRSdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.ff0 \\PRS\:sC16\:PRSdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.ce1 \\PRS\:sC16\:PRSdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.cl1 \\PRS\:sC16\:PRSdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.z1 \\PRS\:sC16\:PRSdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.ff1 \\PRS\:sC16\:PRSdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.co_msb \\PRS\:sC16\:PRSdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.sol_msb \\PRS\:sC16\:PRSdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.cfbo \\PRS\:sC16\:PRSdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u1\\.sor \\PRS\:sC16\:PRSdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u1\\.cmsbo \\PRS\:sC16\:PRSdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT enc_a\(0\)_PAD enc_a\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT enc_b\(0\)_PAD enc_b\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT enc_sw\(0\)_PAD enc_sw\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\)_PAD LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA_RTC\(0\).pad_out SDA_RTC\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA_RTC\(0\)_PAD SDA_RTC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL_RTC\(0\).pad_out SCL_RTC\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL_RTC\(0\)_PAD SCL_RTC\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
