INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sim_1/new/digit_2_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'digit_2_adder_tb'
