Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 12 Nov 2018 15:14:58 -0000
Received: from icoremail.net (unknown [209.85.214.181])
	by mail-app2 (Coremail) with SMTP id by_KCgDXv34CXOlb0N98AQ--.38502S3;
	Mon, 12 Nov 2018 18:55:00 +0800 (CST)
Received: from mail-pl1-f181.google.com (unknown [209.85.214.181])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAH3zoAXOlb31QxAA--.568S3;
	Mon, 12 Nov 2018 18:54:56 +0800 (CST)
Received: by mail-pl1-f181.google.com with SMTP id p6-v6so4190977pll.4
        for <xuliker@zju.edu.cn>; Mon, 12 Nov 2018 02:54:56 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :cc:subject:to:references:from:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding
         :sender:precedence:list-id;
        bh=AADNQ6Na2gYYGnu4S99zYqOsg9D+NuictjDMMbVtF8E=;
        b=MpDpL26h86wY4nRxDYqBv78yLZj6aWEodlKVDYKW+pert59NYSuyOEyLhxD0LwGjQG
         UbcYtZeOSMghgQOpr4SfzUJitAs6FgbWGDzXk1clYxM08oZgnUHuybl/tulR0XuEgzUX
         OTcUtytmdLYD23GGO6t8cU/7y3JcJtgsUUUNulRZo/FIux+Y4EqFgvYnQF+sHv08sL0p
         kbIBz1CieWR4993F1hGCS08T4natnrwbuUn3BNxx5BNAqcazRmZ/GHT5PzieBRnEtYis
         aKBb6GGkHUaB2SjdROkyCKN1RpmgEDS7up29OYXFcx1D8mclvTL5sK3bC3v0CVvhV84o
         B5HQ==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gLb1ryDRjUw6xtkhsQ2NkMtYKy2Rl/OIzcVclsNrfg0Y2QQbtKV
	YqX9BTXcpp40LvBZfw9MB/nIYtOA3EeZMoBDtXs83FEQOImfAHsnFQ==
X-Received: by 2002:a17:902:a5cc:: with SMTP id t12-v6mr467205plq.298.1542020096138;
        Mon, 12 Nov 2018 02:54:56 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp3037521pjt;
        Mon, 12 Nov 2018 02:54:55 -0800 (PST)
X-Google-Smtp-Source: AJdET5cfPmpUvX/nMorKvN7NHuEyWeuFXSI9mo8OyEESYZXKjqtbkjjCwpuoVBB+m24PP0354n8r
X-Received: by 2002:a62:7e93:: with SMTP id z141-v6mr423052pfc.241.1542020095437;
        Mon, 12 Nov 2018 02:54:55 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542020095; cv=none;
        d=google.com; s=arc-20160816;
        b=IXQ7xFcsy/dYWNoirq5XfLuhfdQgHVGIImO3jIOMjGsc3fYay37HXLzevtgPK8cpMu
         nCMgxguF0EAqlY/mv/m4lcG435bsgRaWCFGa74LxgowF0LGpDPtUgLfZ0jdk6qCsstvc
         DqW3vfn2ahs7uitrPJzQ+GW9+iGlJK6G4tRP1budR/WcY+yZt62o5EtCGN7PLTAjHMms
         aQ0UzigEPf87Vt4HWgsQMMaHhjftvEUWggV3CkA/ri6D4Pxai9IRNBL3cqp5pY3kBIyJ
         bimFiCFyeSPf5TAmD/UrDfgalkKwTIITtM/RLr6m/ND/HaNAr87HjQJ6oR7246dFMgnn
         PLQA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:to:subject:cc;
        bh=AADNQ6Na2gYYGnu4S99zYqOsg9D+NuictjDMMbVtF8E=;
        b=ZnTkCGuffp1T0Mo74oIe4DHM4rQeTkMjQpQm4s/7Y3B30Hx6HfSpwxRZ5Tx42UizTr
         LeCn1qdcqmmE2rS93PnNvu0z3CRQq5f3j0zOkLU/fsfFvmGObhghryLQ1LvlhF6QD4mF
         uiw5c16RLLuQleoeqUR0dR3CSgoDT5KIqFI43O3XtX8yByw7sKBF4jmuRsK3t02WG19E
         1zLWKv0+T7VQVYzRFQgut3PFK1P4jUJFF/jTKE3HKbRbEbQf+iWEfCj/FiEdcH+DWtS2
         iTDtPIB9YlFE7BMOW0lJHimqcNBHy+dlKaw7W2Q/kN5sFVMMyQHfkfgdi9cV7hKwiGlX
         yLTQ==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id d66-v6si18306572pfc.92.2018.11.12.02.54.39;
        Mon, 12 Nov 2018 02:54:55 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729352AbeKLUqe (ORCPT <rfc822;tomnomnom1@gmail.com>
        + 99 others); Mon, 12 Nov 2018 15:46:34 -0500
Received: from mail-out.m-online.net ([212.18.0.9]:52914 "EHLO
        mail-out.m-online.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728054AbeKLUqe (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 12 Nov 2018 15:46:34 -0500
Received: from frontend01.mail.m-online.net (unknown [192.168.8.182])
        by mail-out.m-online.net (Postfix) with ESMTP id 42tng654mgz1qvvt;
        Mon, 12 Nov 2018 11:53:36 +0100 (CET)
Received: from localhost (dynscan1.mnet-online.de [192.168.6.70])
        by mail.m-online.net (Postfix) with ESMTP id 42tng43YS5z1qtf6;
        Mon, 12 Nov 2018 11:53:36 +0100 (CET)
X-Virus-Scanned: amavisd-new at mnet-online.de
Received: from mail.mnet-online.de ([192.168.8.182])
        by localhost (dynscan1.mail.m-online.net [192.168.6.70]) (amavisd-new, port 10024)
        with ESMTP id KjC77ESDGl3l; Mon, 12 Nov 2018 11:53:34 +0100 (CET)
X-Auth-Info: bZZF1KMNtgPd/tT3wCkMy74vTuWhI+ndMlL7DNP0r/Y=
Received: from antares.denx.de (unknown [62.91.23.180])
        (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
        (No client certificate requested)
        by mail.mnet-online.de (Postfix) with ESMTPSA;
        Mon, 12 Nov 2018 11:53:34 +0100 (CET)
Cc: pn@denx.de, tglx@linutronix.de, jason@lakedaemon.net,
        marc.zyngier@arm.com, robh+dt@kernel.org, mark.rutland@arm.com,
        afaerber@suse.de, catalin.marinas@arm.com, will.deacon@arm.com,
        linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org, sravanhome@gmail.com,
        thomas.liau@actions-semi.com, mp-cs@actions-semi.com,
        linux@cubietech.com, edgar.righi@lsitec.org.br,
        laisa.costa@lsitec.org.br, guilherme.simoes@lsitec.org.br,
        mkzuffo@lsi.usp.br
Subject: Re: [PATCH v2 1/3] dt-bindings: interrupt-controller: Actions
 external interrupt controller
To: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
References: <20180812122215.1079590-1-pn@denx.de>
 <20180812122215.1079590-2-pn@denx.de>
 <20180813043406.GA16275@Mani-XPS-13-9360>
From: Parthiban Nallathambi <pn@denx.de>
Message-ID: <85137788-4d08-f2cb-5b50-b5e35dbff29e@denx.de>
Date: Mon, 12 Nov 2018 11:53:34 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.2.1
MIME-Version: 1.0
In-Reply-To: <20180813043406.GA16275@Mani-XPS-13-9360>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAH3zoAXOlb31QxAA--.568S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxCrWruw4kGw17ZF17uFW8tFb_yoW5KFyxpF
	WDCanxJF40qr13Z3yIq3W8CwsI9Fn5AF1UCws7Aay8Ar9I93saqF9rtry8uFy5CrykZr4U
	Zr4Fga4293srA3DanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPFb7Iv0xC_Zr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVWxJVW8Jr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcVAKI4
	8JMx02cVCv0xWlc7I2V7IY0VAS07AlzVAYIcxG8wCY1x0264kExVAvwVAq07x20xylc2xS
	Y4AK6IIF6r4DMxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxVW8JVW5JwCYIx
	AIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E87Iv67AKxVW0oVCq3wCYIxAI
	cVC2z280aVCY1x0267AKxVW0oVCq3wCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26cxK6c
	8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v26r1j
	6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_GFv_WrylIxkGc2Ij64
	vIr41lIxAIcVCF04k26cxKx2IYs7xG6Fyj6rWUJbIYCTnIWIevJa73UjIFyTuYvjxUhDDG
	UUUUU



On 8/13/18 6:34 AM, Manivannan Sadhasivam wrote:
> Hi Parthiban,
> 
> On Sun, Aug 12, 2018 at 02:22:13PM +0200, Parthiban Nallathambi wrote:
>> Actions Semi OWL family SoC's provides support for external interrupt
>> controller to be connected and controlled using SIRQ pins. S500, S700
>> and S900 provides 3 SIRQ lines and works independently for 3 external
>> interrupt controllers.
>>
>> Signed-off-by: Parthiban Nallathambi <pn@denx.de>
>> Signed-off-by: Saravanan Sekar <sravanhome@gmail.com>
>> ---
>>   .../interrupt-controller/actions,owl-sirq.txt      | 46 ++++++++++++++++++++++
>>   1 file changed, 46 insertions(+)
>>   create mode 100644 Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt
>>
>> diff --git a/Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt b/Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt
>> new file mode 100644
>> index 000000000000..4b8437751331
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.txt
>> @@ -0,0 +1,46 @@
>> +Actions Semi Owl SoCs SIRQ interrupt controller
>> +
>> +S500, S700 and S900 SoC's from Actions provides 3 SPI's from GIC,
>> +in which external interrupt controller can be connected. 3 SPI's
>> +45, 46, 47 from GIC are directly exposed as SIRQ. It has
>> +the following properties:
> 
> We should really document the driver here. What it does? and how the
> hierarchy is handled with GIC? etc...
> 
>> +
>> +- inputs three interrupt signal from external interrupt controller
>> +
>> +Required properties:
>> +
>> +- compatible: should be "actions,owl-sirq"
>> +- reg: physical base address of the controller and length of memory mapped.
> 
> ...length of memory mapped region?

Yes it is.

> 
>> +- interrupt-controller: identifies the node as an interrupt controller
>> +- #interrupt-cells: specifies the number of cells needed to encode an interrupt
>> +  source, should be 2.
>> +- actions,sirq-shared-reg: Applicable for S500 and S700 where SIRQ register
>> +  details are maintained at same offset/register.
>> +- actions,sirq-offset: register offset for SIRQ interrupts. When registers are
>> +  shared, all the three offsets will be same (S500 and S700).
>> +- actions,sirq-clk-sel: external interrupt controller can be either
>> +  connected to 32Khz or 24Mhz external/internal clock. This needs
> 
> Hertz should be specified as Hz.
> 
>> +  to be configured for per SIRQ line. Failing defaults to 32Khz clock.
> 
> What value needs to be specified for selecting 24MHz clock? You should
> mention the available options this property supports.

Ok, this property will be removed here and leave to default 24MHz for
all the SoC's.

> 
>> +
>> +Example for S900:
>> +
>> +sirq: interrupt-controller@e01b0000 {
>> +	compatible = "actions,owl-sirq";
>> +	reg = <0 0xe01b0000 0 0x1000>;
> 
> could be: reg = <0x0 0xe01b0000 0x0 0x1000>;

Agreed!

> 
>> +	interrupt-controller;
>> +	#interrupt-cells = <2>;
>> +	actions,sirq-clk-sel = <0 0 0>;
>> +	actions,sirq-offset = <0x200 0x528 0x52c>;
>> +};
>> +
>> +Example for S500 and S700:
>> +
>> +sirq: interrupt-controller@e01b0000 {
>> +	compatible = "actions,owl-sirq";
>> +	reg = <0 0xe01b0000 0 0x1000>;
> 
> For S500, reg base is 0xb01b0000.

Yes, agreed!

Thanks,
Parthi

> 
> Thanks
> Mani
> 
>> +	interrupt-controller;
>> +	#interrupt-cells = <2>;
>> +	actions,sirq-shared-reg;
>> +	actions,sirq-clk-sel = <0 0 0>;
>> +	actions,sirq-offset = <0x200 0x200 0x200>;
>> +};
>> -- 
>> 2.14.4
>>
>
