Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:12:06 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : LU8PEEng
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 DTU/ram_addr3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/raddress_store/inst1/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.940%)  route 0.234ns (70.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X13Y105        net (fo=5349, unset)         0.640     1.699    DTU/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.100     1.799    DTU/ram_addr3_reg[0]/Q
    RAMB18_X1Y36         net (fo=1, unset)            0.234     2.033    DTU/raddress_store/inst1/I2[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    RAMB18_X1Y36         net (fo=5349, unset)         0.959     2.259    DTU/raddress_store/inst1/clk_IBUF_BUFG
                         clock pessimism             -0.268     1.990    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.145    DTU/raddress_store/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.111ns  (arrival time - required time)
  Source:                 DTU/ram_addr3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/raddress_store/inst1/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.100ns (29.851%)  route 0.235ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X13Y105        net (fo=5349, unset)         0.640     1.699    DTU/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.100     1.799    DTU/ram_addr3_reg[1]/Q
    RAMB18_X1Y36         net (fo=1, unset)            0.235     2.034    DTU/raddress_store/inst1/I2[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    RAMB18_X1Y36         net (fo=5349, unset)         0.959     2.259    DTU/raddress_store/inst1/clk_IBUF_BUFG
                         clock pessimism             -0.268     1.990    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.145    DTU/raddress_store/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.110ns  (arrival time - required time)
  Source:                 DTU/ram_addr3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/raddress_store/inst1/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.100ns (29.762%)  route 0.236ns (70.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X13Y105        net (fo=5349, unset)         0.640     1.699    DTU/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.100     1.799    DTU/ram_addr3_reg[2]/Q
    RAMB18_X1Y36         net (fo=1, unset)            0.236     2.035    DTU/raddress_store/inst1/I2[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    RAMB18_X1Y36         net (fo=5349, unset)         0.959     2.259    DTU/raddress_store/inst1/clk_IBUF_BUFG
                         clock pessimism             -0.268     1.990    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     2.145    DTU/raddress_store/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 DTU/raddress_store/rd_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/raddress_store/inst1/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.118ns (30.971%)  route 0.263ns (69.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X16Y108        net (fo=5349, unset)         0.638     1.697    DTU/raddress_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y108        FDRE (Prop_fdre_C_Q)         0.118     1.815    DTU/raddress_store/rd_pointer_reg[2]/Q
    RAMB18_X1Y36         net (fo=5, unset)            0.263     2.078    DTU/raddress_store/inst1/I1[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    RAMB18_X1Y36         net (fo=5349, unset)         0.958     2.258    DTU/raddress_store/inst1/clk_IBUF_BUFG
                         clock pessimism             -0.268     1.989    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.172    DTU/raddress_store/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.092ns  (arrival time - required time)
  Source:                 DTU/raddress_store/rd_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/raddress_store/inst1/mem_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.118ns (30.809%)  route 0.265ns (69.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X16Y108        net (fo=5349, unset)         0.638     1.697    DTU/raddress_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y108        FDRE (Prop_fdre_C_Q)         0.118     1.815    DTU/raddress_store/rd_pointer_reg[0]/Q
    RAMB18_X1Y36         net (fo=7, unset)            0.265     2.080    DTU/raddress_store/inst1/I1[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    RAMB18_X1Y36         net (fo=5349, unset)         0.958     2.258    DTU/raddress_store/inst1/clk_IBUF_BUFG
                         clock pessimism             -0.268     1.989    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.172    DTU/raddress_store/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 MC/block_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/conBlock/n_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.083%)  route 0.117ns (53.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y154         net (fo=5349, unset)         0.619     1.678    MC/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y154         FDRE (Prop_fdre_C_Q)         0.100     1.778    MC/block_n_reg[2]/Q
    SLICE_X5Y146         net (fo=4, unset)            0.117     1.895    compBlock/conBlock/n_in[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X5Y146         net (fo=5349, unset)         0.894     2.194    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.248     1.945    
    SLICE_X5Y146         FDRE (Hold_fdre_C_D)         0.041     1.986    compBlock/conBlock/n_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 DTU/ram_addr3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/raddress_store/inst1/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.118ns (33.146%)  route 0.238ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X12Y107        net (fo=5349, unset)         0.639     1.698    DTU/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.118     1.816    DTU/ram_addr3_reg[4]/Q
    RAMB18_X1Y36         net (fo=1, unset)            0.238     2.054    DTU/raddress_store/inst1/I2[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    RAMB18_X1Y36         net (fo=5349, unset)         0.959     2.259    DTU/raddress_store/inst1/clk_IBUF_BUFG
                         clock pessimism             -0.268     1.990    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.155     2.145    DTU/raddress_store/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.090ns  (arrival time - required time)
  Source:                 DTU/raddress_store/rd_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/raddress_store/inst1/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.107ns (30.836%)  route 0.240ns (69.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X16Y108        net (fo=5349, unset)         0.638     1.697    DTU/raddress_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y108        FDRE (Prop_fdre_C_Q)         0.107     1.804    DTU/raddress_store/rd_pointer_reg[3]/Q
    RAMB18_X1Y36         net (fo=4, unset)            0.240     2.044    DTU/raddress_store/inst1/I1[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    RAMB18_X1Y36         net (fo=5349, unset)         0.958     2.258    DTU/raddress_store/inst1/clk_IBUF_BUFG
                         clock pessimism             -0.268     1.989    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.145     2.134    DTU/raddress_store/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.090ns  (arrival time - required time)
  Source:                 MC/block_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/conBlock/n_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.083%)  route 0.117ns (53.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y154         net (fo=5349, unset)         0.619     1.678    MC/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y154         FDRE (Prop_fdre_C_Q)         0.100     1.778    MC/block_n_reg[0]/Q
    SLICE_X5Y146         net (fo=4, unset)            0.117     1.895    compBlock/conBlock/n_in[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X5Y146         net (fo=5349, unset)         0.894     2.194    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.248     1.945    
    SLICE_X5Y146         FDRE (Hold_fdre_C_D)         0.040     1.985    compBlock/conBlock/n_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.089ns  (arrival time - required time)
  Source:                 DTU/ram_addr3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/raddress_store/inst1/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.855%)  route 0.259ns (72.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X13Y110        net (fo=5349, unset)         0.638     1.697    DTU/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.100     1.797    DTU/ram_addr3_reg[3]/Q
    RAMB18_X1Y36         net (fo=1, unset)            0.259     2.056    DTU/raddress_store/inst1/I2[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    RAMB18_X1Y36         net (fo=5349, unset)         0.959     2.259    DTU/raddress_store/inst1/clk_IBUF_BUFG
                         clock pessimism             -0.268     1.990    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     2.145    DTU/raddress_store/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.088ns  (arrival time - required time)
  Source:                 MC/block_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/conBlock/n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.083%)  route 0.117ns (53.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y154         net (fo=5349, unset)         0.619     1.678    MC/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y154         FDRE (Prop_fdre_C_Q)         0.100     1.778    MC/block_n_reg[1]/Q
    SLICE_X5Y146         net (fo=4, unset)            0.117     1.895    compBlock/conBlock/n_in[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X5Y146         net (fo=5349, unset)         0.894     2.194    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.248     1.945    
    SLICE_X5Y146         FDRE (Hold_fdre_C_D)         0.038     1.983    compBlock/conBlock/n_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                 -0.088    

Slack (VIOLATED) :        -0.080ns  (arrival time - required time)
  Source:                 MC/block_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/conBlock/m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.860%)  route 0.128ns (56.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X3Y153         net (fo=5349, unset)         0.621     1.680    MC/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE (Prop_fdre_C_Q)         0.100     1.780    MC/block_m_reg[2]/Q
    SLICE_X2Y148         net (fo=1, unset)            0.128     1.908    compBlock/conBlock/m_in[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X2Y148         net (fo=5349, unset)         0.897     2.197    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.248     1.948    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.040     1.988    compBlock/conBlock/m_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.078ns  (arrival time - required time)
  Source:                 MC/loop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/conBlock/loop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.304%)  route 0.112ns (48.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X2Y154         net (fo=5349, unset)         0.621     1.680    MC/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDRE (Prop_fdre_C_Q)         0.118     1.798    MC/loop_reg[0]/Q
    SLICE_X3Y147         net (fo=2, unset)            0.112     1.910    compBlock/conBlock/loop_in[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X3Y147         net (fo=5349, unset)         0.897     2.197    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.248     1.948    
    SLICE_X3Y147         FDRE (Hold_fdre_C_D)         0.040     1.988    compBlock/conBlock/loop_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 MC/block_n_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/conBlock/n_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.322%)  route 0.142ns (58.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y153         net (fo=5349, unset)         0.619     1.678    MC/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153         FDSE (Prop_fdse_C_Q)         0.100     1.778    MC/block_n_reg[4]/Q
    SLICE_X3Y146         net (fo=4, unset)            0.142     1.920    compBlock/conBlock/n_in[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X3Y146         net (fo=5349, unset)         0.896     2.196    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.248     1.947    
    SLICE_X3Y146         FDRE (Hold_fdre_C_D)         0.041     1.988    compBlock/conBlock/n_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 DTU/cmd_store/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.023%)  route 0.163ns (61.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y174         net (fo=5349, unset)         0.606     1.665    DTU/cmd_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     1.765    DTU/cmd_store/wr_pointer_reg[0]/Q
    SLICE_X6Y175         net (fo=44, unset)           0.163     1.928    DTU/cmd_store/inst1/mem_reg_0_15_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X6Y175         net (fo=5349, unset)         0.806     2.106    DTU/cmd_store/inst1/mem_reg_0_15_18_23/WCLK
                         clock pessimism             -0.408     1.697    
    SLICE_X6Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.994    DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 DTU/cmd_store/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.023%)  route 0.163ns (61.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y174         net (fo=5349, unset)         0.606     1.665    DTU/cmd_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     1.765    DTU/cmd_store/wr_pointer_reg[0]/Q
    SLICE_X6Y175         net (fo=44, unset)           0.163     1.928    DTU/cmd_store/inst1/mem_reg_0_15_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X6Y175         net (fo=5349, unset)         0.806     2.106    DTU/cmd_store/inst1/mem_reg_0_15_18_23/WCLK
                         clock pessimism             -0.408     1.697    
    SLICE_X6Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.994    DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 DTU/cmd_store/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.023%)  route 0.163ns (61.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y174         net (fo=5349, unset)         0.606     1.665    DTU/cmd_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     1.765    DTU/cmd_store/wr_pointer_reg[0]/Q
    SLICE_X6Y175         net (fo=44, unset)           0.163     1.928    DTU/cmd_store/inst1/mem_reg_0_15_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X6Y175         net (fo=5349, unset)         0.806     2.106    DTU/cmd_store/inst1/mem_reg_0_15_18_23/WCLK
                         clock pessimism             -0.408     1.697    
    SLICE_X6Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.994    DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 DTU/cmd_store/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.023%)  route 0.163ns (61.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y174         net (fo=5349, unset)         0.606     1.665    DTU/cmd_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     1.765    DTU/cmd_store/wr_pointer_reg[0]/Q
    SLICE_X6Y175         net (fo=44, unset)           0.163     1.928    DTU/cmd_store/inst1/mem_reg_0_15_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X6Y175         net (fo=5349, unset)         0.806     2.106    DTU/cmd_store/inst1/mem_reg_0_15_18_23/WCLK
                         clock pessimism             -0.408     1.697    
    SLICE_X6Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.994    DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 DTU/cmd_store/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.023%)  route 0.163ns (61.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y174         net (fo=5349, unset)         0.606     1.665    DTU/cmd_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     1.765    DTU/cmd_store/wr_pointer_reg[0]/Q
    SLICE_X6Y175         net (fo=44, unset)           0.163     1.928    DTU/cmd_store/inst1/mem_reg_0_15_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X6Y175         net (fo=5349, unset)         0.806     2.106    DTU/cmd_store/inst1/mem_reg_0_15_18_23/WCLK
                         clock pessimism             -0.408     1.697    
    SLICE_X6Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.994    DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 DTU/cmd_store/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.023%)  route 0.163ns (61.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y174         net (fo=5349, unset)         0.606     1.665    DTU/cmd_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     1.765    DTU/cmd_store/wr_pointer_reg[0]/Q
    SLICE_X6Y175         net (fo=44, unset)           0.163     1.928    DTU/cmd_store/inst1/mem_reg_0_15_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X6Y175         net (fo=5349, unset)         0.806     2.106    DTU/cmd_store/inst1/mem_reg_0_15_18_23/WCLK
                         clock pessimism             -0.408     1.697    
    SLICE_X6Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.994    DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 DTU/cmd_store/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.023%)  route 0.163ns (61.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y174         net (fo=5349, unset)         0.606     1.665    DTU/cmd_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     1.765    DTU/cmd_store/wr_pointer_reg[0]/Q
    SLICE_X6Y175         net (fo=44, unset)           0.163     1.928    DTU/cmd_store/inst1/mem_reg_0_15_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X6Y175         net (fo=5349, unset)         0.806     2.106    DTU/cmd_store/inst1/mem_reg_0_15_18_23/WCLK
                         clock pessimism             -0.408     1.697    
    SLICE_X6Y175         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     1.994    DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 DTU/cmd_store/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.023%)  route 0.163ns (61.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y174         net (fo=5349, unset)         0.606     1.665    DTU/cmd_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     1.765    DTU/cmd_store/wr_pointer_reg[0]/Q
    SLICE_X6Y175         net (fo=44, unset)           0.163     1.928    DTU/cmd_store/inst1/mem_reg_0_15_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X6Y175         net (fo=5349, unset)         0.806     2.106    DTU/cmd_store/inst1/mem_reg_0_15_18_23/WCLK
                         clock pessimism             -0.408     1.697    
    SLICE_X6Y175         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     1.994    DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 DTU/raddress_store/rd_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/raddress_store/inst1/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.107ns (28.686%)  route 0.266ns (71.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X16Y108        net (fo=5349, unset)         0.638     1.697    DTU/raddress_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y108        FDRE (Prop_fdre_C_Q)         0.107     1.804    DTU/raddress_store/rd_pointer_reg[1]/Q
    RAMB18_X1Y36         net (fo=6, unset)            0.266     2.070    DTU/raddress_store/inst1/I1[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    RAMB18_X1Y36         net (fo=5349, unset)         0.958     2.258    DTU/raddress_store/inst1/clk_IBUF_BUFG
                         clock pessimism             -0.268     1.989    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.147     2.136    DTU/raddress_store/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 MC/block_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/conBlock/m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.494%)  route 0.141ns (58.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X3Y153         net (fo=5349, unset)         0.621     1.680    MC/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDRE (Prop_fdre_C_Q)         0.100     1.780    MC/block_m_reg[3]/Q
    SLICE_X3Y146         net (fo=1, unset)            0.141     1.921    compBlock/conBlock/m_in[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X3Y146         net (fo=5349, unset)         0.896     2.196    compBlock/conBlock/clk_IBUF_BUFG
                         clock pessimism             -0.248     1.947    
    SLICE_X3Y146         FDRE (Hold_fdre_C_D)         0.040     1.987    compBlock/conBlock/m_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 DTU/cmd_store/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/cmd_store/inst1/mem_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.736%)  route 0.165ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y174         net (fo=5349, unset)         0.606     1.665    DTU/cmd_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     1.765    DTU/cmd_store/wr_pointer_reg[0]/Q
    SLICE_X2Y175         net (fo=44, unset)           0.165     1.930    DTU/cmd_store/inst1/mem_reg_0_15_6_11/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X2Y175         net (fo=5349, unset)         0.807     2.107    DTU/cmd_store/inst1/mem_reg_0_15_6_11/WCLK
                         clock pessimism             -0.408     1.698    
    SLICE_X2Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.995    DTU/cmd_store/inst1/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 DTU/cmd_store/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/cmd_store/inst1/mem_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.736%)  route 0.165ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y174         net (fo=5349, unset)         0.606     1.665    DTU/cmd_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     1.765    DTU/cmd_store/wr_pointer_reg[0]/Q
    SLICE_X2Y175         net (fo=44, unset)           0.165     1.930    DTU/cmd_store/inst1/mem_reg_0_15_6_11/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X2Y175         net (fo=5349, unset)         0.807     2.107    DTU/cmd_store/inst1/mem_reg_0_15_6_11/WCLK
                         clock pessimism             -0.408     1.698    
    SLICE_X2Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.995    DTU/cmd_store/inst1/mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 DTU/cmd_store/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/cmd_store/inst1/mem_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.736%)  route 0.165ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y174         net (fo=5349, unset)         0.606     1.665    DTU/cmd_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     1.765    DTU/cmd_store/wr_pointer_reg[0]/Q
    SLICE_X2Y175         net (fo=44, unset)           0.165     1.930    DTU/cmd_store/inst1/mem_reg_0_15_6_11/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X2Y175         net (fo=5349, unset)         0.807     2.107    DTU/cmd_store/inst1/mem_reg_0_15_6_11/WCLK
                         clock pessimism             -0.408     1.698    
    SLICE_X2Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.995    DTU/cmd_store/inst1/mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 DTU/cmd_store/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/cmd_store/inst1/mem_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.736%)  route 0.165ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y174         net (fo=5349, unset)         0.606     1.665    DTU/cmd_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     1.765    DTU/cmd_store/wr_pointer_reg[0]/Q
    SLICE_X2Y175         net (fo=44, unset)           0.165     1.930    DTU/cmd_store/inst1/mem_reg_0_15_6_11/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X2Y175         net (fo=5349, unset)         0.807     2.107    DTU/cmd_store/inst1/mem_reg_0_15_6_11/WCLK
                         clock pessimism             -0.408     1.698    
    SLICE_X2Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.995    DTU/cmd_store/inst1/mem_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 DTU/cmd_store/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/cmd_store/inst1/mem_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.736%)  route 0.165ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y174         net (fo=5349, unset)         0.606     1.665    DTU/cmd_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     1.765    DTU/cmd_store/wr_pointer_reg[0]/Q
    SLICE_X2Y175         net (fo=44, unset)           0.165     1.930    DTU/cmd_store/inst1/mem_reg_0_15_6_11/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X2Y175         net (fo=5349, unset)         0.807     2.107    DTU/cmd_store/inst1/mem_reg_0_15_6_11/WCLK
                         clock pessimism             -0.408     1.698    
    SLICE_X2Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.995    DTU/cmd_store/inst1/mem_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 DTU/cmd_store/wr_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/cmd_store/inst1/mem_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.736%)  route 0.165ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059    clk_IBUF_BUFG_inst/O
    SLICE_X5Y174         net (fo=5349, unset)         0.606     1.665    DTU/cmd_store/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     1.765    DTU/cmd_store/wr_pointer_reg[0]/Q
    SLICE_X2Y175         net (fo=44, unset)           0.165     1.930    DTU/cmd_store/inst1/mem_reg_0_15_6_11/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    H32                                               0.000     0.000    clk
    H32                  net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.979     1.270    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.300    clk_IBUF_BUFG_inst/O
    SLICE_X2Y175         net (fo=5349, unset)         0.807     2.107    DTU/cmd_store/inst1/mem_reg_0_15_6_11/WCLK
                         clock pessimism             -0.408     1.698    
    SLICE_X2Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.995    DTU/cmd_store/inst1/mem_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                 -0.065    




