
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.112765                       # Number of seconds simulated
sim_ticks                                112765336824                       # Number of ticks simulated
final_tick                               642403054134                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148694                       # Simulator instruction rate (inst/s)
host_op_rate                                   187811                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7584125                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899708                       # Number of bytes of host memory used
host_seconds                                 14868.60                       # Real time elapsed on the host
sim_insts                                  2210867169                       # Number of instructions simulated
sim_ops                                    2792493726                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     12434432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      9928192                       # Number of bytes read from this memory
system.physmem.bytes_read::total             22365568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1949184                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1949184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        97144                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        77564                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                174731                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15228                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15228                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    110268211                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     88042942                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               198337261                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11351                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              26107                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17285312                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17285312                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17285312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    110268211                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     88042942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              215622572                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               270420473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21386218                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17415976                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1914663                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8714301                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8123860                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2233661                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86779                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193521139                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120410311                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21386218                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10357521                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25454531                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5717149                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      18728418                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11837889                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1913036                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    241475967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.603030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.959684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       216021436     89.46%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2723687      1.13%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2141107      0.89%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2308120      0.96%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953014      0.81%     93.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1104057      0.46%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          755714      0.31%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930343      0.80%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12538489      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    241475967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.079085                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.445271                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191197784                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     21089980                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25315220                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       107633                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3765346                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3645236                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6533                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145346761                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51721                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3765346                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191456226                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       16942471                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2990963                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25165989                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1154960                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145120035                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         7291                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        422134                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       567605                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        44149                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203062603                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676381681                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676381681                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34611897                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33743                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17663                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3621805                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13973036                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7851018                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       290989                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1719667                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144611818                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33743                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137326091                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80153                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20133124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41234386                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1583                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    241475967                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.568695                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.276498                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    183474759     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24489935     10.14%     86.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12358700      5.12%     91.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7982866      3.31%     94.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6573815      2.72%     97.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2583054      1.07%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3182850      1.32%     99.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       777376      0.32%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52612      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    241475967                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961155     75.37%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145081     11.38%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168970     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113850172     82.90%     82.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013417      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13640588      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805834      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137326091                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.507824                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275206                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009286                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    517483508                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164779398                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133513410                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138601297                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       147810                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1821436                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          713                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141452                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          551                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3765346                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       16123509                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       303136                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144645561                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         3847                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13973036                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7851018                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17663                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        234312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12589                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          713                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1144842                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064525                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2209367                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134739260                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13508186                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2586831                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21313183                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19227735                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804997                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.498258                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133514927                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133513410                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79326853                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213600511                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.493725                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371380                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22190442                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1938177                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    237710621                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515191                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.366229                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    187960450     79.07%     79.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23303245      9.80%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10819277      4.55%     93.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817803      2.03%     95.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3650600      1.54%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543659      0.65%     97.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1537121      0.65%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1099994      0.46%     98.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2978472      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    237710621                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2978472                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           379388954                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293079022                       # The number of ROB writes
system.switch_cpus0.timesIdled                2871479                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28944506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.704205                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.704205                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.369794                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.369794                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609215712                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183966502                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138043381                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               270420473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23196742                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18794418                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2123590                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9184602                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8734950                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2602880                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95767                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    195909687                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129009999                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23196742                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11337830                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28254583                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6525389                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6048602                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12257772                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2121036                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    234568826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.675857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.047355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       206314243     87.95%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2631390      1.12%     89.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2064646      0.88%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4864098      2.07%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1049568      0.45%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1629714      0.69%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1249592      0.53%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          786937      0.34%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13978638      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    234568826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.085780                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.477072                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       193701567                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8321518                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28136358                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        97936                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4311443                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3997839                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        45308                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158217417                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83746                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4311443                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       194241145                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2779857                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3969509                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27659209                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1607659                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     158071774                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        41364                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        298339                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       569708                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       268224                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    222361263                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    737660309                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    737660309                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180435601                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        41925661                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37771                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20284                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5055959                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15376411                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7628845                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       142120                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1703081                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         156938259                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37753                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147360605                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       153172                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26284616                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     54886694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2797                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    234568826                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.628219                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299693                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    171021928     72.91%     72.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     27239850     11.61%     84.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13208754      5.63%     90.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8836491      3.77%     93.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8154746      3.48%     97.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2740843      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2828850      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       401437      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       135927      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    234568826                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         422832     59.35%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        144749     20.32%     79.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144800     20.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123770415     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2232386      1.51%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17477      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13772714      9.35%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7567613      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147360605                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.544931                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             712381                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004834                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    530155589                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    183261138                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143574991                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148072986                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       372503                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3501904                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1034                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          510                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       202483                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4311443                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1876797                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       105975                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    156976014                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        19750                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15376411                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7628845                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20275                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         88207                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          510                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1151818                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1206048                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2357866                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144677492                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13296618                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2683113                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20862759                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20508529                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7566141                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.535009                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143575565                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143574991                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85034018                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        234819333                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530932                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362125                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105704641                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129814851                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27162856                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34956                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2124636                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    230257383                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.563781                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.368643                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    175758930     76.33%     76.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25647238     11.14%     87.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11194426      4.86%     92.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6361312      2.76%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4608449      2.00%     97.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1807152      0.78%     97.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1402342      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1009055      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2468479      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    230257383                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105704641                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129814851                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19300869                       # Number of memory references committed
system.switch_cpus1.commit.loads             11874507                       # Number of loads committed
system.switch_cpus1.commit.membars              17478                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18651696                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116967955                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2642741                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2468479                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           384766611                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          318266961                       # The number of ROB writes
system.switch_cpus1.timesIdled                3181392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               35851647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105704641                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129814851                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105704641                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.558265                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.558265                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.390890                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.390890                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       651658381                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199953866                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146101747                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34956                       # number of misc regfile writes
system.l20.replacements                        105038                       # number of replacements
system.l20.tagsinuse                               32                       # Cycle average of tags in use
system.l20.total_refs                             158                       # Total number of references to valid blocks.
system.l20.sampled_refs                        105070                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.001504                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.437483                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.003541                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.554185                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.004791                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.076171                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000111                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.923568                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000150                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          158                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    158                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7884                       # number of Writeback hits
system.l20.Writeback_hits::total                 7884                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          158                       # number of demand (read+write) hits
system.l20.demand_hits::total                     158                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          158                       # number of overall hits
system.l20.overall_hits::total                    158                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        97144                       # number of ReadReq misses
system.l20.ReadReq_misses::total                97154                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        97144                       # number of demand (read+write) misses
system.l20.demand_misses::total                 97154                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        97144                       # number of overall misses
system.l20.overall_misses::total                97154                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1703516                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  20411073416                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    20412776932                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1703516                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  20411073416                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     20412776932                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1703516                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  20411073416                       # number of overall miss cycles
system.l20.overall_miss_latency::total    20412776932                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97302                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97312                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7884                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7884                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97302                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97312                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97302                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97312                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.998376                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.998376                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.998376                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.998376                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.998376                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.998376                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 170351.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 210111.519147                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 210107.426683                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 170351.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 210111.519147                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 210107.426683                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 170351.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 210111.519147                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 210107.426683                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7730                       # number of writebacks
system.l20.writebacks::total                     7730                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        97144                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           97154                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        97144                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            97154                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        97144                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           97154                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1104404                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  14587828831                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  14588933235                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1104404                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  14587828831                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  14588933235                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1104404                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  14587828831                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  14588933235                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.998376                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.998376                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.998376                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.998376                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.998376                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.998376                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110440.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150167.059530                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 150162.970490                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 110440.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 150167.059530                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 150162.970490                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 110440.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 150167.059530                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 150162.970490                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         85214                       # number of replacements
system.l21.tagsinuse                               32                       # Cycle average of tags in use
system.l21.total_refs                             138                       # Total number of references to valid blocks.
system.l21.sampled_refs                         85246                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.001619                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            2.957852                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.004218                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    29.033755                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.004175                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.092433                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000132                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.907305                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000130                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          138                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    138                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7637                       # number of Writeback hits
system.l21.Writeback_hits::total                 7637                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          138                       # number of demand (read+write) hits
system.l21.demand_hits::total                     138                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          138                       # number of overall hits
system.l21.overall_hits::total                    138                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        77564                       # number of ReadReq misses
system.l21.ReadReq_misses::total                77577                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        77564                       # number of demand (read+write) misses
system.l21.demand_misses::total                 77577                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        77564                       # number of overall misses
system.l21.overall_misses::total                77577                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2392832                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  15980936564                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    15983329396                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2392832                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  15980936564                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     15983329396                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2392832                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  15980936564                       # number of overall miss cycles
system.l21.overall_miss_latency::total    15983329396                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77702                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77715                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7637                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7637                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77702                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77715                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77702                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77715                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.998224                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.998224                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.998224                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.998224                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.998224                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.998224                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       184064                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 206035.487649                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 206031.805767                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       184064                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 206035.487649                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 206031.805767                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       184064                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 206035.487649                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 206031.805767                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7498                       # number of writebacks
system.l21.writebacks::total                     7498                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        77564                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           77577                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        77564                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            77577                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        77564                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           77577                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1610788                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  11313551785                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  11315162573                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1610788                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  11313551785                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  11315162573                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1610788                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  11313551785                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  11315162573                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.998224                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.998224                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.998224                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.998224                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.998224                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.998224                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 123906.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145860.860515                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 145857.181549                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 123906.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 145860.860515                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 145857.181549                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 123906.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 145860.860515                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 145857.181549                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.996600                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011845529                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849809.010969                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.996600                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016020                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876597                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11837879                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11837879                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11837879                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11837879                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11837879                       # number of overall hits
system.cpu0.icache.overall_hits::total       11837879                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1891516                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1891516                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1891516                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1891516                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1891516                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1891516                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11837889                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11837889                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11837889                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11837889                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11837889                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11837889                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 189151.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 189151.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 189151.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 189151.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 189151.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 189151.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1786516                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1786516                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1786516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1786516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1786516                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1786516                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178651.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178651.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178651.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97302                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190989709                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97558                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1957.704227                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.616764                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.383236                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916472                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083528                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10404735                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10404735                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677222                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17179                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17179                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18081957                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18081957                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18081957                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18081957                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       403317                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       403317                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       403407                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        403407                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       403407                       # number of overall misses
system.cpu0.dcache.overall_misses::total       403407                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  88219195022                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  88219195022                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10174678                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10174678                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  88229369700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  88229369700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  88229369700                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  88229369700                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10808052                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10808052                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18485364                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18485364                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18485364                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18485364                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037316                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037316                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021823                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021823                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021823                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021823                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 218734.134743                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 218734.134743                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 113051.977778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 113051.977778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 218710.557080                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 218710.557080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 218710.557080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 218710.557080                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7884                       # number of writebacks
system.cpu0.dcache.writebacks::total             7884                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306015                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306015                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306105                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306105                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306105                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306105                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97302                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97302                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97302                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97302                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97302                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97302                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  21232882227                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  21232882227                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  21232882227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  21232882227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  21232882227                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21232882227                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005264                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005264                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005264                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005264                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 218216.297990                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 218216.297990                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 218216.297990                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 218216.297990                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 218216.297990                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 218216.297990                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997114                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017427907                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2072154.596741                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997114                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12257758                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12257758                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12257758                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12257758                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12257758                       # number of overall hits
system.cpu1.icache.overall_hits::total       12257758                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2809981                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2809981                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2809981                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2809981                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2809981                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2809981                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12257772                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12257772                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12257772                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12257772                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12257772                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12257772                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 200712.928571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 200712.928571                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 200712.928571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 200712.928571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 200712.928571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 200712.928571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2500732                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2500732                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2500732                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2500732                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2500732                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2500732                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       192364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       192364                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       192364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       192364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       192364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       192364                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77702                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181210592                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 77958                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2324.464353                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.293525                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.706475                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903490                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096510                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9959837                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9959837                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7391407                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7391407                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20001                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20001                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17478                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17478                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17351244                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17351244                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17351244                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17351244                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       189569                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189569                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       189569                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        189569                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       189569                       # number of overall misses
system.cpu1.dcache.overall_misses::total       189569                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  42229047790                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  42229047790                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  42229047790                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  42229047790                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  42229047790                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  42229047790                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10149406                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10149406                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7391407                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7391407                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17478                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17478                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17540813                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17540813                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17540813                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17540813                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018678                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018678                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010807                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010807                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010807                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010807                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 222763.467603                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 222763.467603                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 222763.467603                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 222763.467603                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 222763.467603                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 222763.467603                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7637                       # number of writebacks
system.cpu1.dcache.writebacks::total             7637                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111867                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111867                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111867                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111867                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111867                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111867                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77702                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77702                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77702                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77702                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77702                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77702                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  16651839854                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16651839854                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  16651839854                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  16651839854                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  16651839854                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  16651839854                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004430                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004430                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004430                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004430                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 214303.877043                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 214303.877043                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 214303.877043                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 214303.877043                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 214303.877043                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 214303.877043                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
