# Reading pref.tcl
# do JK_Flip_Flop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/JK_FF {D:/QUARTUS/JK_FF/JK_Flip_Flop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:40:45 on Nov 22,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/JK_FF" D:/QUARTUS/JK_FF/JK_Flip_Flop.v 
# -- Compiling module JK_Flip_Flop
# 
# Top level modules:
# 	JK_Flip_Flop
# End time: 20:40:45 on Nov 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/JK_FF {D:/QUARTUS/JK_FF/tb_JK_Flip_Flop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:40:45 on Nov 22,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/JK_FF" D:/QUARTUS/JK_FF/tb_JK_Flip_Flop.v 
# -- Compiling module tb_JK_Flip_Flop
# 
# Top level modules:
# 	tb_JK_Flip_Flop
# End time: 20:40:46 on Nov 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_JK_Flip_Flop
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_JK_Flip_Flop 
# Start time: 20:40:46 on Nov 22,2022
# Loading work.tb_JK_Flip_Flop
# ** Error: (vsim-3033) Instantiation of 'JK_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_JK_Flip_Flop File: D:/QUARTUS/JK_FF/tb_JK_Flip_Flop.v Line: 9
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/fiftyfivenm
#             D:/QUARTUS/JK_FF/simulation/modelsim/rtl_work
#             D:/QUARTUS/JK_FF/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./JK_Flip_Flop_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 20:40:53 on Nov 22,2022, Elapsed time: 0:00:07
# Errors: 1, Warnings: 0
