{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519214159727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519214159737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 13:55:59 2018 " "Processing started: Wed Feb 21 13:55:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519214159737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519214159737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CO -c CO " "Command: quartus_map --read_settings_files=on --write_settings_files=off CO -c CO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519214159737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519214160848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519214160848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "co.bdf 1 1 " "Found 1 design units, including 1 entities, in source file co.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CO " "Found entity 1: CO" {  } { { "CO.bdf" "" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519214174617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519214174617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CO " "Elaborating entity \"CO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519214174781 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "CO.bdf" "" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 368 520 537 480 "in\[1\]\[3..0\]" "" } { 368 504 536 368 "" "" } { 352 536 616 369 "da\[3..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1519214174785 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "CO.bdf" "" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 320 559 576 440 "in\[0\]\[3..0\]" "" } { 320 504 576 320 "" "" } { 304 576 664 321 "dat\[3..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1519214174785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB LPM_ADD_SUB:insta " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"LPM_ADD_SUB:insta\"" {  } { { "CO.bdf" "insta" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 248 760 920 416 "insta" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519214174873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ADD_SUB:insta " "Elaborated megafunction instantiation \"LPM_ADD_SUB:insta\"" {  } { { "CO.bdf" "" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 248 760 920 416 "insta" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519214174876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ADD_SUB:insta " "Instantiated megafunction \"LPM_ADD_SUB:insta\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519214174877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519214174877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519214174877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519214174877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 10 " "Parameter \"MAXIMIZE_SPEED\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519214174877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519214174877 ""}  } { { "CO.bdf" "" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 248 760 920 416 "insta" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519214174877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpl " "Found entity 1: add_sub_fpl" {  } { { "db/add_sub_fpl.tdf" "" { Text "C:/Users/user/Desktop/Lab5/db/add_sub_fpl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519214174953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519214174953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpl LPM_ADD_SUB:insta\|add_sub_fpl:auto_generated " "Elaborating entity \"add_sub_fpl\" for hierarchy \"LPM_ADD_SUB:insta\|add_sub_fpl:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519214174956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LPM_MUX:inst " "Elaborating entity \"LPM_MUX\" for hierarchy \"LPM_MUX:inst\"" {  } { { "CO.bdf" "inst" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 344 1192 1304 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519214175029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_MUX:inst " "Elaborated megafunction instantiation \"LPM_MUX:inst\"" {  } { { "CO.bdf" "" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 344 1192 1304 440 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519214175031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_MUX:inst " "Instantiated megafunction \"LPM_MUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519214175031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519214175031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519214175031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519214175031 ""}  } { { "CO.bdf" "" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 344 1192 1304 440 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519214175031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_70e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_70e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_70e " "Found entity 1: mux_70e" {  } { { "db/mux_70e.tdf" "" { Text "C:/Users/user/Desktop/Lab5/db/mux_70e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519214175104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519214175104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_70e LPM_MUX:inst\|mux_70e:auto_generated " "Elaborating entity \"mux_70e\" for hierarchy \"LPM_MUX:inst\|mux_70e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519214175107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR LPM_OR:inst4 " "Elaborating entity \"LPM_OR\" for hierarchy \"LPM_OR:inst4\"" {  } { { "CO.bdf" "inst4" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 544 776 896 600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519214175173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_OR:inst4 " "Elaborated megafunction instantiation \"LPM_OR:inst4\"" {  } { { "CO.bdf" "" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 544 776 896 600 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519214175174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_OR:inst4 " "Instantiated megafunction \"LPM_OR:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519214175175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519214175175 ""}  } { { "CO.bdf" "" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 544 776 896 600 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519214175175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND LPM_AND:inst3 " "Elaborating entity \"LPM_AND\" for hierarchy \"LPM_AND:inst3\"" {  } { { "CO.bdf" "inst3" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 464 776 896 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519214175218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_AND:inst3 " "Elaborated megafunction instantiation \"LPM_AND:inst3\"" {  } { { "CO.bdf" "" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 464 776 896 520 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519214175220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_AND:inst3 " "Instantiated megafunction \"LPM_AND:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519214175220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519214175220 ""}  } { { "CO.bdf" "" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 464 776 896 520 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519214175220 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_ARM_MISSING_LUT_INPUTS" "add_sub_cella\[3\] " "WYSIWYG LCELL COMB primitive \"add_sub_cella\[3\]\" has LUT_MASK parameter that is dependent on one or more unconnected input ports" {  } { { "db/add_sub_fpl.tdf" "" { Text "C:/Users/user/Desktop/Lab5/db/add_sub_fpl.tdf" 36 15 0 } } { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } } { "CO.bdf" "" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 248 760 920 416 "insta" "" } } } }  } 0 14038 "WYSIWYG LCELL COMB primitive \"%1!s!\" has LUT_MASK parameter that is dependent on one or more unconnected input ports" 0 0 "Analysis & Synthesis" 0 -1 1519214175295 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_ARM_MISSING_LUT_INPUTS" "add_sub_cella\[2\] " "WYSIWYG LCELL COMB primitive \"add_sub_cella\[2\]\" has LUT_MASK parameter that is dependent on one or more unconnected input ports" {  } { { "db/add_sub_fpl.tdf" "" { Text "C:/Users/user/Desktop/Lab5/db/add_sub_fpl.tdf" 36 15 0 } } { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } } { "CO.bdf" "" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 248 760 920 416 "insta" "" } } } }  } 0 14038 "WYSIWYG LCELL COMB primitive \"%1!s!\" has LUT_MASK parameter that is dependent on one or more unconnected input ports" 0 0 "Analysis & Synthesis" 0 -1 1519214175296 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_ARM_MISSING_LUT_INPUTS" "add_sub_cella\[1\] " "WYSIWYG LCELL COMB primitive \"add_sub_cella\[1\]\" has LUT_MASK parameter that is dependent on one or more unconnected input ports" {  } { { "db/add_sub_fpl.tdf" "" { Text "C:/Users/user/Desktop/Lab5/db/add_sub_fpl.tdf" 36 15 0 } } { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } } { "CO.bdf" "" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 248 760 920 416 "insta" "" } } } }  } 0 14038 "WYSIWYG LCELL COMB primitive \"%1!s!\" has LUT_MASK parameter that is dependent on one or more unconnected input ports" 0 0 "Analysis & Synthesis" 0 -1 1519214175296 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_ARM_MISSING_LUT_INPUTS" "add_sub_cella\[0\] " "WYSIWYG LCELL COMB primitive \"add_sub_cella\[0\]\" has LUT_MASK parameter that is dependent on one or more unconnected input ports" {  } { { "db/add_sub_fpl.tdf" "" { Text "C:/Users/user/Desktop/Lab5/db/add_sub_fpl.tdf" 36 15 0 } } { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } } { "CO.bdf" "" { Schematic "C:/Users/user/Desktop/Lab5/CO.bdf" { { 248 760 920 416 "insta" "" } } } }  } 0 14038 "WYSIWYG LCELL COMB primitive \"%1!s!\" has LUT_MASK parameter that is dependent on one or more unconnected input ports" 0 0 "Analysis & Synthesis" 0 -1 1519214175296 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519214175378 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 21 13:56:15 2018 " "Processing ended: Wed Feb 21 13:56:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519214175378 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519214175378 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519214175378 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519214175378 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519214176015 ""}
