// Seed: 2961546381
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign module_2.type_22 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wire id_2,
    input wor id_3,
    input tri1 id_4,
    output tri1 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input uwire id_8
);
  supply0 id_10 = id_3 - 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
module module_2 (
    output tri0 id_0,
    output supply1 id_1,
    input wire id_2,
    input uwire id_3,
    output wor id_4,
    output wand id_5,
    input uwire id_6
    , id_17,
    input supply1 id_7,
    output supply1 id_8,
    input tri id_9#(.id_18(1)),
    input tri id_10,
    output uwire id_11,
    input wire id_12,
    input wor id_13,
    output wire id_14,
    input tri1 id_15
);
  assign id_1 = (id_9);
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
