# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 13:35:26 on Jan 02,2024
# vlog -reportprogress 300 -vlog01compat -work presynth C:/EDA/fsm_tri/hdl/fsm_tri.v 
# -- Compiling module fsm_tri
# 
# Top level modules:
# 	fsm_tri
# End time: 13:35:26 on Jan 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 13:35:26 on Jan 02,2024
# vlog -reportprogress 300 "+incdir+C:/EDA/fsm_tri/stimulus" -vlog01compat -work presynth C:/EDA/fsm_tri/stimulus/test_fsmtri.v 
# -- Compiling module test_fsmtri
# 
# Top level modules:
# 	test_fsmtri
# End time: 13:35:26 on Jan 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.test_fsmtri 
# Start time: 13:35:27 on Jan 02,2024
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading presynth.test_fsmtri
# Loading presynth.fsm_tri
# ** Note: $finish    : C:/EDA/fsm_tri/stimulus/test_fsmtri.v(43)
#    Time: 300 ns  Iteration: 0  Instance: /test_fsmtri
# 1
# Break in Module test_fsmtri at C:/EDA/fsm_tri/stimulus/test_fsmtri.v line 43
# End time: 13:40:04 on Jan 02,2024, Elapsed time: 0:04:37
# Errors: 0, Warnings: 0
