Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/17.0/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/17.0/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  Test_adder.vho
Sim SDF file          :  Test_adder__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File Test_adder_run_msim_gate_vhdl.do already exists - backing up current file as Test_adder_run_msim_gate_vhdl.do.bak
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do Test_adder_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {Test_adder.vho}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 20:34:14 on Jul 29,2017
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work Test_adder.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package dffeas_pack
ModelSim-Altera Info: # -- Loading package altera_primitives_components
ModelSim-Altera Info: # -- Loading package altera_lnsim_components
ModelSim-Altera Info: # -- Loading package cyclonev_atom_pack
ModelSim-Altera Info: # -- Loading package cyclonev_components
ModelSim-Altera Info: # -- Compiling entity test_adder
ModelSim-Altera Info: # -- Compiling architecture structure of test_adder
ModelSim-Altera Info: # End time: 20:34:14 on Jul 29,2017, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: vsim work.test_adder
ModelSim-Altera Info: # vsim work.test_adder 
ModelSim-Altera Info: # Start time: 20:34:26 on Jul 29,2017
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading altera.dffeas_pack
ModelSim-Altera Info: # Loading altera.altera_primitives_components
ModelSim-Altera Info: # Loading altera_lnsim.altera_lnsim_components
ModelSim-Altera Info: # Loading cyclonev.cyclonev_atom_pack(body)
ModelSim-Altera Info: # Loading cyclonev.cyclonev_components
ModelSim-Altera Info: # Loading work.test_adder(structure)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading cyclonev.cyclonev_io_obuf(arch)
ModelSim-Altera Info: # Loading cyclonev.cyclonev_io_ibuf(arch)
ModelSim-Altera Info: # Loading cyclonev.cyclonev_clkena(behavior)
ModelSim-Altera Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)
ModelSim-Altera Info: add wave -position end  sim:/test_adder/DIN_A
ModelSim-Altera Info: add wave -position end  sim:/test_adder/DIN_B
ModelSim-Altera Info: add wave -position end  sim:/test_adder/DOUT
ModelSim-Altera Info: add wave -position end  sim:/test_adder/EN_L
ModelSim-Altera Info: add wave -position end  sim:/test_adder/MCK
ModelSim-Altera Info: force -freeze sim:/test_adder/DIN_A 0101 0
ModelSim-Altera Info: force -freeze sim:/test_adder/DIN_B 0001 0
ModelSim-Altera Info: force -freeze sim:/test_adder/EN_L 1 0
ModelSim-Altera Info: force -freeze sim:/test_adder/MCK 1 0, 0 {5 ps} -r 10
ModelSim-Altera Info: run
ModelSim-Altera Info: force -freeze sim:/test_adder/EN_L 0 0
ModelSim-Altera Info: run
ModelSim-Altera Info: force -freeze sim:/test_adder/DIN_B 0011 0
ModelSim-Altera Info: run
ModelSim-Altera Info: write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test_adder/simulation/modelsim/wave.do
ModelSim-Altera Info: # End time: 20:36:23 on Jul 29,2017, Elapsed time: 0:01:57
ModelSim-Altera Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
