<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i915_drm.h source code [linux-4.14.y/include/uapi/drm/i915_drm.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="_drm_i915_cmdbuffer,_drm_i915_init,_drm_i915_sarea,drm_i915_batchbuffer,drm_i915_gem_busy,drm_i915_gem_caching,drm_i915_gem_context_create,drm_i915_gem_context_destroy,drm_i915_gem_context_param,drm_i915_gem_create,drm_i915_gem_exec_fence,drm_i915_gem_exec_object,drm_i915_gem_exec_object2,drm_i915_gem_execbuffer,drm_i915_gem_execbuffer2,drm_i915_gem_get_aperture,drm_i915_gem_get_tiling,drm_i915_gem_init,drm_i915_gem_madvise,drm_i915_gem_mmap,drm_i915_gem_mmap_gtt,drm_i915_gem_pin,drm_i915_gem_pread,drm_i915_gem_pwrite,drm_i915_gem_relocation_entry,drm_i915_gem_set_domain,drm_i915_gem_set_tiling,drm_i915_gem_sw_finish,drm_i915_gem_unpin,drm_i915_gem_userptr,drm_i915_gem_wait,drm_i915_get_pipe_from_crtc_id,drm_i915_getparam,drm_i915_hws_addr,drm_i915_irq_emit,drm_i915_irq_wait,drm_i915_mem_alloc,drm_i915_mem_destroy_heap,drm_i915_mem_free,drm_i915_mem_init_heap,drm_i915_oa_format,drm_i915_perf_oa_config,drm_i915_perf_open_param,drm_i915_perf_property_id,drm_i915_perf_record_header,drm_i915_perf_record_type,drm_i915_reg_read,drm_i915_reset_stats,drm_i915_setparam,drm_i915_vblank_pipe,drm_i915_vblank_swap,drm_intel_overlay_attrs,drm_intel_overlay_put_image,drm_intel_sprite_colorkey,i915_mocs_table_index "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/uapi/drm/i915_drm.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>uapi</a>/<a href='./'>drm</a>/<a href='i915_drm.h.html'>i915_drm.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.</i></td></tr>
<tr><th id="3">3</th><td><i> * All Rights Reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="6">6</th><td><i> * copy of this software and associated documentation files (the</i></td></tr>
<tr><th id="7">7</th><td><i> * "Software"), to deal in the Software without restriction, including</i></td></tr>
<tr><th id="8">8</th><td><i> * without limitation the rights to use, copy, modify, merge, publish,</i></td></tr>
<tr><th id="9">9</th><td><i> * distribute, sub license, and/or sell copies of the Software, and to</i></td></tr>
<tr><th id="10">10</th><td><i> * permit persons to whom the Software is furnished to do so, subject to</i></td></tr>
<tr><th id="11">11</th><td><i> * the following conditions:</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The above copyright notice and this permission notice (including the</i></td></tr>
<tr><th id="14">14</th><td><i> * next paragraph) shall be included in all copies or substantial portions</i></td></tr>
<tr><th id="15">15</th><td><i> * of the Software.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS</i></td></tr>
<tr><th id="18">18</th><td><i> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</i></td></tr>
<tr><th id="19">19</th><td><i> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.</i></td></tr>
<tr><th id="20">20</th><td><i> * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR</i></td></tr>
<tr><th id="21">21</th><td><i> * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,</i></td></tr>
<tr><th id="22">22</th><td><i> * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE</i></td></tr>
<tr><th id="23">23</th><td><i> * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="24">24</th><td><i> *</i></td></tr>
<tr><th id="25">25</th><td><i> */</i></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#<span data-ppcond="27">ifndef</span> <span class="macro" data-ref="_M/_UAPI_I915_DRM_H_">_UAPI_I915_DRM_H_</span></u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/_UAPI_I915_DRM_H_" data-ref="_M/_UAPI_I915_DRM_H_">_UAPI_I915_DRM_H_</dfn></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="drm.h.html">"drm.h"</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">if</span> defined(<span class="macro" data-ref="_M/__cplusplus">__cplusplus</span>)</u></td></tr>
<tr><th id="33">33</th><td><b>extern</b> <q>"C"</q> {</td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="32">endif</span></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/* Please note that modifications to all structs defined here are</i></td></tr>
<tr><th id="37">37</th><td><i> * subject to backwards-compatibility constraints.</i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i class="doc">/**</i></td></tr>
<tr><th id="41">41</th><td><i class="doc"> * DOC: uevents generated by i915 on it's device node</i></td></tr>
<tr><th id="42">42</th><td><i class="doc"> *</i></td></tr>
<tr><th id="43">43</th><td><i class="doc"> * I915_L3_PARITY_UEVENT - Generated when the driver receives a parity mismatch</i></td></tr>
<tr><th id="44">44</th><td><i class="doc"> *	event from the gpu l3 cache. Additional information supplied is ROW,</i></td></tr>
<tr><th id="45">45</th><td><i class="doc"> *	BANK, SUBBANK, SLICE of the affected cacheline. Userspace should keep</i></td></tr>
<tr><th id="46">46</th><td><i class="doc"> *	track of these events and if a specific cache-line seems to have a</i></td></tr>
<tr><th id="47">47</th><td><i class="doc"> *	persistent error remap it with the l3 remapping tool supplied in</i></td></tr>
<tr><th id="48">48</th><td><i class="doc"> *	intel-gpu-tools.  The value supplied with the event is always 1.</i></td></tr>
<tr><th id="49">49</th><td><i class="doc"> *</i></td></tr>
<tr><th id="50">50</th><td><i class="doc"> * I915_ERROR_UEVENT - Generated upon error detection, currently only via</i></td></tr>
<tr><th id="51">51</th><td><i class="doc"> *	hangcheck. The error detection event is a good indicator of when things</i></td></tr>
<tr><th id="52">52</th><td><i class="doc"> *	began to go badly. The value supplied with the event is a 1 upon error</i></td></tr>
<tr><th id="53">53</th><td><i class="doc"> *	detection, and a 0 upon reset completion, signifying no more error</i></td></tr>
<tr><th id="54">54</th><td><i class="doc"> *	exists. NOTE: Disabling hangcheck or reset via module parameter will</i></td></tr>
<tr><th id="55">55</th><td><i class="doc"> *	cause the related events to not be seen.</i></td></tr>
<tr><th id="56">56</th><td><i class="doc"> *</i></td></tr>
<tr><th id="57">57</th><td><i class="doc"> * I915_RESET_UEVENT - Event is generated just before an attempt to reset the</i></td></tr>
<tr><th id="58">58</th><td><i class="doc"> *	the GPU. The value supplied with the event is always 1. NOTE: Disable</i></td></tr>
<tr><th id="59">59</th><td><i class="doc"> *	reset via module parameter will cause this event to not be seen.</i></td></tr>
<tr><th id="60">60</th><td><i class="doc"> */</i></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/I915_L3_PARITY_UEVENT" data-ref="_M/I915_L3_PARITY_UEVENT">I915_L3_PARITY_UEVENT</dfn>		"L3_PARITY_ERROR"</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/I915_ERROR_UEVENT" data-ref="_M/I915_ERROR_UEVENT">I915_ERROR_UEVENT</dfn>		"ERROR"</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/I915_RESET_UEVENT" data-ref="_M/I915_RESET_UEVENT">I915_RESET_UEVENT</dfn>		"RESET"</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>/*</i></td></tr>
<tr><th id="66">66</th><td><i> * MOCS indexes used for GPU surfaces, defining the cacheability of the</i></td></tr>
<tr><th id="67">67</th><td><i> * surface data and the coherency for this data wrt. CPU vs. GPU accesses.</i></td></tr>
<tr><th id="68">68</th><td><i> */</i></td></tr>
<tr><th id="69">69</th><td><b>enum</b> <dfn class="type def" id="i915_mocs_table_index" title='i915_mocs_table_index' data-ref="i915_mocs_table_index">i915_mocs_table_index</dfn> {</td></tr>
<tr><th id="70">70</th><td>	<i>/*</i></td></tr>
<tr><th id="71">71</th><td><i>	 * Not cached anywhere, coherency between CPU and GPU accesses is</i></td></tr>
<tr><th id="72">72</th><td><i>	 * guaranteed.</i></td></tr>
<tr><th id="73">73</th><td><i>	 */</i></td></tr>
<tr><th id="74">74</th><td>	<dfn class="enum" id="I915_MOCS_UNCACHED" title='I915_MOCS_UNCACHED' data-ref="I915_MOCS_UNCACHED">I915_MOCS_UNCACHED</dfn>,</td></tr>
<tr><th id="75">75</th><td>	<i>/*</i></td></tr>
<tr><th id="76">76</th><td><i>	 * Cacheability and coherency controlled by the kernel automatically</i></td></tr>
<tr><th id="77">77</th><td><i>	 * based on the DRM_I915_GEM_SET_CACHING IOCTL setting and the current</i></td></tr>
<tr><th id="78">78</th><td><i>	 * usage of the surface (used for display scanout or not).</i></td></tr>
<tr><th id="79">79</th><td><i>	 */</i></td></tr>
<tr><th id="80">80</th><td>	<dfn class="enum" id="I915_MOCS_PTE" title='I915_MOCS_PTE' data-ref="I915_MOCS_PTE">I915_MOCS_PTE</dfn>,</td></tr>
<tr><th id="81">81</th><td>	<i>/*</i></td></tr>
<tr><th id="82">82</th><td><i>	 * Cached in all GPU caches available on the platform.</i></td></tr>
<tr><th id="83">83</th><td><i>	 * Coherency between CPU and GPU accesses to the surface is not</i></td></tr>
<tr><th id="84">84</th><td><i>	 * guaranteed without extra synchronization.</i></td></tr>
<tr><th id="85">85</th><td><i>	 */</i></td></tr>
<tr><th id="86">86</th><td>	<dfn class="enum" id="I915_MOCS_CACHED" title='I915_MOCS_CACHED' data-ref="I915_MOCS_CACHED">I915_MOCS_CACHED</dfn>,</td></tr>
<tr><th id="87">87</th><td>};</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i>/* Each region is a minimum of 16k, and there are at most 255 of them.</i></td></tr>
<tr><th id="90">90</th><td><i> */</i></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/I915_NR_TEX_REGIONS" data-ref="_M/I915_NR_TEX_REGIONS">I915_NR_TEX_REGIONS</dfn> 255	/* table size 2k - maximum due to use</u></td></tr>
<tr><th id="92">92</th><td><u>				 * of chars for next/prev indices */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/I915_LOG_MIN_TEX_REGION_SIZE" data-ref="_M/I915_LOG_MIN_TEX_REGION_SIZE">I915_LOG_MIN_TEX_REGION_SIZE</dfn> 14</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="_drm_i915_init" title='_drm_i915_init' data-ref="_drm_i915_init"><a class="type" href="#_drm_i915_init" title='_drm_i915_init' data-ref="_drm_i915_init">_drm_i915_init</a></dfn> {</td></tr>
<tr><th id="96">96</th><td>	<b>enum</b> {</td></tr>
<tr><th id="97">97</th><td>		<dfn class="enum" id="_drm_i915_init::I915_INIT_DMA" title='_drm_i915_init::I915_INIT_DMA' data-ref="_drm_i915_init::I915_INIT_DMA">I915_INIT_DMA</dfn> = <var>0x01</var>,</td></tr>
<tr><th id="98">98</th><td>		<dfn class="enum" id="_drm_i915_init::I915_CLEANUP_DMA" title='_drm_i915_init::I915_CLEANUP_DMA' data-ref="_drm_i915_init::I915_CLEANUP_DMA">I915_CLEANUP_DMA</dfn> = <var>0x02</var>,</td></tr>
<tr><th id="99">99</th><td>		<dfn class="enum" id="_drm_i915_init::I915_RESUME_DMA" title='_drm_i915_init::I915_RESUME_DMA' data-ref="_drm_i915_init::I915_RESUME_DMA">I915_RESUME_DMA</dfn> = <var>0x03</var></td></tr>
<tr><th id="100">100</th><td>	} <dfn class="decl field" id="_drm_i915_init::func" title='_drm_i915_init::func' data-ref="_drm_i915_init::func">func</dfn>;</td></tr>
<tr><th id="101">101</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::mmio_offset" title='_drm_i915_init::mmio_offset' data-ref="_drm_i915_init::mmio_offset">mmio_offset</dfn>;</td></tr>
<tr><th id="102">102</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_init::sarea_priv_offset" title='_drm_i915_init::sarea_priv_offset' data-ref="_drm_i915_init::sarea_priv_offset">sarea_priv_offset</dfn>;</td></tr>
<tr><th id="103">103</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::ring_start" title='_drm_i915_init::ring_start' data-ref="_drm_i915_init::ring_start">ring_start</dfn>;</td></tr>
<tr><th id="104">104</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::ring_end" title='_drm_i915_init::ring_end' data-ref="_drm_i915_init::ring_end">ring_end</dfn>;</td></tr>
<tr><th id="105">105</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::ring_size" title='_drm_i915_init::ring_size' data-ref="_drm_i915_init::ring_size">ring_size</dfn>;</td></tr>
<tr><th id="106">106</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::front_offset" title='_drm_i915_init::front_offset' data-ref="_drm_i915_init::front_offset">front_offset</dfn>;</td></tr>
<tr><th id="107">107</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::back_offset" title='_drm_i915_init::back_offset' data-ref="_drm_i915_init::back_offset">back_offset</dfn>;</td></tr>
<tr><th id="108">108</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::depth_offset" title='_drm_i915_init::depth_offset' data-ref="_drm_i915_init::depth_offset">depth_offset</dfn>;</td></tr>
<tr><th id="109">109</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::w" title='_drm_i915_init::w' data-ref="_drm_i915_init::w">w</dfn>;</td></tr>
<tr><th id="110">110</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::h" title='_drm_i915_init::h' data-ref="_drm_i915_init::h">h</dfn>;</td></tr>
<tr><th id="111">111</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::pitch" title='_drm_i915_init::pitch' data-ref="_drm_i915_init::pitch">pitch</dfn>;</td></tr>
<tr><th id="112">112</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::pitch_bits" title='_drm_i915_init::pitch_bits' data-ref="_drm_i915_init::pitch_bits">pitch_bits</dfn>;</td></tr>
<tr><th id="113">113</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::back_pitch" title='_drm_i915_init::back_pitch' data-ref="_drm_i915_init::back_pitch">back_pitch</dfn>;</td></tr>
<tr><th id="114">114</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::depth_pitch" title='_drm_i915_init::depth_pitch' data-ref="_drm_i915_init::depth_pitch">depth_pitch</dfn>;</td></tr>
<tr><th id="115">115</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::cpp" title='_drm_i915_init::cpp' data-ref="_drm_i915_init::cpp">cpp</dfn>;</td></tr>
<tr><th id="116">116</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::chipset" title='_drm_i915_init::chipset' data-ref="_drm_i915_init::chipset">chipset</dfn>;</td></tr>
<tr><th id="117">117</th><td>} <dfn class="typedef" id="drm_i915_init_t" title='drm_i915_init_t' data-type='struct _drm_i915_init' data-ref="drm_i915_init_t">drm_i915_init_t</dfn>;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="_drm_i915_sarea" title='_drm_i915_sarea' data-ref="_drm_i915_sarea"><a class="type" href="#_drm_i915_sarea" title='_drm_i915_sarea' data-ref="_drm_i915_sarea">_drm_i915_sarea</a></dfn> {</td></tr>
<tr><th id="120">120</th><td>	<b>struct</b> <a class="type" href="drm.h.html#drm_tex_region" title='drm_tex_region' data-ref="drm_tex_region">drm_tex_region</a> <dfn class="decl field" id="_drm_i915_sarea::texList" title='_drm_i915_sarea::texList' data-ref="_drm_i915_sarea::texList">texList</dfn>[<a class="macro" href="#91" title="255" data-ref="_M/I915_NR_TEX_REGIONS">I915_NR_TEX_REGIONS</a> + <var>1</var>];</td></tr>
<tr><th id="121">121</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::last_upload" title='_drm_i915_sarea::last_upload' data-ref="_drm_i915_sarea::last_upload">last_upload</dfn>;	<i>/* last time texture was uploaded */</i></td></tr>
<tr><th id="122">122</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::last_enqueue" title='_drm_i915_sarea::last_enqueue' data-ref="_drm_i915_sarea::last_enqueue">last_enqueue</dfn>;	<i>/* last time a buffer was enqueued */</i></td></tr>
<tr><th id="123">123</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::last_dispatch" title='_drm_i915_sarea::last_dispatch' data-ref="_drm_i915_sarea::last_dispatch">last_dispatch</dfn>;	<i>/* age of the most recently dispatched buffer */</i></td></tr>
<tr><th id="124">124</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::ctxOwner" title='_drm_i915_sarea::ctxOwner' data-ref="_drm_i915_sarea::ctxOwner">ctxOwner</dfn>;		<i>/* last context to upload state */</i></td></tr>
<tr><th id="125">125</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::texAge" title='_drm_i915_sarea::texAge' data-ref="_drm_i915_sarea::texAge">texAge</dfn>;</td></tr>
<tr><th id="126">126</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::pf_enabled" title='_drm_i915_sarea::pf_enabled' data-ref="_drm_i915_sarea::pf_enabled">pf_enabled</dfn>;		<i>/* is pageflipping allowed? */</i></td></tr>
<tr><th id="127">127</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::pf_active" title='_drm_i915_sarea::pf_active' data-ref="_drm_i915_sarea::pf_active">pf_active</dfn>;</td></tr>
<tr><th id="128">128</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::pf_current_page" title='_drm_i915_sarea::pf_current_page' data-ref="_drm_i915_sarea::pf_current_page">pf_current_page</dfn>;	<i>/* which buffer is being displayed? */</i></td></tr>
<tr><th id="129">129</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::perf_boxes" title='_drm_i915_sarea::perf_boxes' data-ref="_drm_i915_sarea::perf_boxes">perf_boxes</dfn>;		<i>/* performance boxes to be displayed */</i></td></tr>
<tr><th id="130">130</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::width" title='_drm_i915_sarea::width' data-ref="_drm_i915_sarea::width">width</dfn>, <dfn class="decl field" id="_drm_i915_sarea::height" title='_drm_i915_sarea::height' data-ref="_drm_i915_sarea::height">height</dfn>;      <i>/* screen size in pixels */</i></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>	<a class="typedef" href="drm.h.html#drm_handle_t" title='drm_handle_t' data-type='unsigned int' data-ref="drm_handle_t">drm_handle_t</a> <dfn class="decl field" id="_drm_i915_sarea::front_handle" title='_drm_i915_sarea::front_handle' data-ref="_drm_i915_sarea::front_handle">front_handle</dfn>;</td></tr>
<tr><th id="133">133</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::front_offset" title='_drm_i915_sarea::front_offset' data-ref="_drm_i915_sarea::front_offset">front_offset</dfn>;</td></tr>
<tr><th id="134">134</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::front_size" title='_drm_i915_sarea::front_size' data-ref="_drm_i915_sarea::front_size">front_size</dfn>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>	<a class="typedef" href="drm.h.html#drm_handle_t" title='drm_handle_t' data-type='unsigned int' data-ref="drm_handle_t">drm_handle_t</a> <dfn class="decl field" id="_drm_i915_sarea::back_handle" title='_drm_i915_sarea::back_handle' data-ref="_drm_i915_sarea::back_handle">back_handle</dfn>;</td></tr>
<tr><th id="137">137</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::back_offset" title='_drm_i915_sarea::back_offset' data-ref="_drm_i915_sarea::back_offset">back_offset</dfn>;</td></tr>
<tr><th id="138">138</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::back_size" title='_drm_i915_sarea::back_size' data-ref="_drm_i915_sarea::back_size">back_size</dfn>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>	<a class="typedef" href="drm.h.html#drm_handle_t" title='drm_handle_t' data-type='unsigned int' data-ref="drm_handle_t">drm_handle_t</a> <dfn class="decl field" id="_drm_i915_sarea::depth_handle" title='_drm_i915_sarea::depth_handle' data-ref="_drm_i915_sarea::depth_handle">depth_handle</dfn>;</td></tr>
<tr><th id="141">141</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::depth_offset" title='_drm_i915_sarea::depth_offset' data-ref="_drm_i915_sarea::depth_offset">depth_offset</dfn>;</td></tr>
<tr><th id="142">142</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::depth_size" title='_drm_i915_sarea::depth_size' data-ref="_drm_i915_sarea::depth_size">depth_size</dfn>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>	<a class="typedef" href="drm.h.html#drm_handle_t" title='drm_handle_t' data-type='unsigned int' data-ref="drm_handle_t">drm_handle_t</a> <dfn class="decl field" id="_drm_i915_sarea::tex_handle" title='_drm_i915_sarea::tex_handle' data-ref="_drm_i915_sarea::tex_handle">tex_handle</dfn>;</td></tr>
<tr><th id="145">145</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::tex_offset" title='_drm_i915_sarea::tex_offset' data-ref="_drm_i915_sarea::tex_offset">tex_offset</dfn>;</td></tr>
<tr><th id="146">146</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::tex_size" title='_drm_i915_sarea::tex_size' data-ref="_drm_i915_sarea::tex_size">tex_size</dfn>;</td></tr>
<tr><th id="147">147</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::log_tex_granularity" title='_drm_i915_sarea::log_tex_granularity' data-ref="_drm_i915_sarea::log_tex_granularity">log_tex_granularity</dfn>;</td></tr>
<tr><th id="148">148</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::pitch" title='_drm_i915_sarea::pitch' data-ref="_drm_i915_sarea::pitch">pitch</dfn>;</td></tr>
<tr><th id="149">149</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::rotation" title='_drm_i915_sarea::rotation' data-ref="_drm_i915_sarea::rotation">rotation</dfn>;           <i>/* 0, 90, 180 or 270 */</i></td></tr>
<tr><th id="150">150</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::rotated_offset" title='_drm_i915_sarea::rotated_offset' data-ref="_drm_i915_sarea::rotated_offset">rotated_offset</dfn>;</td></tr>
<tr><th id="151">151</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::rotated_size" title='_drm_i915_sarea::rotated_size' data-ref="_drm_i915_sarea::rotated_size">rotated_size</dfn>;</td></tr>
<tr><th id="152">152</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::rotated_pitch" title='_drm_i915_sarea::rotated_pitch' data-ref="_drm_i915_sarea::rotated_pitch">rotated_pitch</dfn>;</td></tr>
<tr><th id="153">153</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::virtualX" title='_drm_i915_sarea::virtualX' data-ref="_drm_i915_sarea::virtualX">virtualX</dfn>, <dfn class="decl field" id="_drm_i915_sarea::virtualY" title='_drm_i915_sarea::virtualY' data-ref="_drm_i915_sarea::virtualY">virtualY</dfn>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_sarea::front_tiled" title='_drm_i915_sarea::front_tiled' data-ref="_drm_i915_sarea::front_tiled">front_tiled</dfn>;</td></tr>
<tr><th id="156">156</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_sarea::back_tiled" title='_drm_i915_sarea::back_tiled' data-ref="_drm_i915_sarea::back_tiled">back_tiled</dfn>;</td></tr>
<tr><th id="157">157</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_sarea::depth_tiled" title='_drm_i915_sarea::depth_tiled' data-ref="_drm_i915_sarea::depth_tiled">depth_tiled</dfn>;</td></tr>
<tr><th id="158">158</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_sarea::rotated_tiled" title='_drm_i915_sarea::rotated_tiled' data-ref="_drm_i915_sarea::rotated_tiled">rotated_tiled</dfn>;</td></tr>
<tr><th id="159">159</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_sarea::rotated2_tiled" title='_drm_i915_sarea::rotated2_tiled' data-ref="_drm_i915_sarea::rotated2_tiled">rotated2_tiled</dfn>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::pipeA_x" title='_drm_i915_sarea::pipeA_x' data-ref="_drm_i915_sarea::pipeA_x">pipeA_x</dfn>;</td></tr>
<tr><th id="162">162</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::pipeA_y" title='_drm_i915_sarea::pipeA_y' data-ref="_drm_i915_sarea::pipeA_y">pipeA_y</dfn>;</td></tr>
<tr><th id="163">163</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::pipeA_w" title='_drm_i915_sarea::pipeA_w' data-ref="_drm_i915_sarea::pipeA_w">pipeA_w</dfn>;</td></tr>
<tr><th id="164">164</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::pipeA_h" title='_drm_i915_sarea::pipeA_h' data-ref="_drm_i915_sarea::pipeA_h">pipeA_h</dfn>;</td></tr>
<tr><th id="165">165</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::pipeB_x" title='_drm_i915_sarea::pipeB_x' data-ref="_drm_i915_sarea::pipeB_x">pipeB_x</dfn>;</td></tr>
<tr><th id="166">166</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::pipeB_y" title='_drm_i915_sarea::pipeB_y' data-ref="_drm_i915_sarea::pipeB_y">pipeB_y</dfn>;</td></tr>
<tr><th id="167">167</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::pipeB_w" title='_drm_i915_sarea::pipeB_w' data-ref="_drm_i915_sarea::pipeB_w">pipeB_w</dfn>;</td></tr>
<tr><th id="168">168</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_sarea::pipeB_h" title='_drm_i915_sarea::pipeB_h' data-ref="_drm_i915_sarea::pipeB_h">pipeB_h</dfn>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>	<i>/* fill out some space for old userspace triple buffer */</i></td></tr>
<tr><th id="171">171</th><td>	<a class="typedef" href="drm.h.html#drm_handle_t" title='drm_handle_t' data-type='unsigned int' data-ref="drm_handle_t">drm_handle_t</a> <dfn class="decl field" id="_drm_i915_sarea::unused_handle" title='_drm_i915_sarea::unused_handle' data-ref="_drm_i915_sarea::unused_handle">unused_handle</dfn>;</td></tr>
<tr><th id="172">172</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="_drm_i915_sarea::unused1" title='_drm_i915_sarea::unused1' data-ref="_drm_i915_sarea::unused1">unused1</dfn>, <dfn class="decl field" id="_drm_i915_sarea::unused2" title='_drm_i915_sarea::unused2' data-ref="_drm_i915_sarea::unused2">unused2</dfn>, <dfn class="decl field" id="_drm_i915_sarea::unused3" title='_drm_i915_sarea::unused3' data-ref="_drm_i915_sarea::unused3">unused3</dfn>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>	<i>/* buffer object handles for static buffers. May change</i></td></tr>
<tr><th id="175">175</th><td><i>	 * over the lifetime of the client.</i></td></tr>
<tr><th id="176">176</th><td><i>	 */</i></td></tr>
<tr><th id="177">177</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="_drm_i915_sarea::front_bo_handle" title='_drm_i915_sarea::front_bo_handle' data-ref="_drm_i915_sarea::front_bo_handle">front_bo_handle</dfn>;</td></tr>
<tr><th id="178">178</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="_drm_i915_sarea::back_bo_handle" title='_drm_i915_sarea::back_bo_handle' data-ref="_drm_i915_sarea::back_bo_handle">back_bo_handle</dfn>;</td></tr>
<tr><th id="179">179</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="_drm_i915_sarea::unused_bo_handle" title='_drm_i915_sarea::unused_bo_handle' data-ref="_drm_i915_sarea::unused_bo_handle">unused_bo_handle</dfn>;</td></tr>
<tr><th id="180">180</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="_drm_i915_sarea::depth_bo_handle" title='_drm_i915_sarea::depth_bo_handle' data-ref="_drm_i915_sarea::depth_bo_handle">depth_bo_handle</dfn>;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>} <dfn class="typedef" id="drm_i915_sarea_t" title='drm_i915_sarea_t' data-type='struct _drm_i915_sarea' data-ref="drm_i915_sarea_t">drm_i915_sarea_t</dfn>;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><i>/* due to userspace building against these headers we need some compat here */</i></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/planeA_x" data-ref="_M/planeA_x">planeA_x</dfn> pipeA_x</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/planeA_y" data-ref="_M/planeA_y">planeA_y</dfn> pipeA_y</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/planeA_w" data-ref="_M/planeA_w">planeA_w</dfn> pipeA_w</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/planeA_h" data-ref="_M/planeA_h">planeA_h</dfn> pipeA_h</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/planeB_x" data-ref="_M/planeB_x">planeB_x</dfn> pipeB_x</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/planeB_y" data-ref="_M/planeB_y">planeB_y</dfn> pipeB_y</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/planeB_w" data-ref="_M/planeB_w">planeB_w</dfn> pipeB_w</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/planeB_h" data-ref="_M/planeB_h">planeB_h</dfn> pipeB_h</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><i>/* Flags for perf_boxes</i></td></tr>
<tr><th id="195">195</th><td><i> */</i></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/I915_BOX_RING_EMPTY" data-ref="_M/I915_BOX_RING_EMPTY">I915_BOX_RING_EMPTY</dfn>    0x1</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/I915_BOX_FLIP" data-ref="_M/I915_BOX_FLIP">I915_BOX_FLIP</dfn>          0x2</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/I915_BOX_WAIT" data-ref="_M/I915_BOX_WAIT">I915_BOX_WAIT</dfn>          0x4</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/I915_BOX_TEXTURE_LOAD" data-ref="_M/I915_BOX_TEXTURE_LOAD">I915_BOX_TEXTURE_LOAD</dfn>  0x8</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/I915_BOX_LOST_CONTEXT" data-ref="_M/I915_BOX_LOST_CONTEXT">I915_BOX_LOST_CONTEXT</dfn>  0x10</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><i>/*</i></td></tr>
<tr><th id="203">203</th><td><i> * i915 specific ioctls.</i></td></tr>
<tr><th id="204">204</th><td><i> *</i></td></tr>
<tr><th id="205">205</th><td><i> * The device specific ioctl range is [DRM_COMMAND_BASE, DRM_COMMAND_END) ie</i></td></tr>
<tr><th id="206">206</th><td><i> * [0x40, 0xa0) (a0 is excluded). The numbers below are defined as offset</i></td></tr>
<tr><th id="207">207</th><td><i> * against DRM_COMMAND_BASE and should be between [0x0, 0x60).</i></td></tr>
<tr><th id="208">208</th><td><i> */</i></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_INIT" data-ref="_M/DRM_I915_INIT">DRM_I915_INIT</dfn>		0x00</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_FLUSH" data-ref="_M/DRM_I915_FLUSH">DRM_I915_FLUSH</dfn>		0x01</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_FLIP" data-ref="_M/DRM_I915_FLIP">DRM_I915_FLIP</dfn>		0x02</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_BATCHBUFFER" data-ref="_M/DRM_I915_BATCHBUFFER">DRM_I915_BATCHBUFFER</dfn>	0x03</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_IRQ_EMIT" data-ref="_M/DRM_I915_IRQ_EMIT">DRM_I915_IRQ_EMIT</dfn>	0x04</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_IRQ_WAIT" data-ref="_M/DRM_I915_IRQ_WAIT">DRM_I915_IRQ_WAIT</dfn>	0x05</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GETPARAM" data-ref="_M/DRM_I915_GETPARAM">DRM_I915_GETPARAM</dfn>	0x06</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_SETPARAM" data-ref="_M/DRM_I915_SETPARAM">DRM_I915_SETPARAM</dfn>	0x07</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_ALLOC" data-ref="_M/DRM_I915_ALLOC">DRM_I915_ALLOC</dfn>		0x08</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_FREE" data-ref="_M/DRM_I915_FREE">DRM_I915_FREE</dfn>		0x09</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_INIT_HEAP" data-ref="_M/DRM_I915_INIT_HEAP">DRM_I915_INIT_HEAP</dfn>	0x0a</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_CMDBUFFER" data-ref="_M/DRM_I915_CMDBUFFER">DRM_I915_CMDBUFFER</dfn>	0x0b</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_DESTROY_HEAP" data-ref="_M/DRM_I915_DESTROY_HEAP">DRM_I915_DESTROY_HEAP</dfn>	0x0c</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_SET_VBLANK_PIPE" data-ref="_M/DRM_I915_SET_VBLANK_PIPE">DRM_I915_SET_VBLANK_PIPE</dfn>	0x0d</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GET_VBLANK_PIPE" data-ref="_M/DRM_I915_GET_VBLANK_PIPE">DRM_I915_GET_VBLANK_PIPE</dfn>	0x0e</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_VBLANK_SWAP" data-ref="_M/DRM_I915_VBLANK_SWAP">DRM_I915_VBLANK_SWAP</dfn>	0x0f</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_HWS_ADDR" data-ref="_M/DRM_I915_HWS_ADDR">DRM_I915_HWS_ADDR</dfn>	0x11</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_INIT" data-ref="_M/DRM_I915_GEM_INIT">DRM_I915_GEM_INIT</dfn>	0x13</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_EXECBUFFER" data-ref="_M/DRM_I915_GEM_EXECBUFFER">DRM_I915_GEM_EXECBUFFER</dfn>	0x14</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_PIN" data-ref="_M/DRM_I915_GEM_PIN">DRM_I915_GEM_PIN</dfn>	0x15</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_UNPIN" data-ref="_M/DRM_I915_GEM_UNPIN">DRM_I915_GEM_UNPIN</dfn>	0x16</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_BUSY" data-ref="_M/DRM_I915_GEM_BUSY">DRM_I915_GEM_BUSY</dfn>	0x17</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_THROTTLE" data-ref="_M/DRM_I915_GEM_THROTTLE">DRM_I915_GEM_THROTTLE</dfn>	0x18</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_ENTERVT" data-ref="_M/DRM_I915_GEM_ENTERVT">DRM_I915_GEM_ENTERVT</dfn>	0x19</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_LEAVEVT" data-ref="_M/DRM_I915_GEM_LEAVEVT">DRM_I915_GEM_LEAVEVT</dfn>	0x1a</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_CREATE" data-ref="_M/DRM_I915_GEM_CREATE">DRM_I915_GEM_CREATE</dfn>	0x1b</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_PREAD" data-ref="_M/DRM_I915_GEM_PREAD">DRM_I915_GEM_PREAD</dfn>	0x1c</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_PWRITE" data-ref="_M/DRM_I915_GEM_PWRITE">DRM_I915_GEM_PWRITE</dfn>	0x1d</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_MMAP" data-ref="_M/DRM_I915_GEM_MMAP">DRM_I915_GEM_MMAP</dfn>	0x1e</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_SET_DOMAIN" data-ref="_M/DRM_I915_GEM_SET_DOMAIN">DRM_I915_GEM_SET_DOMAIN</dfn>	0x1f</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_SW_FINISH" data-ref="_M/DRM_I915_GEM_SW_FINISH">DRM_I915_GEM_SW_FINISH</dfn>	0x20</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_SET_TILING" data-ref="_M/DRM_I915_GEM_SET_TILING">DRM_I915_GEM_SET_TILING</dfn>	0x21</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_GET_TILING" data-ref="_M/DRM_I915_GEM_GET_TILING">DRM_I915_GEM_GET_TILING</dfn>	0x22</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_GET_APERTURE" data-ref="_M/DRM_I915_GEM_GET_APERTURE">DRM_I915_GEM_GET_APERTURE</dfn> 0x23</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_MMAP_GTT" data-ref="_M/DRM_I915_GEM_MMAP_GTT">DRM_I915_GEM_MMAP_GTT</dfn>	0x24</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GET_PIPE_FROM_CRTC_ID" data-ref="_M/DRM_I915_GET_PIPE_FROM_CRTC_ID">DRM_I915_GET_PIPE_FROM_CRTC_ID</dfn>	0x25</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_MADVISE" data-ref="_M/DRM_I915_GEM_MADVISE">DRM_I915_GEM_MADVISE</dfn>	0x26</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_OVERLAY_PUT_IMAGE" data-ref="_M/DRM_I915_OVERLAY_PUT_IMAGE">DRM_I915_OVERLAY_PUT_IMAGE</dfn>	0x27</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_OVERLAY_ATTRS" data-ref="_M/DRM_I915_OVERLAY_ATTRS">DRM_I915_OVERLAY_ATTRS</dfn>	0x28</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_EXECBUFFER2" data-ref="_M/DRM_I915_GEM_EXECBUFFER2">DRM_I915_GEM_EXECBUFFER2</dfn>	0x29</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_EXECBUFFER2_WR" data-ref="_M/DRM_I915_GEM_EXECBUFFER2_WR">DRM_I915_GEM_EXECBUFFER2_WR</dfn>	DRM_I915_GEM_EXECBUFFER2</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GET_SPRITE_COLORKEY" data-ref="_M/DRM_I915_GET_SPRITE_COLORKEY">DRM_I915_GET_SPRITE_COLORKEY</dfn>	0x2a</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_SET_SPRITE_COLORKEY" data-ref="_M/DRM_I915_SET_SPRITE_COLORKEY">DRM_I915_SET_SPRITE_COLORKEY</dfn>	0x2b</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_WAIT" data-ref="_M/DRM_I915_GEM_WAIT">DRM_I915_GEM_WAIT</dfn>	0x2c</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_CONTEXT_CREATE" data-ref="_M/DRM_I915_GEM_CONTEXT_CREATE">DRM_I915_GEM_CONTEXT_CREATE</dfn>	0x2d</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_CONTEXT_DESTROY" data-ref="_M/DRM_I915_GEM_CONTEXT_DESTROY">DRM_I915_GEM_CONTEXT_DESTROY</dfn>	0x2e</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_SET_CACHING" data-ref="_M/DRM_I915_GEM_SET_CACHING">DRM_I915_GEM_SET_CACHING</dfn>	0x2f</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_GET_CACHING" data-ref="_M/DRM_I915_GEM_GET_CACHING">DRM_I915_GEM_GET_CACHING</dfn>	0x30</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_REG_READ" data-ref="_M/DRM_I915_REG_READ">DRM_I915_REG_READ</dfn>		0x31</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GET_RESET_STATS" data-ref="_M/DRM_I915_GET_RESET_STATS">DRM_I915_GET_RESET_STATS</dfn>	0x32</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_USERPTR" data-ref="_M/DRM_I915_GEM_USERPTR">DRM_I915_GEM_USERPTR</dfn>		0x33</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_CONTEXT_GETPARAM" data-ref="_M/DRM_I915_GEM_CONTEXT_GETPARAM">DRM_I915_GEM_CONTEXT_GETPARAM</dfn>	0x34</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_CONTEXT_SETPARAM" data-ref="_M/DRM_I915_GEM_CONTEXT_SETPARAM">DRM_I915_GEM_CONTEXT_SETPARAM</dfn>	0x35</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_PERF_OPEN" data-ref="_M/DRM_I915_PERF_OPEN">DRM_I915_PERF_OPEN</dfn>		0x36</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_PERF_ADD_CONFIG" data-ref="_M/DRM_I915_PERF_ADD_CONFIG">DRM_I915_PERF_ADD_CONFIG</dfn>	0x37</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_PERF_REMOVE_CONFIG" data-ref="_M/DRM_I915_PERF_REMOVE_CONFIG">DRM_I915_PERF_REMOVE_CONFIG</dfn>	0x38</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_INIT" data-ref="_M/DRM_IOCTL_I915_INIT">DRM_IOCTL_I915_INIT</dfn>		DRM_IOW( DRM_COMMAND_BASE + DRM_I915_INIT, drm_i915_init_t)</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_FLUSH" data-ref="_M/DRM_IOCTL_I915_FLUSH">DRM_IOCTL_I915_FLUSH</dfn>		DRM_IO ( DRM_COMMAND_BASE + DRM_I915_FLUSH)</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_FLIP" data-ref="_M/DRM_IOCTL_I915_FLIP">DRM_IOCTL_I915_FLIP</dfn>		DRM_IO ( DRM_COMMAND_BASE + DRM_I915_FLIP)</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_BATCHBUFFER" data-ref="_M/DRM_IOCTL_I915_BATCHBUFFER">DRM_IOCTL_I915_BATCHBUFFER</dfn>	DRM_IOW( DRM_COMMAND_BASE + DRM_I915_BATCHBUFFER, drm_i915_batchbuffer_t)</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_IRQ_EMIT" data-ref="_M/DRM_IOCTL_I915_IRQ_EMIT">DRM_IOCTL_I915_IRQ_EMIT</dfn>         DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_IRQ_EMIT, drm_i915_irq_emit_t)</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_IRQ_WAIT" data-ref="_M/DRM_IOCTL_I915_IRQ_WAIT">DRM_IOCTL_I915_IRQ_WAIT</dfn>         DRM_IOW( DRM_COMMAND_BASE + DRM_I915_IRQ_WAIT, drm_i915_irq_wait_t)</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GETPARAM" data-ref="_M/DRM_IOCTL_I915_GETPARAM">DRM_IOCTL_I915_GETPARAM</dfn>         DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GETPARAM, drm_i915_getparam_t)</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_SETPARAM" data-ref="_M/DRM_IOCTL_I915_SETPARAM">DRM_IOCTL_I915_SETPARAM</dfn>         DRM_IOW( DRM_COMMAND_BASE + DRM_I915_SETPARAM, drm_i915_setparam_t)</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_ALLOC" data-ref="_M/DRM_IOCTL_I915_ALLOC">DRM_IOCTL_I915_ALLOC</dfn>            DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_ALLOC, drm_i915_mem_alloc_t)</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_FREE" data-ref="_M/DRM_IOCTL_I915_FREE">DRM_IOCTL_I915_FREE</dfn>             DRM_IOW( DRM_COMMAND_BASE + DRM_I915_FREE, drm_i915_mem_free_t)</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_INIT_HEAP" data-ref="_M/DRM_IOCTL_I915_INIT_HEAP">DRM_IOCTL_I915_INIT_HEAP</dfn>        DRM_IOW( DRM_COMMAND_BASE + DRM_I915_INIT_HEAP, drm_i915_mem_init_heap_t)</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_CMDBUFFER" data-ref="_M/DRM_IOCTL_I915_CMDBUFFER">DRM_IOCTL_I915_CMDBUFFER</dfn>	DRM_IOW( DRM_COMMAND_BASE + DRM_I915_CMDBUFFER, drm_i915_cmdbuffer_t)</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_DESTROY_HEAP" data-ref="_M/DRM_IOCTL_I915_DESTROY_HEAP">DRM_IOCTL_I915_DESTROY_HEAP</dfn>	DRM_IOW( DRM_COMMAND_BASE + DRM_I915_DESTROY_HEAP, drm_i915_mem_destroy_heap_t)</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_SET_VBLANK_PIPE" data-ref="_M/DRM_IOCTL_I915_SET_VBLANK_PIPE">DRM_IOCTL_I915_SET_VBLANK_PIPE</dfn>	DRM_IOW( DRM_COMMAND_BASE + DRM_I915_SET_VBLANK_PIPE, drm_i915_vblank_pipe_t)</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GET_VBLANK_PIPE" data-ref="_M/DRM_IOCTL_I915_GET_VBLANK_PIPE">DRM_IOCTL_I915_GET_VBLANK_PIPE</dfn>	DRM_IOR( DRM_COMMAND_BASE + DRM_I915_GET_VBLANK_PIPE, drm_i915_vblank_pipe_t)</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_VBLANK_SWAP" data-ref="_M/DRM_IOCTL_I915_VBLANK_SWAP">DRM_IOCTL_I915_VBLANK_SWAP</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_VBLANK_SWAP, drm_i915_vblank_swap_t)</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_HWS_ADDR" data-ref="_M/DRM_IOCTL_I915_HWS_ADDR">DRM_IOCTL_I915_HWS_ADDR</dfn>		DRM_IOW(DRM_COMMAND_BASE + DRM_I915_HWS_ADDR, struct drm_i915_gem_init)</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_INIT" data-ref="_M/DRM_IOCTL_I915_GEM_INIT">DRM_IOCTL_I915_GEM_INIT</dfn>		DRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_INIT, struct drm_i915_gem_init)</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_EXECBUFFER" data-ref="_M/DRM_IOCTL_I915_GEM_EXECBUFFER">DRM_IOCTL_I915_GEM_EXECBUFFER</dfn>	DRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_EXECBUFFER, struct drm_i915_gem_execbuffer)</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_EXECBUFFER2" data-ref="_M/DRM_IOCTL_I915_GEM_EXECBUFFER2">DRM_IOCTL_I915_GEM_EXECBUFFER2</dfn>	DRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_EXECBUFFER2, struct drm_i915_gem_execbuffer2)</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_EXECBUFFER2_WR" data-ref="_M/DRM_IOCTL_I915_GEM_EXECBUFFER2_WR">DRM_IOCTL_I915_GEM_EXECBUFFER2_WR</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_EXECBUFFER2_WR, struct drm_i915_gem_execbuffer2)</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_PIN" data-ref="_M/DRM_IOCTL_I915_GEM_PIN">DRM_IOCTL_I915_GEM_PIN</dfn>		DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_PIN, struct drm_i915_gem_pin)</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_UNPIN" data-ref="_M/DRM_IOCTL_I915_GEM_UNPIN">DRM_IOCTL_I915_GEM_UNPIN</dfn>	DRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_UNPIN, struct drm_i915_gem_unpin)</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_BUSY" data-ref="_M/DRM_IOCTL_I915_GEM_BUSY">DRM_IOCTL_I915_GEM_BUSY</dfn>		DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_BUSY, struct drm_i915_gem_busy)</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_SET_CACHING" data-ref="_M/DRM_IOCTL_I915_GEM_SET_CACHING">DRM_IOCTL_I915_GEM_SET_CACHING</dfn>		DRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_SET_CACHING, struct drm_i915_gem_caching)</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_GET_CACHING" data-ref="_M/DRM_IOCTL_I915_GEM_GET_CACHING">DRM_IOCTL_I915_GEM_GET_CACHING</dfn>		DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_GET_CACHING, struct drm_i915_gem_caching)</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_THROTTLE" data-ref="_M/DRM_IOCTL_I915_GEM_THROTTLE">DRM_IOCTL_I915_GEM_THROTTLE</dfn>	DRM_IO ( DRM_COMMAND_BASE + DRM_I915_GEM_THROTTLE)</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_ENTERVT" data-ref="_M/DRM_IOCTL_I915_GEM_ENTERVT">DRM_IOCTL_I915_GEM_ENTERVT</dfn>	DRM_IO(DRM_COMMAND_BASE + DRM_I915_GEM_ENTERVT)</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_LEAVEVT" data-ref="_M/DRM_IOCTL_I915_GEM_LEAVEVT">DRM_IOCTL_I915_GEM_LEAVEVT</dfn>	DRM_IO(DRM_COMMAND_BASE + DRM_I915_GEM_LEAVEVT)</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_CREATE" data-ref="_M/DRM_IOCTL_I915_GEM_CREATE">DRM_IOCTL_I915_GEM_CREATE</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_CREATE, struct drm_i915_gem_create)</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_PREAD" data-ref="_M/DRM_IOCTL_I915_GEM_PREAD">DRM_IOCTL_I915_GEM_PREAD</dfn>	DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_PREAD, struct drm_i915_gem_pread)</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_PWRITE" data-ref="_M/DRM_IOCTL_I915_GEM_PWRITE">DRM_IOCTL_I915_GEM_PWRITE</dfn>	DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_PWRITE, struct drm_i915_gem_pwrite)</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_MMAP" data-ref="_M/DRM_IOCTL_I915_GEM_MMAP">DRM_IOCTL_I915_GEM_MMAP</dfn>		DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_MMAP, struct drm_i915_gem_mmap)</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_MMAP_GTT" data-ref="_M/DRM_IOCTL_I915_GEM_MMAP_GTT">DRM_IOCTL_I915_GEM_MMAP_GTT</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_MMAP_GTT, struct drm_i915_gem_mmap_gtt)</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_SET_DOMAIN" data-ref="_M/DRM_IOCTL_I915_GEM_SET_DOMAIN">DRM_IOCTL_I915_GEM_SET_DOMAIN</dfn>	DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_SET_DOMAIN, struct drm_i915_gem_set_domain)</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_SW_FINISH" data-ref="_M/DRM_IOCTL_I915_GEM_SW_FINISH">DRM_IOCTL_I915_GEM_SW_FINISH</dfn>	DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_SW_FINISH, struct drm_i915_gem_sw_finish)</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_SET_TILING" data-ref="_M/DRM_IOCTL_I915_GEM_SET_TILING">DRM_IOCTL_I915_GEM_SET_TILING</dfn>	DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_SET_TILING, struct drm_i915_gem_set_tiling)</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_GET_TILING" data-ref="_M/DRM_IOCTL_I915_GEM_GET_TILING">DRM_IOCTL_I915_GEM_GET_TILING</dfn>	DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_GET_TILING, struct drm_i915_gem_get_tiling)</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_GET_APERTURE" data-ref="_M/DRM_IOCTL_I915_GEM_GET_APERTURE">DRM_IOCTL_I915_GEM_GET_APERTURE</dfn>	DRM_IOR  (DRM_COMMAND_BASE + DRM_I915_GEM_GET_APERTURE, struct drm_i915_gem_get_aperture)</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GET_PIPE_FROM_CRTC_ID" data-ref="_M/DRM_IOCTL_I915_GET_PIPE_FROM_CRTC_ID">DRM_IOCTL_I915_GET_PIPE_FROM_CRTC_ID</dfn> DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GET_PIPE_FROM_CRTC_ID, struct drm_i915_get_pipe_from_crtc_id)</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_MADVISE" data-ref="_M/DRM_IOCTL_I915_GEM_MADVISE">DRM_IOCTL_I915_GEM_MADVISE</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_MADVISE, struct drm_i915_gem_madvise)</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_OVERLAY_PUT_IMAGE" data-ref="_M/DRM_IOCTL_I915_OVERLAY_PUT_IMAGE">DRM_IOCTL_I915_OVERLAY_PUT_IMAGE</dfn>	DRM_IOW(DRM_COMMAND_BASE + DRM_I915_OVERLAY_PUT_IMAGE, struct drm_intel_overlay_put_image)</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_OVERLAY_ATTRS" data-ref="_M/DRM_IOCTL_I915_OVERLAY_ATTRS">DRM_IOCTL_I915_OVERLAY_ATTRS</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_OVERLAY_ATTRS, struct drm_intel_overlay_attrs)</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_SET_SPRITE_COLORKEY" data-ref="_M/DRM_IOCTL_I915_SET_SPRITE_COLORKEY">DRM_IOCTL_I915_SET_SPRITE_COLORKEY</dfn> DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_SET_SPRITE_COLORKEY, struct drm_intel_sprite_colorkey)</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GET_SPRITE_COLORKEY" data-ref="_M/DRM_IOCTL_I915_GET_SPRITE_COLORKEY">DRM_IOCTL_I915_GET_SPRITE_COLORKEY</dfn> DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GET_SPRITE_COLORKEY, struct drm_intel_sprite_colorkey)</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_WAIT" data-ref="_M/DRM_IOCTL_I915_GEM_WAIT">DRM_IOCTL_I915_GEM_WAIT</dfn>		DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_WAIT, struct drm_i915_gem_wait)</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_CONTEXT_CREATE" data-ref="_M/DRM_IOCTL_I915_GEM_CONTEXT_CREATE">DRM_IOCTL_I915_GEM_CONTEXT_CREATE</dfn>	DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_CREATE, struct drm_i915_gem_context_create)</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_CONTEXT_DESTROY" data-ref="_M/DRM_IOCTL_I915_GEM_CONTEXT_DESTROY">DRM_IOCTL_I915_GEM_CONTEXT_DESTROY</dfn>	DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_DESTROY, struct drm_i915_gem_context_destroy)</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_REG_READ" data-ref="_M/DRM_IOCTL_I915_REG_READ">DRM_IOCTL_I915_REG_READ</dfn>			DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_REG_READ, struct drm_i915_reg_read)</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GET_RESET_STATS" data-ref="_M/DRM_IOCTL_I915_GET_RESET_STATS">DRM_IOCTL_I915_GET_RESET_STATS</dfn>		DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GET_RESET_STATS, struct drm_i915_reset_stats)</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_USERPTR" data-ref="_M/DRM_IOCTL_I915_GEM_USERPTR">DRM_IOCTL_I915_GEM_USERPTR</dfn>			DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_USERPTR, struct drm_i915_gem_userptr)</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_CONTEXT_GETPARAM" data-ref="_M/DRM_IOCTL_I915_GEM_CONTEXT_GETPARAM">DRM_IOCTL_I915_GEM_CONTEXT_GETPARAM</dfn>	DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_GETPARAM, struct drm_i915_gem_context_param)</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_CONTEXT_SETPARAM" data-ref="_M/DRM_IOCTL_I915_GEM_CONTEXT_SETPARAM">DRM_IOCTL_I915_GEM_CONTEXT_SETPARAM</dfn>	DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_SETPARAM, struct drm_i915_gem_context_param)</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_PERF_OPEN" data-ref="_M/DRM_IOCTL_I915_PERF_OPEN">DRM_IOCTL_I915_PERF_OPEN</dfn>	DRM_IOW(DRM_COMMAND_BASE + DRM_I915_PERF_OPEN, struct drm_i915_perf_open_param)</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_PERF_ADD_CONFIG" data-ref="_M/DRM_IOCTL_I915_PERF_ADD_CONFIG">DRM_IOCTL_I915_PERF_ADD_CONFIG</dfn>	DRM_IOW(DRM_COMMAND_BASE + DRM_I915_PERF_ADD_CONFIG, struct drm_i915_perf_oa_config)</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_PERF_REMOVE_CONFIG" data-ref="_M/DRM_IOCTL_I915_PERF_REMOVE_CONFIG">DRM_IOCTL_I915_PERF_REMOVE_CONFIG</dfn>	DRM_IOW(DRM_COMMAND_BASE + DRM_I915_PERF_REMOVE_CONFIG, __u64)</u></td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><i>/* Allow drivers to submit batchbuffers directly to hardware, relying</i></td></tr>
<tr><th id="324">324</th><td><i> * on the security mechanisms provided by hardware.</i></td></tr>
<tr><th id="325">325</th><td><i> */</i></td></tr>
<tr><th id="326">326</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_batchbuffer" title='drm_i915_batchbuffer' data-ref="drm_i915_batchbuffer"><a class="type" href="#drm_i915_batchbuffer" title='drm_i915_batchbuffer' data-ref="drm_i915_batchbuffer">drm_i915_batchbuffer</a></dfn> {</td></tr>
<tr><th id="327">327</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_batchbuffer::start" title='drm_i915_batchbuffer::start' data-ref="drm_i915_batchbuffer::start">start</dfn>;		<i>/* agp offset */</i></td></tr>
<tr><th id="328">328</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_batchbuffer::used" title='drm_i915_batchbuffer::used' data-ref="drm_i915_batchbuffer::used">used</dfn>;		<i>/* nr bytes in use */</i></td></tr>
<tr><th id="329">329</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_batchbuffer::DR1" title='drm_i915_batchbuffer::DR1' data-ref="drm_i915_batchbuffer::DR1">DR1</dfn>;		<i>/* hw flags for GFX_OP_DRAWRECT_INFO */</i></td></tr>
<tr><th id="330">330</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_batchbuffer::DR4" title='drm_i915_batchbuffer::DR4' data-ref="drm_i915_batchbuffer::DR4">DR4</dfn>;		<i>/* window origin for GFX_OP_DRAWRECT_INFO */</i></td></tr>
<tr><th id="331">331</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_batchbuffer::num_cliprects" title='drm_i915_batchbuffer::num_cliprects' data-ref="drm_i915_batchbuffer::num_cliprects">num_cliprects</dfn>;	<i>/* mulitpass with multiple cliprects? */</i></td></tr>
<tr><th id="332">332</th><td>	<b>struct</b> <a class="type" href="drm.h.html#drm_clip_rect" title='drm_clip_rect' data-ref="drm_clip_rect">drm_clip_rect</a> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_i915_batchbuffer::cliprects" title='drm_i915_batchbuffer::cliprects' data-ref="drm_i915_batchbuffer::cliprects">cliprects</dfn>;	<i>/* pointer to userspace cliprects */</i></td></tr>
<tr><th id="333">333</th><td>} <dfn class="typedef" id="drm_i915_batchbuffer_t" title='drm_i915_batchbuffer_t' data-type='struct drm_i915_batchbuffer' data-ref="drm_i915_batchbuffer_t">drm_i915_batchbuffer_t</dfn>;</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><i>/* As above, but pass a pointer to userspace buffer which can be</i></td></tr>
<tr><th id="336">336</th><td><i> * validated by the kernel prior to sending to hardware.</i></td></tr>
<tr><th id="337">337</th><td><i> */</i></td></tr>
<tr><th id="338">338</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="_drm_i915_cmdbuffer" title='_drm_i915_cmdbuffer' data-ref="_drm_i915_cmdbuffer"><a class="type" href="#_drm_i915_cmdbuffer" title='_drm_i915_cmdbuffer' data-ref="_drm_i915_cmdbuffer">_drm_i915_cmdbuffer</a></dfn> {</td></tr>
<tr><th id="339">339</th><td>	<em>char</em> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="_drm_i915_cmdbuffer::buf" title='_drm_i915_cmdbuffer::buf' data-ref="_drm_i915_cmdbuffer::buf">buf</dfn>;	<i>/* pointer to userspace command buffer */</i></td></tr>
<tr><th id="340">340</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_cmdbuffer::sz" title='_drm_i915_cmdbuffer::sz' data-ref="_drm_i915_cmdbuffer::sz">sz</dfn>;			<i>/* nr bytes in buf */</i></td></tr>
<tr><th id="341">341</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_cmdbuffer::DR1" title='_drm_i915_cmdbuffer::DR1' data-ref="_drm_i915_cmdbuffer::DR1">DR1</dfn>;		<i>/* hw flags for GFX_OP_DRAWRECT_INFO */</i></td></tr>
<tr><th id="342">342</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_cmdbuffer::DR4" title='_drm_i915_cmdbuffer::DR4' data-ref="_drm_i915_cmdbuffer::DR4">DR4</dfn>;		<i>/* window origin for GFX_OP_DRAWRECT_INFO */</i></td></tr>
<tr><th id="343">343</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_cmdbuffer::num_cliprects" title='_drm_i915_cmdbuffer::num_cliprects' data-ref="_drm_i915_cmdbuffer::num_cliprects">num_cliprects</dfn>;	<i>/* mulitpass with multiple cliprects? */</i></td></tr>
<tr><th id="344">344</th><td>	<b>struct</b> <a class="type" href="drm.h.html#drm_clip_rect" title='drm_clip_rect' data-ref="drm_clip_rect">drm_clip_rect</a> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="_drm_i915_cmdbuffer::cliprects" title='_drm_i915_cmdbuffer::cliprects' data-ref="_drm_i915_cmdbuffer::cliprects">cliprects</dfn>;	<i>/* pointer to userspace cliprects */</i></td></tr>
<tr><th id="345">345</th><td>} <dfn class="typedef" id="drm_i915_cmdbuffer_t" title='drm_i915_cmdbuffer_t' data-type='struct _drm_i915_cmdbuffer' data-ref="drm_i915_cmdbuffer_t">drm_i915_cmdbuffer_t</dfn>;</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><i>/* Userspace can request &amp; wait on irq's:</i></td></tr>
<tr><th id="348">348</th><td><i> */</i></td></tr>
<tr><th id="349">349</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_irq_emit" title='drm_i915_irq_emit' data-ref="drm_i915_irq_emit"><a class="type" href="#drm_i915_irq_emit" title='drm_i915_irq_emit' data-ref="drm_i915_irq_emit">drm_i915_irq_emit</a></dfn> {</td></tr>
<tr><th id="350">350</th><td>	<em>int</em> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_i915_irq_emit::irq_seq" title='drm_i915_irq_emit::irq_seq' data-ref="drm_i915_irq_emit::irq_seq">irq_seq</dfn>;</td></tr>
<tr><th id="351">351</th><td>} <dfn class="typedef" id="drm_i915_irq_emit_t" title='drm_i915_irq_emit_t' data-type='struct drm_i915_irq_emit' data-ref="drm_i915_irq_emit_t">drm_i915_irq_emit_t</dfn>;</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_irq_wait" title='drm_i915_irq_wait' data-ref="drm_i915_irq_wait"><a class="type" href="#drm_i915_irq_wait" title='drm_i915_irq_wait' data-ref="drm_i915_irq_wait">drm_i915_irq_wait</a></dfn> {</td></tr>
<tr><th id="354">354</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_irq_wait::irq_seq" title='drm_i915_irq_wait::irq_seq' data-ref="drm_i915_irq_wait::irq_seq">irq_seq</dfn>;</td></tr>
<tr><th id="355">355</th><td>} <dfn class="typedef" id="drm_i915_irq_wait_t" title='drm_i915_irq_wait_t' data-type='struct drm_i915_irq_wait' data-ref="drm_i915_irq_wait_t">drm_i915_irq_wait_t</dfn>;</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><i>/* Ioctl to query kernel params:</i></td></tr>
<tr><th id="358">358</th><td><i> */</i></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_IRQ_ACTIVE" data-ref="_M/I915_PARAM_IRQ_ACTIVE">I915_PARAM_IRQ_ACTIVE</dfn>            1</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_ALLOW_BATCHBUFFER" data-ref="_M/I915_PARAM_ALLOW_BATCHBUFFER">I915_PARAM_ALLOW_BATCHBUFFER</dfn>     2</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_LAST_DISPATCH" data-ref="_M/I915_PARAM_LAST_DISPATCH">I915_PARAM_LAST_DISPATCH</dfn>         3</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_CHIPSET_ID" data-ref="_M/I915_PARAM_CHIPSET_ID">I915_PARAM_CHIPSET_ID</dfn>            4</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_GEM" data-ref="_M/I915_PARAM_HAS_GEM">I915_PARAM_HAS_GEM</dfn>               5</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_NUM_FENCES_AVAIL" data-ref="_M/I915_PARAM_NUM_FENCES_AVAIL">I915_PARAM_NUM_FENCES_AVAIL</dfn>      6</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_OVERLAY" data-ref="_M/I915_PARAM_HAS_OVERLAY">I915_PARAM_HAS_OVERLAY</dfn>           7</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_PAGEFLIPPING" data-ref="_M/I915_PARAM_HAS_PAGEFLIPPING">I915_PARAM_HAS_PAGEFLIPPING</dfn>	 8</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_EXECBUF2" data-ref="_M/I915_PARAM_HAS_EXECBUF2">I915_PARAM_HAS_EXECBUF2</dfn>          9</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_BSD" data-ref="_M/I915_PARAM_HAS_BSD">I915_PARAM_HAS_BSD</dfn>		 10</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_BLT" data-ref="_M/I915_PARAM_HAS_BLT">I915_PARAM_HAS_BLT</dfn>		 11</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_RELAXED_FENCING" data-ref="_M/I915_PARAM_HAS_RELAXED_FENCING">I915_PARAM_HAS_RELAXED_FENCING</dfn>	 12</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_COHERENT_RINGS" data-ref="_M/I915_PARAM_HAS_COHERENT_RINGS">I915_PARAM_HAS_COHERENT_RINGS</dfn>	 13</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_EXEC_CONSTANTS" data-ref="_M/I915_PARAM_HAS_EXEC_CONSTANTS">I915_PARAM_HAS_EXEC_CONSTANTS</dfn>	 14</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_RELAXED_DELTA" data-ref="_M/I915_PARAM_HAS_RELAXED_DELTA">I915_PARAM_HAS_RELAXED_DELTA</dfn>	 15</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_GEN7_SOL_RESET" data-ref="_M/I915_PARAM_HAS_GEN7_SOL_RESET">I915_PARAM_HAS_GEN7_SOL_RESET</dfn>	 16</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_LLC" data-ref="_M/I915_PARAM_HAS_LLC">I915_PARAM_HAS_LLC</dfn>     	 	 17</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_ALIASING_PPGTT" data-ref="_M/I915_PARAM_HAS_ALIASING_PPGTT">I915_PARAM_HAS_ALIASING_PPGTT</dfn>	 18</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_WAIT_TIMEOUT" data-ref="_M/I915_PARAM_HAS_WAIT_TIMEOUT">I915_PARAM_HAS_WAIT_TIMEOUT</dfn>	 19</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_SEMAPHORES" data-ref="_M/I915_PARAM_HAS_SEMAPHORES">I915_PARAM_HAS_SEMAPHORES</dfn>	 20</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_PRIME_VMAP_FLUSH" data-ref="_M/I915_PARAM_HAS_PRIME_VMAP_FLUSH">I915_PARAM_HAS_PRIME_VMAP_FLUSH</dfn>	 21</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_VEBOX" data-ref="_M/I915_PARAM_HAS_VEBOX">I915_PARAM_HAS_VEBOX</dfn>		 22</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_SECURE_BATCHES" data-ref="_M/I915_PARAM_HAS_SECURE_BATCHES">I915_PARAM_HAS_SECURE_BATCHES</dfn>	 23</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_PINNED_BATCHES" data-ref="_M/I915_PARAM_HAS_PINNED_BATCHES">I915_PARAM_HAS_PINNED_BATCHES</dfn>	 24</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_EXEC_NO_RELOC" data-ref="_M/I915_PARAM_HAS_EXEC_NO_RELOC">I915_PARAM_HAS_EXEC_NO_RELOC</dfn>	 25</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_EXEC_HANDLE_LUT" data-ref="_M/I915_PARAM_HAS_EXEC_HANDLE_LUT">I915_PARAM_HAS_EXEC_HANDLE_LUT</dfn>   26</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_WT" data-ref="_M/I915_PARAM_HAS_WT">I915_PARAM_HAS_WT</dfn>     	 	 27</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_CMD_PARSER_VERSION" data-ref="_M/I915_PARAM_CMD_PARSER_VERSION">I915_PARAM_CMD_PARSER_VERSION</dfn>	 28</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_COHERENT_PHYS_GTT" data-ref="_M/I915_PARAM_HAS_COHERENT_PHYS_GTT">I915_PARAM_HAS_COHERENT_PHYS_GTT</dfn> 29</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_MMAP_VERSION" data-ref="_M/I915_PARAM_MMAP_VERSION">I915_PARAM_MMAP_VERSION</dfn>          30</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_BSD2" data-ref="_M/I915_PARAM_HAS_BSD2">I915_PARAM_HAS_BSD2</dfn>		 31</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_REVISION" data-ref="_M/I915_PARAM_REVISION">I915_PARAM_REVISION</dfn>              32</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_SUBSLICE_TOTAL" data-ref="_M/I915_PARAM_SUBSLICE_TOTAL">I915_PARAM_SUBSLICE_TOTAL</dfn>	 33</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_EU_TOTAL" data-ref="_M/I915_PARAM_EU_TOTAL">I915_PARAM_EU_TOTAL</dfn>		 34</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_GPU_RESET" data-ref="_M/I915_PARAM_HAS_GPU_RESET">I915_PARAM_HAS_GPU_RESET</dfn>	 35</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_RESOURCE_STREAMER" data-ref="_M/I915_PARAM_HAS_RESOURCE_STREAMER">I915_PARAM_HAS_RESOURCE_STREAMER</dfn> 36</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_EXEC_SOFTPIN" data-ref="_M/I915_PARAM_HAS_EXEC_SOFTPIN">I915_PARAM_HAS_EXEC_SOFTPIN</dfn>	 37</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_POOLED_EU" data-ref="_M/I915_PARAM_HAS_POOLED_EU">I915_PARAM_HAS_POOLED_EU</dfn>	 38</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_MIN_EU_IN_POOL" data-ref="_M/I915_PARAM_MIN_EU_IN_POOL">I915_PARAM_MIN_EU_IN_POOL</dfn>	 39</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_MMAP_GTT_VERSION" data-ref="_M/I915_PARAM_MMAP_GTT_VERSION">I915_PARAM_MMAP_GTT_VERSION</dfn>	 40</u></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><i>/* Query whether DRM_I915_GEM_EXECBUFFER2 supports user defined execution</i></td></tr>
<tr><th id="401">401</th><td><i> * priorities and the driver will attempt to execute batches in priority order.</i></td></tr>
<tr><th id="402">402</th><td><i> */</i></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_SCHEDULER" data-ref="_M/I915_PARAM_HAS_SCHEDULER">I915_PARAM_HAS_SCHEDULER</dfn>	 41</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HUC_STATUS" data-ref="_M/I915_PARAM_HUC_STATUS">I915_PARAM_HUC_STATUS</dfn>		 42</u></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><i>/* Query whether DRM_I915_GEM_EXECBUFFER2 supports the ability to opt-out of</i></td></tr>
<tr><th id="407">407</th><td><i> * synchronisation with implicit fencing on individual objects.</i></td></tr>
<tr><th id="408">408</th><td><i> * See EXEC_OBJECT_ASYNC.</i></td></tr>
<tr><th id="409">409</th><td><i> */</i></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_EXEC_ASYNC" data-ref="_M/I915_PARAM_HAS_EXEC_ASYNC">I915_PARAM_HAS_EXEC_ASYNC</dfn>	 43</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><i>/* Query whether DRM_I915_GEM_EXECBUFFER2 supports explicit fence support -</i></td></tr>
<tr><th id="413">413</th><td><i> * both being able to pass in a sync_file fd to wait upon before executing,</i></td></tr>
<tr><th id="414">414</th><td><i> * and being able to return a new sync_file fd that is signaled when the</i></td></tr>
<tr><th id="415">415</th><td><i> * current request is complete. See I915_EXEC_FENCE_IN and I915_EXEC_FENCE_OUT.</i></td></tr>
<tr><th id="416">416</th><td><i> */</i></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_EXEC_FENCE" data-ref="_M/I915_PARAM_HAS_EXEC_FENCE">I915_PARAM_HAS_EXEC_FENCE</dfn>	 44</u></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><i>/* Query whether DRM_I915_GEM_EXECBUFFER2 supports the ability to capture</i></td></tr>
<tr><th id="420">420</th><td><i> * user specified bufffers for post-mortem debugging of GPU hangs. See</i></td></tr>
<tr><th id="421">421</th><td><i> * EXEC_OBJECT_CAPTURE.</i></td></tr>
<tr><th id="422">422</th><td><i> */</i></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_EXEC_CAPTURE" data-ref="_M/I915_PARAM_HAS_EXEC_CAPTURE">I915_PARAM_HAS_EXEC_CAPTURE</dfn>	 45</u></td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_SLICE_MASK" data-ref="_M/I915_PARAM_SLICE_MASK">I915_PARAM_SLICE_MASK</dfn>		 46</u></td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><i>/* Assuming it's uniform for each slice, this queries the mask of subslices</i></td></tr>
<tr><th id="428">428</th><td><i> * per-slice for this system.</i></td></tr>
<tr><th id="429">429</th><td><i> */</i></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_SUBSLICE_MASK" data-ref="_M/I915_PARAM_SUBSLICE_MASK">I915_PARAM_SUBSLICE_MASK</dfn>	 47</u></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><i>/*</i></td></tr>
<tr><th id="433">433</th><td><i> * Query whether DRM_I915_GEM_EXECBUFFER2 supports supplying the batch buffer</i></td></tr>
<tr><th id="434">434</th><td><i> * as the first execobject as opposed to the last. See I915_EXEC_BATCH_FIRST.</i></td></tr>
<tr><th id="435">435</th><td><i> */</i></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_EXEC_BATCH_FIRST" data-ref="_M/I915_PARAM_HAS_EXEC_BATCH_FIRST">I915_PARAM_HAS_EXEC_BATCH_FIRST</dfn>	 48</u></td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><i>/* Query whether DRM_I915_GEM_EXECBUFFER2 supports supplying an array of</i></td></tr>
<tr><th id="439">439</th><td><i> * drm_i915_gem_exec_fence structures.  See I915_EXEC_FENCE_ARRAY.</i></td></tr>
<tr><th id="440">440</th><td><i> */</i></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_EXEC_FENCE_ARRAY" data-ref="_M/I915_PARAM_HAS_EXEC_FENCE_ARRAY">I915_PARAM_HAS_EXEC_FENCE_ARRAY</dfn>  49</u></td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_getparam" title='drm_i915_getparam' data-ref="drm_i915_getparam"><a class="type" href="#drm_i915_getparam" title='drm_i915_getparam' data-ref="drm_i915_getparam">drm_i915_getparam</a></dfn> {</td></tr>
<tr><th id="444">444</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_i915_getparam::param" title='drm_i915_getparam::param' data-ref="drm_i915_getparam::param">param</dfn>;</td></tr>
<tr><th id="445">445</th><td>	<i>/*</i></td></tr>
<tr><th id="446">446</th><td><i>	 * WARNING: Using pointers instead of fixed-size u64 means we need to write</i></td></tr>
<tr><th id="447">447</th><td><i>	 * compat32 code. Don't repeat this mistake.</i></td></tr>
<tr><th id="448">448</th><td><i>	 */</i></td></tr>
<tr><th id="449">449</th><td>	<em>int</em> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_i915_getparam::value" title='drm_i915_getparam::value' data-ref="drm_i915_getparam::value">value</dfn>;</td></tr>
<tr><th id="450">450</th><td>} <dfn class="typedef" id="drm_i915_getparam_t" title='drm_i915_getparam_t' data-type='struct drm_i915_getparam' data-ref="drm_i915_getparam_t">drm_i915_getparam_t</dfn>;</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><i>/* Ioctl to set kernel params:</i></td></tr>
<tr><th id="453">453</th><td><i> */</i></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/I915_SETPARAM_USE_MI_BATCHBUFFER_START" data-ref="_M/I915_SETPARAM_USE_MI_BATCHBUFFER_START">I915_SETPARAM_USE_MI_BATCHBUFFER_START</dfn>            1</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/I915_SETPARAM_TEX_LRU_LOG_GRANULARITY" data-ref="_M/I915_SETPARAM_TEX_LRU_LOG_GRANULARITY">I915_SETPARAM_TEX_LRU_LOG_GRANULARITY</dfn>             2</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/I915_SETPARAM_ALLOW_BATCHBUFFER" data-ref="_M/I915_SETPARAM_ALLOW_BATCHBUFFER">I915_SETPARAM_ALLOW_BATCHBUFFER</dfn>                   3</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/I915_SETPARAM_NUM_USED_FENCES" data-ref="_M/I915_SETPARAM_NUM_USED_FENCES">I915_SETPARAM_NUM_USED_FENCES</dfn>                     4</u></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_setparam" title='drm_i915_setparam' data-ref="drm_i915_setparam"><a class="type" href="#drm_i915_setparam" title='drm_i915_setparam' data-ref="drm_i915_setparam">drm_i915_setparam</a></dfn> {</td></tr>
<tr><th id="460">460</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_setparam::param" title='drm_i915_setparam::param' data-ref="drm_i915_setparam::param">param</dfn>;</td></tr>
<tr><th id="461">461</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_setparam::value" title='drm_i915_setparam::value' data-ref="drm_i915_setparam::value">value</dfn>;</td></tr>
<tr><th id="462">462</th><td>} <dfn class="typedef" id="drm_i915_setparam_t" title='drm_i915_setparam_t' data-type='struct drm_i915_setparam' data-ref="drm_i915_setparam_t">drm_i915_setparam_t</dfn>;</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><i>/* A memory manager for regions of shared memory:</i></td></tr>
<tr><th id="465">465</th><td><i> */</i></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/I915_MEM_REGION_AGP" data-ref="_M/I915_MEM_REGION_AGP">I915_MEM_REGION_AGP</dfn> 1</u></td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_mem_alloc" title='drm_i915_mem_alloc' data-ref="drm_i915_mem_alloc"><a class="type" href="#drm_i915_mem_alloc" title='drm_i915_mem_alloc' data-ref="drm_i915_mem_alloc">drm_i915_mem_alloc</a></dfn> {</td></tr>
<tr><th id="469">469</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_alloc::region" title='drm_i915_mem_alloc::region' data-ref="drm_i915_mem_alloc::region">region</dfn>;</td></tr>
<tr><th id="470">470</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_alloc::alignment" title='drm_i915_mem_alloc::alignment' data-ref="drm_i915_mem_alloc::alignment">alignment</dfn>;</td></tr>
<tr><th id="471">471</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_alloc::size" title='drm_i915_mem_alloc::size' data-ref="drm_i915_mem_alloc::size">size</dfn>;</td></tr>
<tr><th id="472">472</th><td>	<em>int</em> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_i915_mem_alloc::region_offset" title='drm_i915_mem_alloc::region_offset' data-ref="drm_i915_mem_alloc::region_offset">region_offset</dfn>;	<i>/* offset from start of fb or agp */</i></td></tr>
<tr><th id="473">473</th><td>} <dfn class="typedef" id="drm_i915_mem_alloc_t" title='drm_i915_mem_alloc_t' data-type='struct drm_i915_mem_alloc' data-ref="drm_i915_mem_alloc_t">drm_i915_mem_alloc_t</dfn>;</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_mem_free" title='drm_i915_mem_free' data-ref="drm_i915_mem_free"><a class="type" href="#drm_i915_mem_free" title='drm_i915_mem_free' data-ref="drm_i915_mem_free">drm_i915_mem_free</a></dfn> {</td></tr>
<tr><th id="476">476</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_free::region" title='drm_i915_mem_free::region' data-ref="drm_i915_mem_free::region">region</dfn>;</td></tr>
<tr><th id="477">477</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_free::region_offset" title='drm_i915_mem_free::region_offset' data-ref="drm_i915_mem_free::region_offset">region_offset</dfn>;</td></tr>
<tr><th id="478">478</th><td>} <dfn class="typedef" id="drm_i915_mem_free_t" title='drm_i915_mem_free_t' data-type='struct drm_i915_mem_free' data-ref="drm_i915_mem_free_t">drm_i915_mem_free_t</dfn>;</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_mem_init_heap" title='drm_i915_mem_init_heap' data-ref="drm_i915_mem_init_heap"><a class="type" href="#drm_i915_mem_init_heap" title='drm_i915_mem_init_heap' data-ref="drm_i915_mem_init_heap">drm_i915_mem_init_heap</a></dfn> {</td></tr>
<tr><th id="481">481</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_init_heap::region" title='drm_i915_mem_init_heap::region' data-ref="drm_i915_mem_init_heap::region">region</dfn>;</td></tr>
<tr><th id="482">482</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_init_heap::size" title='drm_i915_mem_init_heap::size' data-ref="drm_i915_mem_init_heap::size">size</dfn>;</td></tr>
<tr><th id="483">483</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_init_heap::start" title='drm_i915_mem_init_heap::start' data-ref="drm_i915_mem_init_heap::start">start</dfn>;</td></tr>
<tr><th id="484">484</th><td>} <dfn class="typedef" id="drm_i915_mem_init_heap_t" title='drm_i915_mem_init_heap_t' data-type='struct drm_i915_mem_init_heap' data-ref="drm_i915_mem_init_heap_t">drm_i915_mem_init_heap_t</dfn>;</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><i>/* Allow memory manager to be torn down and re-initialized (eg on</i></td></tr>
<tr><th id="487">487</th><td><i> * rotate):</i></td></tr>
<tr><th id="488">488</th><td><i> */</i></td></tr>
<tr><th id="489">489</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_mem_destroy_heap" title='drm_i915_mem_destroy_heap' data-ref="drm_i915_mem_destroy_heap"><a class="type" href="#drm_i915_mem_destroy_heap" title='drm_i915_mem_destroy_heap' data-ref="drm_i915_mem_destroy_heap">drm_i915_mem_destroy_heap</a></dfn> {</td></tr>
<tr><th id="490">490</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_destroy_heap::region" title='drm_i915_mem_destroy_heap::region' data-ref="drm_i915_mem_destroy_heap::region">region</dfn>;</td></tr>
<tr><th id="491">491</th><td>} <dfn class="typedef" id="drm_i915_mem_destroy_heap_t" title='drm_i915_mem_destroy_heap_t' data-type='struct drm_i915_mem_destroy_heap' data-ref="drm_i915_mem_destroy_heap_t">drm_i915_mem_destroy_heap_t</dfn>;</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><i>/* Allow X server to configure which pipes to monitor for vblank signals</i></td></tr>
<tr><th id="494">494</th><td><i> */</i></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/DRM_I915_VBLANK_PIPE_A" data-ref="_M/DRM_I915_VBLANK_PIPE_A">DRM_I915_VBLANK_PIPE_A</dfn>	1</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/DRM_I915_VBLANK_PIPE_B" data-ref="_M/DRM_I915_VBLANK_PIPE_B">DRM_I915_VBLANK_PIPE_B</dfn>	2</u></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_vblank_pipe" title='drm_i915_vblank_pipe' data-ref="drm_i915_vblank_pipe"><a class="type" href="#drm_i915_vblank_pipe" title='drm_i915_vblank_pipe' data-ref="drm_i915_vblank_pipe">drm_i915_vblank_pipe</a></dfn> {</td></tr>
<tr><th id="499">499</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_vblank_pipe::pipe" title='drm_i915_vblank_pipe::pipe' data-ref="drm_i915_vblank_pipe::pipe">pipe</dfn>;</td></tr>
<tr><th id="500">500</th><td>} <dfn class="typedef" id="drm_i915_vblank_pipe_t" title='drm_i915_vblank_pipe_t' data-type='struct drm_i915_vblank_pipe' data-ref="drm_i915_vblank_pipe_t">drm_i915_vblank_pipe_t</dfn>;</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><i>/* Schedule buffer swap at given vertical blank:</i></td></tr>
<tr><th id="503">503</th><td><i> */</i></td></tr>
<tr><th id="504">504</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_vblank_swap" title='drm_i915_vblank_swap' data-ref="drm_i915_vblank_swap"><a class="type" href="#drm_i915_vblank_swap" title='drm_i915_vblank_swap' data-ref="drm_i915_vblank_swap">drm_i915_vblank_swap</a></dfn> {</td></tr>
<tr><th id="505">505</th><td>	<a class="typedef" href="drm.h.html#drm_drawable_t" title='drm_drawable_t' data-type='unsigned int' data-ref="drm_drawable_t">drm_drawable_t</a> <dfn class="decl field" id="drm_i915_vblank_swap::drawable" title='drm_i915_vblank_swap::drawable' data-ref="drm_i915_vblank_swap::drawable">drawable</dfn>;</td></tr>
<tr><th id="506">506</th><td>	<b>enum</b> <a class="type" href="drm.h.html#drm_vblank_seq_type" title='drm_vblank_seq_type' data-ref="drm_vblank_seq_type">drm_vblank_seq_type</a> <dfn class="decl field" id="drm_i915_vblank_swap::seqtype" title='drm_i915_vblank_swap::seqtype' data-ref="drm_i915_vblank_swap::seqtype">seqtype</dfn>;</td></tr>
<tr><th id="507">507</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_vblank_swap::sequence" title='drm_i915_vblank_swap::sequence' data-ref="drm_i915_vblank_swap::sequence">sequence</dfn>;</td></tr>
<tr><th id="508">508</th><td>} <dfn class="typedef" id="drm_i915_vblank_swap_t" title='drm_i915_vblank_swap_t' data-type='struct drm_i915_vblank_swap' data-ref="drm_i915_vblank_swap_t">drm_i915_vblank_swap_t</dfn>;</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_hws_addr" title='drm_i915_hws_addr' data-ref="drm_i915_hws_addr"><a class="type" href="#drm_i915_hws_addr" title='drm_i915_hws_addr' data-ref="drm_i915_hws_addr">drm_i915_hws_addr</a></dfn> {</td></tr>
<tr><th id="511">511</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_hws_addr::addr" title='drm_i915_hws_addr::addr' data-ref="drm_i915_hws_addr::addr">addr</dfn>;</td></tr>
<tr><th id="512">512</th><td>} <dfn class="typedef" id="drm_i915_hws_addr_t" title='drm_i915_hws_addr_t' data-type='struct drm_i915_hws_addr' data-ref="drm_i915_hws_addr_t">drm_i915_hws_addr_t</dfn>;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_init" title='drm_i915_gem_init' data-ref="drm_i915_gem_init">drm_i915_gem_init</dfn> {</td></tr>
<tr><th id="515">515</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="516">516</th><td><i class="doc">	 * Beginning offset in the GTT to be managed by the DRM memory</i></td></tr>
<tr><th id="517">517</th><td><i class="doc">	 * manager.</i></td></tr>
<tr><th id="518">518</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="519">519</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_init::gtt_start" title='drm_i915_gem_init::gtt_start' data-ref="drm_i915_gem_init::gtt_start">gtt_start</dfn>;</td></tr>
<tr><th id="520">520</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="521">521</th><td><i class="doc">	 * Ending offset in the GTT to be managed by the DRM memory</i></td></tr>
<tr><th id="522">522</th><td><i class="doc">	 * manager.</i></td></tr>
<tr><th id="523">523</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="524">524</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_init::gtt_end" title='drm_i915_gem_init::gtt_end' data-ref="drm_i915_gem_init::gtt_end">gtt_end</dfn>;</td></tr>
<tr><th id="525">525</th><td>};</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_create" title='drm_i915_gem_create' data-ref="drm_i915_gem_create">drm_i915_gem_create</dfn> {</td></tr>
<tr><th id="528">528</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="529">529</th><td><i class="doc">	 * Requested size for the object.</i></td></tr>
<tr><th id="530">530</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="531">531</th><td><i class="doc">	 * The (page-aligned) allocated size for the object will be returned.</i></td></tr>
<tr><th id="532">532</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="533">533</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_create::size" title='drm_i915_gem_create::size' data-ref="drm_i915_gem_create::size">size</dfn>;</td></tr>
<tr><th id="534">534</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="535">535</th><td><i class="doc">	 * Returned handle for the object.</i></td></tr>
<tr><th id="536">536</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="537">537</th><td><i class="doc">	 * Object handles are nonzero.</i></td></tr>
<tr><th id="538">538</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="539">539</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_create::handle" title='drm_i915_gem_create::handle' data-ref="drm_i915_gem_create::handle">handle</dfn>;</td></tr>
<tr><th id="540">540</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_create::pad" title='drm_i915_gem_create::pad' data-ref="drm_i915_gem_create::pad">pad</dfn>;</td></tr>
<tr><th id="541">541</th><td>};</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_pread" title='drm_i915_gem_pread' data-ref="drm_i915_gem_pread">drm_i915_gem_pread</dfn> {</td></tr>
<tr><th id="544">544</th><td>	<i class="doc">/** Handle for the object being read. */</i></td></tr>
<tr><th id="545">545</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_pread::handle" title='drm_i915_gem_pread::handle' data-ref="drm_i915_gem_pread::handle">handle</dfn>;</td></tr>
<tr><th id="546">546</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_pread::pad" title='drm_i915_gem_pread::pad' data-ref="drm_i915_gem_pread::pad">pad</dfn>;</td></tr>
<tr><th id="547">547</th><td>	<i class="doc">/** Offset into the object to read from */</i></td></tr>
<tr><th id="548">548</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_pread::offset" title='drm_i915_gem_pread::offset' data-ref="drm_i915_gem_pread::offset">offset</dfn>;</td></tr>
<tr><th id="549">549</th><td>	<i class="doc">/** Length of data to read */</i></td></tr>
<tr><th id="550">550</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_pread::size" title='drm_i915_gem_pread::size' data-ref="drm_i915_gem_pread::size">size</dfn>;</td></tr>
<tr><th id="551">551</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="552">552</th><td><i class="doc">	 * Pointer to write the data into.</i></td></tr>
<tr><th id="553">553</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="554">554</th><td><i class="doc">	 * This is a fixed-size type for 32/64 compatibility.</i></td></tr>
<tr><th id="555">555</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="556">556</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_pread::data_ptr" title='drm_i915_gem_pread::data_ptr' data-ref="drm_i915_gem_pread::data_ptr">data_ptr</dfn>;</td></tr>
<tr><th id="557">557</th><td>};</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_pwrite" title='drm_i915_gem_pwrite' data-ref="drm_i915_gem_pwrite">drm_i915_gem_pwrite</dfn> {</td></tr>
<tr><th id="560">560</th><td>	<i class="doc">/** Handle for the object being written to. */</i></td></tr>
<tr><th id="561">561</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_pwrite::handle" title='drm_i915_gem_pwrite::handle' data-ref="drm_i915_gem_pwrite::handle">handle</dfn>;</td></tr>
<tr><th id="562">562</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_pwrite::pad" title='drm_i915_gem_pwrite::pad' data-ref="drm_i915_gem_pwrite::pad">pad</dfn>;</td></tr>
<tr><th id="563">563</th><td>	<i class="doc">/** Offset into the object to write to */</i></td></tr>
<tr><th id="564">564</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_pwrite::offset" title='drm_i915_gem_pwrite::offset' data-ref="drm_i915_gem_pwrite::offset">offset</dfn>;</td></tr>
<tr><th id="565">565</th><td>	<i class="doc">/** Length of data to write */</i></td></tr>
<tr><th id="566">566</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_pwrite::size" title='drm_i915_gem_pwrite::size' data-ref="drm_i915_gem_pwrite::size">size</dfn>;</td></tr>
<tr><th id="567">567</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="568">568</th><td><i class="doc">	 * Pointer to read the data from.</i></td></tr>
<tr><th id="569">569</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="570">570</th><td><i class="doc">	 * This is a fixed-size type for 32/64 compatibility.</i></td></tr>
<tr><th id="571">571</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="572">572</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_pwrite::data_ptr" title='drm_i915_gem_pwrite::data_ptr' data-ref="drm_i915_gem_pwrite::data_ptr">data_ptr</dfn>;</td></tr>
<tr><th id="573">573</th><td>};</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_mmap" title='drm_i915_gem_mmap' data-ref="drm_i915_gem_mmap">drm_i915_gem_mmap</dfn> {</td></tr>
<tr><th id="576">576</th><td>	<i class="doc">/** Handle for the object being mapped. */</i></td></tr>
<tr><th id="577">577</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_mmap::handle" title='drm_i915_gem_mmap::handle' data-ref="drm_i915_gem_mmap::handle">handle</dfn>;</td></tr>
<tr><th id="578">578</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_mmap::pad" title='drm_i915_gem_mmap::pad' data-ref="drm_i915_gem_mmap::pad">pad</dfn>;</td></tr>
<tr><th id="579">579</th><td>	<i class="doc">/** Offset in the object to map. */</i></td></tr>
<tr><th id="580">580</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_mmap::offset" title='drm_i915_gem_mmap::offset' data-ref="drm_i915_gem_mmap::offset">offset</dfn>;</td></tr>
<tr><th id="581">581</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="582">582</th><td><i class="doc">	 * Length of data to map.</i></td></tr>
<tr><th id="583">583</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="584">584</th><td><i class="doc">	 * The value will be page-aligned.</i></td></tr>
<tr><th id="585">585</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="586">586</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_mmap::size" title='drm_i915_gem_mmap::size' data-ref="drm_i915_gem_mmap::size">size</dfn>;</td></tr>
<tr><th id="587">587</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="588">588</th><td><i class="doc">	 * Returned pointer the data was mapped at.</i></td></tr>
<tr><th id="589">589</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="590">590</th><td><i class="doc">	 * This is a fixed-size type for 32/64 compatibility.</i></td></tr>
<tr><th id="591">591</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="592">592</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_mmap::addr_ptr" title='drm_i915_gem_mmap::addr_ptr' data-ref="drm_i915_gem_mmap::addr_ptr">addr_ptr</dfn>;</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="595">595</th><td><i class="doc">	 * Flags for extended behaviour.</i></td></tr>
<tr><th id="596">596</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="597">597</th><td><i class="doc">	 * Added in version 2.</i></td></tr>
<tr><th id="598">598</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="599">599</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_mmap::flags" title='drm_i915_gem_mmap::flags' data-ref="drm_i915_gem_mmap::flags">flags</dfn>;</td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/I915_MMAP_WC" data-ref="_M/I915_MMAP_WC">I915_MMAP_WC</dfn> 0x1</u></td></tr>
<tr><th id="601">601</th><td>};</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_mmap_gtt" title='drm_i915_gem_mmap_gtt' data-ref="drm_i915_gem_mmap_gtt">drm_i915_gem_mmap_gtt</dfn> {</td></tr>
<tr><th id="604">604</th><td>	<i class="doc">/** Handle for the object being mapped. */</i></td></tr>
<tr><th id="605">605</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_mmap_gtt::handle" title='drm_i915_gem_mmap_gtt::handle' data-ref="drm_i915_gem_mmap_gtt::handle">handle</dfn>;</td></tr>
<tr><th id="606">606</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_mmap_gtt::pad" title='drm_i915_gem_mmap_gtt::pad' data-ref="drm_i915_gem_mmap_gtt::pad">pad</dfn>;</td></tr>
<tr><th id="607">607</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="608">608</th><td><i class="doc">	 * Fake offset to use for subsequent mmap call</i></td></tr>
<tr><th id="609">609</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="610">610</th><td><i class="doc">	 * This is a fixed-size type for 32/64 compatibility.</i></td></tr>
<tr><th id="611">611</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="612">612</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_mmap_gtt::offset" title='drm_i915_gem_mmap_gtt::offset' data-ref="drm_i915_gem_mmap_gtt::offset">offset</dfn>;</td></tr>
<tr><th id="613">613</th><td>};</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_set_domain" title='drm_i915_gem_set_domain' data-ref="drm_i915_gem_set_domain">drm_i915_gem_set_domain</dfn> {</td></tr>
<tr><th id="616">616</th><td>	<i class="doc">/** Handle for the object */</i></td></tr>
<tr><th id="617">617</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_set_domain::handle" title='drm_i915_gem_set_domain::handle' data-ref="drm_i915_gem_set_domain::handle">handle</dfn>;</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>	<i class="doc">/** New read domains */</i></td></tr>
<tr><th id="620">620</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_set_domain::read_domains" title='drm_i915_gem_set_domain::read_domains' data-ref="drm_i915_gem_set_domain::read_domains">read_domains</dfn>;</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>	<i class="doc">/** New write domain */</i></td></tr>
<tr><th id="623">623</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_set_domain::write_domain" title='drm_i915_gem_set_domain::write_domain' data-ref="drm_i915_gem_set_domain::write_domain">write_domain</dfn>;</td></tr>
<tr><th id="624">624</th><td>};</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_sw_finish" title='drm_i915_gem_sw_finish' data-ref="drm_i915_gem_sw_finish">drm_i915_gem_sw_finish</dfn> {</td></tr>
<tr><th id="627">627</th><td>	<i class="doc">/** Handle for the object */</i></td></tr>
<tr><th id="628">628</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_sw_finish::handle" title='drm_i915_gem_sw_finish::handle' data-ref="drm_i915_gem_sw_finish::handle">handle</dfn>;</td></tr>
<tr><th id="629">629</th><td>};</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_relocation_entry" title='drm_i915_gem_relocation_entry' data-ref="drm_i915_gem_relocation_entry">drm_i915_gem_relocation_entry</dfn> {</td></tr>
<tr><th id="632">632</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="633">633</th><td><i class="doc">	 * Handle of the buffer being pointed to by this relocation entry.</i></td></tr>
<tr><th id="634">634</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="635">635</th><td><i class="doc">	 * It's appealing to make this be an index into the mm_validate_entry</i></td></tr>
<tr><th id="636">636</th><td><i class="doc">	 * list to refer to the buffer, but this allows the driver to create</i></td></tr>
<tr><th id="637">637</th><td><i class="doc">	 * a relocation list for state buffers and not re-write it per</i></td></tr>
<tr><th id="638">638</th><td><i class="doc">	 * exec using the buffer.</i></td></tr>
<tr><th id="639">639</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="640">640</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_relocation_entry::target_handle" title='drm_i915_gem_relocation_entry::target_handle' data-ref="drm_i915_gem_relocation_entry::target_handle">target_handle</dfn>;</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="643">643</th><td><i class="doc">	 * Value to be added to the offset of the target buffer to make up</i></td></tr>
<tr><th id="644">644</th><td><i class="doc">	 * the relocation entry.</i></td></tr>
<tr><th id="645">645</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="646">646</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_relocation_entry::delta" title='drm_i915_gem_relocation_entry::delta' data-ref="drm_i915_gem_relocation_entry::delta">delta</dfn>;</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>	<i class="doc">/** Offset in the buffer the relocation entry will be written into */</i></td></tr>
<tr><th id="649">649</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_relocation_entry::offset" title='drm_i915_gem_relocation_entry::offset' data-ref="drm_i915_gem_relocation_entry::offset">offset</dfn>;</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="652">652</th><td><i class="doc">	 * Offset value of the target buffer that the relocation entry was last</i></td></tr>
<tr><th id="653">653</th><td><i class="doc">	 * written as.</i></td></tr>
<tr><th id="654">654</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="655">655</th><td><i class="doc">	 * If the buffer has the same offset as last time, we can skip syncing</i></td></tr>
<tr><th id="656">656</th><td><i class="doc">	 * and writing the relocation.  This value is written back out by</i></td></tr>
<tr><th id="657">657</th><td><i class="doc">	 * the execbuffer ioctl when the relocation is written.</i></td></tr>
<tr><th id="658">658</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="659">659</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_relocation_entry::presumed_offset" title='drm_i915_gem_relocation_entry::presumed_offset' data-ref="drm_i915_gem_relocation_entry::presumed_offset">presumed_offset</dfn>;</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="662">662</th><td><i class="doc">	 * Target memory domains read by this operation.</i></td></tr>
<tr><th id="663">663</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="664">664</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_relocation_entry::read_domains" title='drm_i915_gem_relocation_entry::read_domains' data-ref="drm_i915_gem_relocation_entry::read_domains">read_domains</dfn>;</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="667">667</th><td><i class="doc">	 * Target memory domains written by this operation.</i></td></tr>
<tr><th id="668">668</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="669">669</th><td><i class="doc">	 * Note that only one domain may be written by the whole</i></td></tr>
<tr><th id="670">670</th><td><i class="doc">	 * execbuffer operation, so that where there are conflicts,</i></td></tr>
<tr><th id="671">671</th><td><i class="doc">	 * the application will get -EINVAL back.</i></td></tr>
<tr><th id="672">672</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="673">673</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_relocation_entry::write_domain" title='drm_i915_gem_relocation_entry::write_domain' data-ref="drm_i915_gem_relocation_entry::write_domain">write_domain</dfn>;</td></tr>
<tr><th id="674">674</th><td>};</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td><i class="doc">/** @{</i></td></tr>
<tr><th id="677">677</th><td><i class="doc"> * Intel memory domains</i></td></tr>
<tr><th id="678">678</th><td><i class="doc"> *</i></td></tr>
<tr><th id="679">679</th><td><i class="doc"> * Most of these just align with the various caches in</i></td></tr>
<tr><th id="680">680</th><td><i class="doc"> * the system and are used to flush and invalidate as</i></td></tr>
<tr><th id="681">681</th><td><i class="doc"> * objects end up cached in different domains.</i></td></tr>
<tr><th id="682">682</th><td><i class="doc"> */</i></td></tr>
<tr><th id="683">683</th><td><i class="doc">/** CPU cache */</i></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_DOMAIN_CPU" data-ref="_M/I915_GEM_DOMAIN_CPU">I915_GEM_DOMAIN_CPU</dfn>		0x00000001</u></td></tr>
<tr><th id="685">685</th><td><i class="doc">/** Render cache, used by 2D and 3D drawing */</i></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_DOMAIN_RENDER" data-ref="_M/I915_GEM_DOMAIN_RENDER">I915_GEM_DOMAIN_RENDER</dfn>		0x00000002</u></td></tr>
<tr><th id="687">687</th><td><i class="doc">/** Sampler cache, used by texture engine */</i></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_DOMAIN_SAMPLER" data-ref="_M/I915_GEM_DOMAIN_SAMPLER">I915_GEM_DOMAIN_SAMPLER</dfn>		0x00000004</u></td></tr>
<tr><th id="689">689</th><td><i class="doc">/** Command queue, used to load batch buffers */</i></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_DOMAIN_COMMAND" data-ref="_M/I915_GEM_DOMAIN_COMMAND">I915_GEM_DOMAIN_COMMAND</dfn>		0x00000008</u></td></tr>
<tr><th id="691">691</th><td><i class="doc">/** Instruction cache, used by shader programs */</i></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_DOMAIN_INSTRUCTION" data-ref="_M/I915_GEM_DOMAIN_INSTRUCTION">I915_GEM_DOMAIN_INSTRUCTION</dfn>	0x00000010</u></td></tr>
<tr><th id="693">693</th><td><i class="doc">/** Vertex address cache */</i></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_DOMAIN_VERTEX" data-ref="_M/I915_GEM_DOMAIN_VERTEX">I915_GEM_DOMAIN_VERTEX</dfn>		0x00000020</u></td></tr>
<tr><th id="695">695</th><td><i class="doc">/** GTT domain - aperture and scanout */</i></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_DOMAIN_GTT" data-ref="_M/I915_GEM_DOMAIN_GTT">I915_GEM_DOMAIN_GTT</dfn>		0x00000040</u></td></tr>
<tr><th id="697">697</th><td><i class="doc">/** WC domain - uncached access */</i></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_DOMAIN_WC" data-ref="_M/I915_GEM_DOMAIN_WC">I915_GEM_DOMAIN_WC</dfn>		0x00000080</u></td></tr>
<tr><th id="699">699</th><td><i class="doc">/** @} */</i></td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_exec_object" title='drm_i915_gem_exec_object' data-ref="drm_i915_gem_exec_object">drm_i915_gem_exec_object</dfn> {</td></tr>
<tr><th id="702">702</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="703">703</th><td><i class="doc">	 * User's handle for a buffer to be bound into the GTT for this</i></td></tr>
<tr><th id="704">704</th><td><i class="doc">	 * operation.</i></td></tr>
<tr><th id="705">705</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="706">706</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_exec_object::handle" title='drm_i915_gem_exec_object::handle' data-ref="drm_i915_gem_exec_object::handle">handle</dfn>;</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>	<i class="doc">/** Number of relocations to be performed on this buffer */</i></td></tr>
<tr><th id="709">709</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_exec_object::relocation_count" title='drm_i915_gem_exec_object::relocation_count' data-ref="drm_i915_gem_exec_object::relocation_count">relocation_count</dfn>;</td></tr>
<tr><th id="710">710</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="711">711</th><td><i class="doc">	 * Pointer to array of struct drm_i915_gem_relocation_entry containing</i></td></tr>
<tr><th id="712">712</th><td><i class="doc">	 * the relocations to be performed in this buffer.</i></td></tr>
<tr><th id="713">713</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="714">714</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_exec_object::relocs_ptr" title='drm_i915_gem_exec_object::relocs_ptr' data-ref="drm_i915_gem_exec_object::relocs_ptr">relocs_ptr</dfn>;</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>	<i class="doc">/** Required alignment in graphics aperture */</i></td></tr>
<tr><th id="717">717</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_exec_object::alignment" title='drm_i915_gem_exec_object::alignment' data-ref="drm_i915_gem_exec_object::alignment">alignment</dfn>;</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="720">720</th><td><i class="doc">	 * Returned value of the updated offset of the object, for future</i></td></tr>
<tr><th id="721">721</th><td><i class="doc">	 * presumed_offset writes.</i></td></tr>
<tr><th id="722">722</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="723">723</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_exec_object::offset" title='drm_i915_gem_exec_object::offset' data-ref="drm_i915_gem_exec_object::offset">offset</dfn>;</td></tr>
<tr><th id="724">724</th><td>};</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_execbuffer" title='drm_i915_gem_execbuffer' data-ref="drm_i915_gem_execbuffer">drm_i915_gem_execbuffer</dfn> {</td></tr>
<tr><th id="727">727</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="728">728</th><td><i class="doc">	 * List of buffers to be validated with their relocations to be</i></td></tr>
<tr><th id="729">729</th><td><i class="doc">	 * performend on them.</i></td></tr>
<tr><th id="730">730</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="731">731</th><td><i class="doc">	 * This is a pointer to an array of struct drm_i915_gem_validate_entry.</i></td></tr>
<tr><th id="732">732</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="733">733</th><td><i class="doc">	 * These buffers must be listed in an order such that all relocations</i></td></tr>
<tr><th id="734">734</th><td><i class="doc">	 * a buffer is performing refer to buffers that have already appeared</i></td></tr>
<tr><th id="735">735</th><td><i class="doc">	 * in the validate list.</i></td></tr>
<tr><th id="736">736</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="737">737</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::buffers_ptr" title='drm_i915_gem_execbuffer::buffers_ptr' data-ref="drm_i915_gem_execbuffer::buffers_ptr">buffers_ptr</dfn>;</td></tr>
<tr><th id="738">738</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::buffer_count" title='drm_i915_gem_execbuffer::buffer_count' data-ref="drm_i915_gem_execbuffer::buffer_count">buffer_count</dfn>;</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>	<i class="doc">/** Offset in the batchbuffer to start execution from. */</i></td></tr>
<tr><th id="741">741</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::batch_start_offset" title='drm_i915_gem_execbuffer::batch_start_offset' data-ref="drm_i915_gem_execbuffer::batch_start_offset">batch_start_offset</dfn>;</td></tr>
<tr><th id="742">742</th><td>	<i class="doc">/** Bytes used in batchbuffer from batch_start_offset */</i></td></tr>
<tr><th id="743">743</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::batch_len" title='drm_i915_gem_execbuffer::batch_len' data-ref="drm_i915_gem_execbuffer::batch_len">batch_len</dfn>;</td></tr>
<tr><th id="744">744</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::DR1" title='drm_i915_gem_execbuffer::DR1' data-ref="drm_i915_gem_execbuffer::DR1">DR1</dfn>;</td></tr>
<tr><th id="745">745</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::DR4" title='drm_i915_gem_execbuffer::DR4' data-ref="drm_i915_gem_execbuffer::DR4">DR4</dfn>;</td></tr>
<tr><th id="746">746</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::num_cliprects" title='drm_i915_gem_execbuffer::num_cliprects' data-ref="drm_i915_gem_execbuffer::num_cliprects">num_cliprects</dfn>;</td></tr>
<tr><th id="747">747</th><td>	<i class="doc">/** This is a struct drm_clip_rect *cliprects */</i></td></tr>
<tr><th id="748">748</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::cliprects_ptr" title='drm_i915_gem_execbuffer::cliprects_ptr' data-ref="drm_i915_gem_execbuffer::cliprects_ptr">cliprects_ptr</dfn>;</td></tr>
<tr><th id="749">749</th><td>};</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_exec_object2" title='drm_i915_gem_exec_object2' data-ref="drm_i915_gem_exec_object2">drm_i915_gem_exec_object2</dfn> {</td></tr>
<tr><th id="752">752</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="753">753</th><td><i class="doc">	 * User's handle for a buffer to be bound into the GTT for this</i></td></tr>
<tr><th id="754">754</th><td><i class="doc">	 * operation.</i></td></tr>
<tr><th id="755">755</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="756">756</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_exec_object2::handle" title='drm_i915_gem_exec_object2::handle' data-ref="drm_i915_gem_exec_object2::handle">handle</dfn>;</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>	<i class="doc">/** Number of relocations to be performed on this buffer */</i></td></tr>
<tr><th id="759">759</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_exec_object2::relocation_count" title='drm_i915_gem_exec_object2::relocation_count' data-ref="drm_i915_gem_exec_object2::relocation_count">relocation_count</dfn>;</td></tr>
<tr><th id="760">760</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="761">761</th><td><i class="doc">	 * Pointer to array of struct drm_i915_gem_relocation_entry containing</i></td></tr>
<tr><th id="762">762</th><td><i class="doc">	 * the relocations to be performed in this buffer.</i></td></tr>
<tr><th id="763">763</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="764">764</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_exec_object2::relocs_ptr" title='drm_i915_gem_exec_object2::relocs_ptr' data-ref="drm_i915_gem_exec_object2::relocs_ptr">relocs_ptr</dfn>;</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>	<i class="doc">/** Required alignment in graphics aperture */</i></td></tr>
<tr><th id="767">767</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_exec_object2::alignment" title='drm_i915_gem_exec_object2::alignment' data-ref="drm_i915_gem_exec_object2::alignment">alignment</dfn>;</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="770">770</th><td><i class="doc">	 * When the EXEC_OBJECT_PINNED flag is specified this is populated by</i></td></tr>
<tr><th id="771">771</th><td><i class="doc">	 * the user with the GTT offset at which this object will be pinned.</i></td></tr>
<tr><th id="772">772</th><td><i class="doc">	 * When the I915_EXEC_NO_RELOC flag is specified this must contain the</i></td></tr>
<tr><th id="773">773</th><td><i class="doc">	 * presumed_offset of the object.</i></td></tr>
<tr><th id="774">774</th><td><i class="doc">	 * During execbuffer2 the kernel populates it with the value of the</i></td></tr>
<tr><th id="775">775</th><td><i class="doc">	 * current GTT offset of the object, for future presumed_offset writes.</i></td></tr>
<tr><th id="776">776</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="777">777</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_exec_object2::offset" title='drm_i915_gem_exec_object2::offset' data-ref="drm_i915_gem_exec_object2::offset">offset</dfn>;</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/EXEC_OBJECT_NEEDS_FENCE" data-ref="_M/EXEC_OBJECT_NEEDS_FENCE">EXEC_OBJECT_NEEDS_FENCE</dfn>		 (1&lt;&lt;0)</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/EXEC_OBJECT_NEEDS_GTT" data-ref="_M/EXEC_OBJECT_NEEDS_GTT">EXEC_OBJECT_NEEDS_GTT</dfn>		 (1&lt;&lt;1)</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/EXEC_OBJECT_WRITE" data-ref="_M/EXEC_OBJECT_WRITE">EXEC_OBJECT_WRITE</dfn>		 (1&lt;&lt;2)</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/EXEC_OBJECT_SUPPORTS_48B_ADDRESS" data-ref="_M/EXEC_OBJECT_SUPPORTS_48B_ADDRESS">EXEC_OBJECT_SUPPORTS_48B_ADDRESS</dfn> (1&lt;&lt;3)</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/EXEC_OBJECT_PINNED" data-ref="_M/EXEC_OBJECT_PINNED">EXEC_OBJECT_PINNED</dfn>		 (1&lt;&lt;4)</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/EXEC_OBJECT_PAD_TO_SIZE" data-ref="_M/EXEC_OBJECT_PAD_TO_SIZE">EXEC_OBJECT_PAD_TO_SIZE</dfn>		 (1&lt;&lt;5)</u></td></tr>
<tr><th id="785">785</th><td><i>/* The kernel implicitly tracks GPU activity on all GEM objects, and</i></td></tr>
<tr><th id="786">786</th><td><i> * synchronises operations with outstanding rendering. This includes</i></td></tr>
<tr><th id="787">787</th><td><i> * rendering on other devices if exported via dma-buf. However, sometimes</i></td></tr>
<tr><th id="788">788</th><td><i> * this tracking is too coarse and the user knows better. For example,</i></td></tr>
<tr><th id="789">789</th><td><i> * if the object is split into non-overlapping ranges shared between different</i></td></tr>
<tr><th id="790">790</th><td><i> * clients or engines (i.e. suballocating objects), the implicit tracking</i></td></tr>
<tr><th id="791">791</th><td><i> * by kernel assumes that each operation affects the whole object rather</i></td></tr>
<tr><th id="792">792</th><td><i> * than an individual range, causing needless synchronisation between clients.</i></td></tr>
<tr><th id="793">793</th><td><i> * The kernel will also forgo any CPU cache flushes prior to rendering from</i></td></tr>
<tr><th id="794">794</th><td><i> * the object as the client is expected to be also handling such domain</i></td></tr>
<tr><th id="795">795</th><td><i> * tracking.</i></td></tr>
<tr><th id="796">796</th><td><i> *</i></td></tr>
<tr><th id="797">797</th><td><i> * The kernel maintains the implicit tracking in order to manage resources</i></td></tr>
<tr><th id="798">798</th><td><i> * used by the GPU - this flag only disables the synchronisation prior to</i></td></tr>
<tr><th id="799">799</th><td><i> * rendering with this object in this execbuf.</i></td></tr>
<tr><th id="800">800</th><td><i> *</i></td></tr>
<tr><th id="801">801</th><td><i> * Opting out of implicit synhronisation requires the user to do its own</i></td></tr>
<tr><th id="802">802</th><td><i> * explicit tracking to avoid rendering corruption. See, for example,</i></td></tr>
<tr><th id="803">803</th><td><i> * I915_PARAM_HAS_EXEC_FENCE to order execbufs and execute them asynchronously.</i></td></tr>
<tr><th id="804">804</th><td><i> */</i></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/EXEC_OBJECT_ASYNC" data-ref="_M/EXEC_OBJECT_ASYNC">EXEC_OBJECT_ASYNC</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="806">806</th><td><i>/* Request that the contents of this execobject be copied into the error</i></td></tr>
<tr><th id="807">807</th><td><i> * state upon a GPU hang involving this batch for post-mortem debugging.</i></td></tr>
<tr><th id="808">808</th><td><i> * These buffers are recorded in no particular order as "user" in</i></td></tr>
<tr><th id="809">809</th><td><i> * /sys/class/drm/cardN/error. Query I915_PARAM_HAS_EXEC_CAPTURE to see</i></td></tr>
<tr><th id="810">810</th><td><i> * if the kernel supports this flag.</i></td></tr>
<tr><th id="811">811</th><td><i> */</i></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/EXEC_OBJECT_CAPTURE" data-ref="_M/EXEC_OBJECT_CAPTURE">EXEC_OBJECT_CAPTURE</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="813">813</th><td><i>/* All remaining bits are MBZ and RESERVED FOR FUTURE USE */</i></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/__EXEC_OBJECT_UNKNOWN_FLAGS" data-ref="_M/__EXEC_OBJECT_UNKNOWN_FLAGS">__EXEC_OBJECT_UNKNOWN_FLAGS</dfn> -(EXEC_OBJECT_CAPTURE&lt;&lt;1)</u></td></tr>
<tr><th id="815">815</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_exec_object2::flags" title='drm_i915_gem_exec_object2::flags' data-ref="drm_i915_gem_exec_object2::flags">flags</dfn>;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>	<b>union</b> {</td></tr>
<tr><th id="818">818</th><td>		<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_exec_object2::(anonymous)::rsvd1" title='drm_i915_gem_exec_object2::(anonymous union)::rsvd1' data-ref="drm_i915_gem_exec_object2::(anonymous)::rsvd1">rsvd1</dfn>;</td></tr>
<tr><th id="819">819</th><td>		<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_exec_object2::(anonymous)::pad_to_size" title='drm_i915_gem_exec_object2::(anonymous union)::pad_to_size' data-ref="drm_i915_gem_exec_object2::(anonymous)::pad_to_size">pad_to_size</dfn>;</td></tr>
<tr><th id="820">820</th><td>	};</td></tr>
<tr><th id="821">821</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_exec_object2::rsvd2" title='drm_i915_gem_exec_object2::rsvd2' data-ref="drm_i915_gem_exec_object2::rsvd2">rsvd2</dfn>;</td></tr>
<tr><th id="822">822</th><td>};</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_exec_fence" title='drm_i915_gem_exec_fence' data-ref="drm_i915_gem_exec_fence">drm_i915_gem_exec_fence</dfn> {</td></tr>
<tr><th id="825">825</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="826">826</th><td><i class="doc">	 * User's handle for a drm_syncobj to wait on or signal.</i></td></tr>
<tr><th id="827">827</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="828">828</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_exec_fence::handle" title='drm_i915_gem_exec_fence::handle' data-ref="drm_i915_gem_exec_fence::handle">handle</dfn>;</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_FENCE_WAIT" data-ref="_M/I915_EXEC_FENCE_WAIT">I915_EXEC_FENCE_WAIT</dfn>            (1&lt;&lt;0)</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_FENCE_SIGNAL" data-ref="_M/I915_EXEC_FENCE_SIGNAL">I915_EXEC_FENCE_SIGNAL</dfn>          (1&lt;&lt;1)</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/__I915_EXEC_FENCE_UNKNOWN_FLAGS" data-ref="_M/__I915_EXEC_FENCE_UNKNOWN_FLAGS">__I915_EXEC_FENCE_UNKNOWN_FLAGS</dfn> (-(I915_EXEC_FENCE_SIGNAL &lt;&lt; 1))</u></td></tr>
<tr><th id="833">833</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_exec_fence::flags" title='drm_i915_gem_exec_fence::flags' data-ref="drm_i915_gem_exec_fence::flags">flags</dfn>;</td></tr>
<tr><th id="834">834</th><td>};</td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_execbuffer2" title='drm_i915_gem_execbuffer2' data-ref="drm_i915_gem_execbuffer2">drm_i915_gem_execbuffer2</dfn> {</td></tr>
<tr><th id="837">837</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="838">838</th><td><i class="doc">	 * List of gem_exec_object2 structs</i></td></tr>
<tr><th id="839">839</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="840">840</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_execbuffer2::buffers_ptr" title='drm_i915_gem_execbuffer2::buffers_ptr' data-ref="drm_i915_gem_execbuffer2::buffers_ptr">buffers_ptr</dfn>;</td></tr>
<tr><th id="841">841</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_execbuffer2::buffer_count" title='drm_i915_gem_execbuffer2::buffer_count' data-ref="drm_i915_gem_execbuffer2::buffer_count">buffer_count</dfn>;</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td>	<i class="doc">/** Offset in the batchbuffer to start execution from. */</i></td></tr>
<tr><th id="844">844</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_execbuffer2::batch_start_offset" title='drm_i915_gem_execbuffer2::batch_start_offset' data-ref="drm_i915_gem_execbuffer2::batch_start_offset">batch_start_offset</dfn>;</td></tr>
<tr><th id="845">845</th><td>	<i class="doc">/** Bytes used in batchbuffer from batch_start_offset */</i></td></tr>
<tr><th id="846">846</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_execbuffer2::batch_len" title='drm_i915_gem_execbuffer2::batch_len' data-ref="drm_i915_gem_execbuffer2::batch_len">batch_len</dfn>;</td></tr>
<tr><th id="847">847</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_execbuffer2::DR1" title='drm_i915_gem_execbuffer2::DR1' data-ref="drm_i915_gem_execbuffer2::DR1">DR1</dfn>;</td></tr>
<tr><th id="848">848</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_execbuffer2::DR4" title='drm_i915_gem_execbuffer2::DR4' data-ref="drm_i915_gem_execbuffer2::DR4">DR4</dfn>;</td></tr>
<tr><th id="849">849</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_execbuffer2::num_cliprects" title='drm_i915_gem_execbuffer2::num_cliprects' data-ref="drm_i915_gem_execbuffer2::num_cliprects">num_cliprects</dfn>;</td></tr>
<tr><th id="850">850</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="851">851</th><td><i class="doc">	 * This is a struct drm_clip_rect *cliprects if I915_EXEC_FENCE_ARRAY</i></td></tr>
<tr><th id="852">852</th><td><i class="doc">	 * is not set.  If I915_EXEC_FENCE_ARRAY is set, then this is a</i></td></tr>
<tr><th id="853">853</th><td><i class="doc">	 * struct drm_i915_gem_exec_fence *fences.</i></td></tr>
<tr><th id="854">854</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="855">855</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_execbuffer2::cliprects_ptr" title='drm_i915_gem_execbuffer2::cliprects_ptr' data-ref="drm_i915_gem_execbuffer2::cliprects_ptr">cliprects_ptr</dfn>;</td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_RING_MASK" data-ref="_M/I915_EXEC_RING_MASK">I915_EXEC_RING_MASK</dfn>              (7&lt;&lt;0)</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_DEFAULT" data-ref="_M/I915_EXEC_DEFAULT">I915_EXEC_DEFAULT</dfn>                (0&lt;&lt;0)</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_RENDER" data-ref="_M/I915_EXEC_RENDER">I915_EXEC_RENDER</dfn>                 (1&lt;&lt;0)</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_BSD" data-ref="_M/I915_EXEC_BSD">I915_EXEC_BSD</dfn>                    (2&lt;&lt;0)</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_BLT" data-ref="_M/I915_EXEC_BLT">I915_EXEC_BLT</dfn>                    (3&lt;&lt;0)</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_VEBOX" data-ref="_M/I915_EXEC_VEBOX">I915_EXEC_VEBOX</dfn>                  (4&lt;&lt;0)</u></td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td><i>/* Used for switching the constants addressing mode on gen4+ RENDER ring.</i></td></tr>
<tr><th id="864">864</th><td><i> * Gen6+ only supports relative addressing to dynamic state (default) and</i></td></tr>
<tr><th id="865">865</th><td><i> * absolute addressing.</i></td></tr>
<tr><th id="866">866</th><td><i> *</i></td></tr>
<tr><th id="867">867</th><td><i> * These flags are ignored for the BSD and BLT rings.</i></td></tr>
<tr><th id="868">868</th><td><i> */</i></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_CONSTANTS_MASK" data-ref="_M/I915_EXEC_CONSTANTS_MASK">I915_EXEC_CONSTANTS_MASK</dfn> 	(3&lt;&lt;6)</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_CONSTANTS_REL_GENERAL" data-ref="_M/I915_EXEC_CONSTANTS_REL_GENERAL">I915_EXEC_CONSTANTS_REL_GENERAL</dfn> (0&lt;&lt;6) /* default */</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_CONSTANTS_ABSOLUTE" data-ref="_M/I915_EXEC_CONSTANTS_ABSOLUTE">I915_EXEC_CONSTANTS_ABSOLUTE</dfn> 	(1&lt;&lt;6)</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_CONSTANTS_REL_SURFACE" data-ref="_M/I915_EXEC_CONSTANTS_REL_SURFACE">I915_EXEC_CONSTANTS_REL_SURFACE</dfn> (2&lt;&lt;6) /* gen4/5 only */</u></td></tr>
<tr><th id="873">873</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_execbuffer2::flags" title='drm_i915_gem_execbuffer2::flags' data-ref="drm_i915_gem_execbuffer2::flags">flags</dfn>;</td></tr>
<tr><th id="874">874</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_execbuffer2::rsvd1" title='drm_i915_gem_execbuffer2::rsvd1' data-ref="drm_i915_gem_execbuffer2::rsvd1">rsvd1</dfn>; <i>/* now used for context info */</i></td></tr>
<tr><th id="875">875</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_execbuffer2::rsvd2" title='drm_i915_gem_execbuffer2::rsvd2' data-ref="drm_i915_gem_execbuffer2::rsvd2">rsvd2</dfn>;</td></tr>
<tr><th id="876">876</th><td>};</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td><i class="doc">/** Resets the SO write offset registers for transform feedback on gen7. */</i></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_GEN7_SOL_RESET" data-ref="_M/I915_EXEC_GEN7_SOL_RESET">I915_EXEC_GEN7_SOL_RESET</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td><i class="doc">/** Request a privileged ("secure") batch buffer. Note only available for</i></td></tr>
<tr><th id="882">882</th><td><i class="doc"> * DRM_ROOT_ONLY | DRM_MASTER processes.</i></td></tr>
<tr><th id="883">883</th><td><i class="doc"> */</i></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_SECURE" data-ref="_M/I915_EXEC_SECURE">I915_EXEC_SECURE</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td><i class="doc">/** Inform the kernel that the batch is and will always be pinned. This</i></td></tr>
<tr><th id="887">887</th><td><i class="doc"> * negates the requirement for a workaround to be performed to avoid</i></td></tr>
<tr><th id="888">888</th><td><i class="doc"> * an incoherent CS (such as can be found on 830/845). If this flag is</i></td></tr>
<tr><th id="889">889</th><td><i class="doc"> * not passed, the kernel will endeavour to make sure the batch is</i></td></tr>
<tr><th id="890">890</th><td><i class="doc"> * coherent with the CS before execution. If this flag is passed,</i></td></tr>
<tr><th id="891">891</th><td><i class="doc"> * userspace assumes the responsibility for ensuring the same.</i></td></tr>
<tr><th id="892">892</th><td><i class="doc"> */</i></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_IS_PINNED" data-ref="_M/I915_EXEC_IS_PINNED">I915_EXEC_IS_PINNED</dfn>		(1&lt;&lt;10)</u></td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td><i class="doc">/** Provide a hint to the kernel that the command stream and auxiliary</i></td></tr>
<tr><th id="896">896</th><td><i class="doc"> * state buffers already holds the correct presumed addresses and so the</i></td></tr>
<tr><th id="897">897</th><td><i class="doc"> * relocation process may be skipped if no buffers need to be moved in</i></td></tr>
<tr><th id="898">898</th><td><i class="doc"> * preparation for the execbuffer.</i></td></tr>
<tr><th id="899">899</th><td><i class="doc"> */</i></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_NO_RELOC" data-ref="_M/I915_EXEC_NO_RELOC">I915_EXEC_NO_RELOC</dfn>		(1&lt;&lt;11)</u></td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><i class="doc">/** Use the reloc.handle as an index into the exec object array rather</i></td></tr>
<tr><th id="903">903</th><td><i class="doc"> * than as the per-file handle.</i></td></tr>
<tr><th id="904">904</th><td><i class="doc"> */</i></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_HANDLE_LUT" data-ref="_M/I915_EXEC_HANDLE_LUT">I915_EXEC_HANDLE_LUT</dfn>		(1&lt;&lt;12)</u></td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td><i class="doc">/** Used for switching BSD rings on the platforms with two BSD rings */</i></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_BSD_SHIFT" data-ref="_M/I915_EXEC_BSD_SHIFT">I915_EXEC_BSD_SHIFT</dfn>	 (13)</u></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_BSD_MASK" data-ref="_M/I915_EXEC_BSD_MASK">I915_EXEC_BSD_MASK</dfn>	 (3 &lt;&lt; I915_EXEC_BSD_SHIFT)</u></td></tr>
<tr><th id="910">910</th><td><i>/* default ping-pong mode */</i></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_BSD_DEFAULT" data-ref="_M/I915_EXEC_BSD_DEFAULT">I915_EXEC_BSD_DEFAULT</dfn>	 (0 &lt;&lt; I915_EXEC_BSD_SHIFT)</u></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_BSD_RING1" data-ref="_M/I915_EXEC_BSD_RING1">I915_EXEC_BSD_RING1</dfn>	 (1 &lt;&lt; I915_EXEC_BSD_SHIFT)</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_BSD_RING2" data-ref="_M/I915_EXEC_BSD_RING2">I915_EXEC_BSD_RING2</dfn>	 (2 &lt;&lt; I915_EXEC_BSD_SHIFT)</u></td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td><i class="doc">/** Tell the kernel that the batchbuffer is processed by</i></td></tr>
<tr><th id="916">916</th><td><i class="doc"> *  the resource streamer.</i></td></tr>
<tr><th id="917">917</th><td><i class="doc"> */</i></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_RESOURCE_STREAMER" data-ref="_M/I915_EXEC_RESOURCE_STREAMER">I915_EXEC_RESOURCE_STREAMER</dfn>     (1&lt;&lt;15)</u></td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td><i>/* Setting I915_EXEC_FENCE_IN implies that lower_32_bits(rsvd2) represent</i></td></tr>
<tr><th id="921">921</th><td><i> * a sync_file fd to wait upon (in a nonblocking manner) prior to executing</i></td></tr>
<tr><th id="922">922</th><td><i> * the batch.</i></td></tr>
<tr><th id="923">923</th><td><i> *</i></td></tr>
<tr><th id="924">924</th><td><i> * Returns -EINVAL if the sync_file fd cannot be found.</i></td></tr>
<tr><th id="925">925</th><td><i> */</i></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_FENCE_IN" data-ref="_M/I915_EXEC_FENCE_IN">I915_EXEC_FENCE_IN</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td><i>/* Setting I915_EXEC_FENCE_OUT causes the ioctl to return a sync_file fd</i></td></tr>
<tr><th id="929">929</th><td><i> * in the upper_32_bits(rsvd2) upon success. Ownership of the fd is given</i></td></tr>
<tr><th id="930">930</th><td><i> * to the caller, and it should be close() after use. (The fd is a regular</i></td></tr>
<tr><th id="931">931</th><td><i> * file descriptor and will be cleaned up on process termination. It holds</i></td></tr>
<tr><th id="932">932</th><td><i> * a reference to the request, but nothing else.)</i></td></tr>
<tr><th id="933">933</th><td><i> *</i></td></tr>
<tr><th id="934">934</th><td><i> * The sync_file fd can be combined with other sync_file and passed either</i></td></tr>
<tr><th id="935">935</th><td><i> * to execbuf using I915_EXEC_FENCE_IN, to atomic KMS ioctls (so that a flip</i></td></tr>
<tr><th id="936">936</th><td><i> * will only occur after this request completes), or to other devices.</i></td></tr>
<tr><th id="937">937</th><td><i> *</i></td></tr>
<tr><th id="938">938</th><td><i> * Using I915_EXEC_FENCE_OUT requires use of</i></td></tr>
<tr><th id="939">939</th><td><i> * DRM_IOCTL_I915_GEM_EXECBUFFER2_WR ioctl so that the result is written</i></td></tr>
<tr><th id="940">940</th><td><i> * back to userspace. Failure to do so will cause the out-fence to always</i></td></tr>
<tr><th id="941">941</th><td><i> * be reported as zero, and the real fence fd to be leaked.</i></td></tr>
<tr><th id="942">942</th><td><i> */</i></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_FENCE_OUT" data-ref="_M/I915_EXEC_FENCE_OUT">I915_EXEC_FENCE_OUT</dfn>		(1&lt;&lt;17)</u></td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td><i>/*</i></td></tr>
<tr><th id="946">946</th><td><i> * Traditionally the execbuf ioctl has only considered the final element in</i></td></tr>
<tr><th id="947">947</th><td><i> * the execobject[] to be the executable batch. Often though, the client</i></td></tr>
<tr><th id="948">948</th><td><i> * will known the batch object prior to construction and being able to place</i></td></tr>
<tr><th id="949">949</th><td><i> * it into the execobject[] array first can simplify the relocation tracking.</i></td></tr>
<tr><th id="950">950</th><td><i> * Setting I915_EXEC_BATCH_FIRST tells execbuf to use element 0 of the</i></td></tr>
<tr><th id="951">951</th><td><i> * execobject[] as the * batch instead (the default is to use the last</i></td></tr>
<tr><th id="952">952</th><td><i> * element).</i></td></tr>
<tr><th id="953">953</th><td><i> */</i></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_BATCH_FIRST" data-ref="_M/I915_EXEC_BATCH_FIRST">I915_EXEC_BATCH_FIRST</dfn>		(1&lt;&lt;18)</u></td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td><i>/* Setting I915_FENCE_ARRAY implies that num_cliprects and cliprects_ptr</i></td></tr>
<tr><th id="957">957</th><td><i> * define an array of i915_gem_exec_fence structures which specify a set of</i></td></tr>
<tr><th id="958">958</th><td><i> * dma fences to wait upon or signal.</i></td></tr>
<tr><th id="959">959</th><td><i> */</i></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_FENCE_ARRAY" data-ref="_M/I915_EXEC_FENCE_ARRAY">I915_EXEC_FENCE_ARRAY</dfn>   (1&lt;&lt;19)</u></td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/__I915_EXEC_UNKNOWN_FLAGS" data-ref="_M/__I915_EXEC_UNKNOWN_FLAGS">__I915_EXEC_UNKNOWN_FLAGS</dfn> (-(I915_EXEC_FENCE_ARRAY&lt;&lt;1))</u></td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/I915_EXEC_CONTEXT_ID_MASK" data-ref="_M/I915_EXEC_CONTEXT_ID_MASK">I915_EXEC_CONTEXT_ID_MASK</dfn>	(0xffffffff)</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/i915_execbuffer2_set_context_id" data-ref="_M/i915_execbuffer2_set_context_id">i915_execbuffer2_set_context_id</dfn>(eb2, context) \</u></td></tr>
<tr><th id="966">966</th><td><u>	(eb2).rsvd1 = context &amp; I915_EXEC_CONTEXT_ID_MASK</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/i915_execbuffer2_get_context_id" data-ref="_M/i915_execbuffer2_get_context_id">i915_execbuffer2_get_context_id</dfn>(eb2) \</u></td></tr>
<tr><th id="968">968</th><td><u>	((eb2).rsvd1 &amp; I915_EXEC_CONTEXT_ID_MASK)</u></td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_pin" title='drm_i915_gem_pin' data-ref="drm_i915_gem_pin">drm_i915_gem_pin</dfn> {</td></tr>
<tr><th id="971">971</th><td>	<i class="doc">/** Handle of the buffer to be pinned. */</i></td></tr>
<tr><th id="972">972</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_pin::handle" title='drm_i915_gem_pin::handle' data-ref="drm_i915_gem_pin::handle">handle</dfn>;</td></tr>
<tr><th id="973">973</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_pin::pad" title='drm_i915_gem_pin::pad' data-ref="drm_i915_gem_pin::pad">pad</dfn>;</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>	<i class="doc">/** alignment required within the aperture */</i></td></tr>
<tr><th id="976">976</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_pin::alignment" title='drm_i915_gem_pin::alignment' data-ref="drm_i915_gem_pin::alignment">alignment</dfn>;</td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td>	<i class="doc">/** Returned GTT offset of the buffer. */</i></td></tr>
<tr><th id="979">979</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_pin::offset" title='drm_i915_gem_pin::offset' data-ref="drm_i915_gem_pin::offset">offset</dfn>;</td></tr>
<tr><th id="980">980</th><td>};</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_unpin" title='drm_i915_gem_unpin' data-ref="drm_i915_gem_unpin">drm_i915_gem_unpin</dfn> {</td></tr>
<tr><th id="983">983</th><td>	<i class="doc">/** Handle of the buffer to be unpinned. */</i></td></tr>
<tr><th id="984">984</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_unpin::handle" title='drm_i915_gem_unpin::handle' data-ref="drm_i915_gem_unpin::handle">handle</dfn>;</td></tr>
<tr><th id="985">985</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_unpin::pad" title='drm_i915_gem_unpin::pad' data-ref="drm_i915_gem_unpin::pad">pad</dfn>;</td></tr>
<tr><th id="986">986</th><td>};</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_busy" title='drm_i915_gem_busy' data-ref="drm_i915_gem_busy">drm_i915_gem_busy</dfn> {</td></tr>
<tr><th id="989">989</th><td>	<i class="doc">/** Handle of the buffer to check for busy */</i></td></tr>
<tr><th id="990">990</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_busy::handle" title='drm_i915_gem_busy::handle' data-ref="drm_i915_gem_busy::handle">handle</dfn>;</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td>	<i class="doc">/** Return busy status</i></td></tr>
<tr><th id="993">993</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="994">994</th><td><i class="doc">	 * A return of 0 implies that the object is idle (after</i></td></tr>
<tr><th id="995">995</th><td><i class="doc">	 * having flushed any pending activity), and a non-zero return that</i></td></tr>
<tr><th id="996">996</th><td><i class="doc">	 * the object is still in-flight on the GPU. (The GPU has not yet</i></td></tr>
<tr><th id="997">997</th><td><i class="doc">	 * signaled completion for all pending requests that reference the</i></td></tr>
<tr><th id="998">998</th><td><i class="doc">	 * object.) An object is guaranteed to become idle eventually (so</i></td></tr>
<tr><th id="999">999</th><td><i class="doc">	 * long as no new GPU commands are executed upon it). Due to the</i></td></tr>
<tr><th id="1000">1000</th><td><i class="doc">	 * asynchronous nature of the hardware, an object reported</i></td></tr>
<tr><th id="1001">1001</th><td><i class="doc">	 * as busy may become idle before the ioctl is completed.</i></td></tr>
<tr><th id="1002">1002</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1003">1003</th><td><i class="doc">	 * Furthermore, if the object is busy, which engine is busy is only</i></td></tr>
<tr><th id="1004">1004</th><td><i class="doc">	 * provided as a guide. There are race conditions which prevent the</i></td></tr>
<tr><th id="1005">1005</th><td><i class="doc">	 * report of which engines are busy from being always accurate.</i></td></tr>
<tr><th id="1006">1006</th><td><i class="doc">	 * However, the converse is not true. If the object is idle, the</i></td></tr>
<tr><th id="1007">1007</th><td><i class="doc">	 * result of the ioctl, that all engines are idle, is accurate.</i></td></tr>
<tr><th id="1008">1008</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1009">1009</th><td><i class="doc">	 * The returned dword is split into two fields to indicate both</i></td></tr>
<tr><th id="1010">1010</th><td><i class="doc">	 * the engines on which the object is being read, and the</i></td></tr>
<tr><th id="1011">1011</th><td><i class="doc">	 * engine on which it is currently being written (if any).</i></td></tr>
<tr><th id="1012">1012</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1013">1013</th><td><i class="doc">	 * The low word (bits 0:15) indicate if the object is being written</i></td></tr>
<tr><th id="1014">1014</th><td><i class="doc">	 * to by any engine (there can only be one, as the GEM implicit</i></td></tr>
<tr><th id="1015">1015</th><td><i class="doc">	 * synchronisation rules force writes to be serialised). Only the</i></td></tr>
<tr><th id="1016">1016</th><td><i class="doc">	 * engine for the last write is reported.</i></td></tr>
<tr><th id="1017">1017</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1018">1018</th><td><i class="doc">	 * The high word (bits 16:31) are a bitmask of which engines are</i></td></tr>
<tr><th id="1019">1019</th><td><i class="doc">	 * currently reading from the object. Multiple engines may be</i></td></tr>
<tr><th id="1020">1020</th><td><i class="doc">	 * reading from the object simultaneously.</i></td></tr>
<tr><th id="1021">1021</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1022">1022</th><td><i class="doc">	 * The value of each engine is the same as specified in the</i></td></tr>
<tr><th id="1023">1023</th><td><i class="doc">	 * EXECBUFFER2 ioctl, i.e. I915_EXEC_RENDER, I915_EXEC_BSD etc.</i></td></tr>
<tr><th id="1024">1024</th><td><i class="doc">	 * Note I915_EXEC_DEFAULT is a symbolic value and is mapped to</i></td></tr>
<tr><th id="1025">1025</th><td><i class="doc">	 * the I915_EXEC_RENDER engine for execution, and so it is never</i></td></tr>
<tr><th id="1026">1026</th><td><i class="doc">	 * reported as active itself. Some hardware may have parallel</i></td></tr>
<tr><th id="1027">1027</th><td><i class="doc">	 * execution engines, e.g. multiple media engines, which are</i></td></tr>
<tr><th id="1028">1028</th><td><i class="doc">	 * mapped to the same identifier in the EXECBUFFER2 ioctl and</i></td></tr>
<tr><th id="1029">1029</th><td><i class="doc">	 * so are not separately reported for busyness.</i></td></tr>
<tr><th id="1030">1030</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1031">1031</th><td><i class="doc">	 * Caveat emptor:</i></td></tr>
<tr><th id="1032">1032</th><td><i class="doc">	 * Only the boolean result of this query is reliable; that is whether</i></td></tr>
<tr><th id="1033">1033</th><td><i class="doc">	 * the object is idle or busy. The report of which engines are busy</i></td></tr>
<tr><th id="1034">1034</th><td><i class="doc">	 * should be only used as a heuristic.</i></td></tr>
<tr><th id="1035">1035</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1036">1036</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_busy::busy" title='drm_i915_gem_busy::busy' data-ref="drm_i915_gem_busy::busy">busy</dfn>;</td></tr>
<tr><th id="1037">1037</th><td>};</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1040">1040</th><td><i class="doc"> * I915_CACHING_NONE</i></td></tr>
<tr><th id="1041">1041</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1042">1042</th><td><i class="doc"> * GPU access is not coherent with cpu caches. Default for machines without an</i></td></tr>
<tr><th id="1043">1043</th><td><i class="doc"> * LLC.</i></td></tr>
<tr><th id="1044">1044</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1045">1045</th><td><u>#define <dfn class="macro" id="_M/I915_CACHING_NONE" data-ref="_M/I915_CACHING_NONE">I915_CACHING_NONE</dfn>		0</u></td></tr>
<tr><th id="1046">1046</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1047">1047</th><td><i class="doc"> * I915_CACHING_CACHED</i></td></tr>
<tr><th id="1048">1048</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1049">1049</th><td><i class="doc"> * GPU access is coherent with cpu caches and furthermore the data is cached in</i></td></tr>
<tr><th id="1050">1050</th><td><i class="doc"> * last-level caches shared between cpu cores and the gpu GT. Default on</i></td></tr>
<tr><th id="1051">1051</th><td><i class="doc"> * machines with HAS_LLC.</i></td></tr>
<tr><th id="1052">1052</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/I915_CACHING_CACHED" data-ref="_M/I915_CACHING_CACHED">I915_CACHING_CACHED</dfn>		1</u></td></tr>
<tr><th id="1054">1054</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1055">1055</th><td><i class="doc"> * I915_CACHING_DISPLAY</i></td></tr>
<tr><th id="1056">1056</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1057">1057</th><td><i class="doc"> * Special GPU caching mode which is coherent with the scanout engines.</i></td></tr>
<tr><th id="1058">1058</th><td><i class="doc"> * Transparently falls back to I915_CACHING_NONE on platforms where no special</i></td></tr>
<tr><th id="1059">1059</th><td><i class="doc"> * cache mode (like write-through or gfdt flushing) is available. The kernel</i></td></tr>
<tr><th id="1060">1060</th><td><i class="doc"> * automatically sets this mode when using a buffer as a scanout target.</i></td></tr>
<tr><th id="1061">1061</th><td><i class="doc"> * Userspace can manually set this mode to avoid a costly stall and clflush in</i></td></tr>
<tr><th id="1062">1062</th><td><i class="doc"> * the hotpath of drawing the first frame.</i></td></tr>
<tr><th id="1063">1063</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/I915_CACHING_DISPLAY" data-ref="_M/I915_CACHING_DISPLAY">I915_CACHING_DISPLAY</dfn>		2</u></td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_caching" title='drm_i915_gem_caching' data-ref="drm_i915_gem_caching">drm_i915_gem_caching</dfn> {</td></tr>
<tr><th id="1067">1067</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1068">1068</th><td><i class="doc">	 * Handle of the buffer to set/get the caching level of. */</i></td></tr>
<tr><th id="1069">1069</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_caching::handle" title='drm_i915_gem_caching::handle' data-ref="drm_i915_gem_caching::handle">handle</dfn>;</td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1072">1072</th><td><i class="doc">	 * Cacheing level to apply or return value</i></td></tr>
<tr><th id="1073">1073</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1074">1074</th><td><i class="doc">	 * bits0-15 are for generic caching control (i.e. the above defined</i></td></tr>
<tr><th id="1075">1075</th><td><i class="doc">	 * values). bits16-31 are reserved for platform-specific variations</i></td></tr>
<tr><th id="1076">1076</th><td><i class="doc">	 * (e.g. l3$ caching on gen7). */</i></td></tr>
<tr><th id="1077">1077</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_caching::caching" title='drm_i915_gem_caching::caching' data-ref="drm_i915_gem_caching::caching">caching</dfn>;</td></tr>
<tr><th id="1078">1078</th><td>};</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/I915_TILING_NONE" data-ref="_M/I915_TILING_NONE">I915_TILING_NONE</dfn>	0</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/I915_TILING_X" data-ref="_M/I915_TILING_X">I915_TILING_X</dfn>		1</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/I915_TILING_Y" data-ref="_M/I915_TILING_Y">I915_TILING_Y</dfn>		2</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/I915_TILING_LAST" data-ref="_M/I915_TILING_LAST">I915_TILING_LAST</dfn>	I915_TILING_Y</u></td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/I915_BIT_6_SWIZZLE_NONE" data-ref="_M/I915_BIT_6_SWIZZLE_NONE">I915_BIT_6_SWIZZLE_NONE</dfn>		0</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/I915_BIT_6_SWIZZLE_9" data-ref="_M/I915_BIT_6_SWIZZLE_9">I915_BIT_6_SWIZZLE_9</dfn>		1</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/I915_BIT_6_SWIZZLE_9_10" data-ref="_M/I915_BIT_6_SWIZZLE_9_10">I915_BIT_6_SWIZZLE_9_10</dfn>		2</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/I915_BIT_6_SWIZZLE_9_11" data-ref="_M/I915_BIT_6_SWIZZLE_9_11">I915_BIT_6_SWIZZLE_9_11</dfn>		3</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/I915_BIT_6_SWIZZLE_9_10_11" data-ref="_M/I915_BIT_6_SWIZZLE_9_10_11">I915_BIT_6_SWIZZLE_9_10_11</dfn>	4</u></td></tr>
<tr><th id="1090">1090</th><td><i>/* Not seen by userland */</i></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/I915_BIT_6_SWIZZLE_UNKNOWN" data-ref="_M/I915_BIT_6_SWIZZLE_UNKNOWN">I915_BIT_6_SWIZZLE_UNKNOWN</dfn>	5</u></td></tr>
<tr><th id="1092">1092</th><td><i>/* Seen by userland. */</i></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/I915_BIT_6_SWIZZLE_9_17" data-ref="_M/I915_BIT_6_SWIZZLE_9_17">I915_BIT_6_SWIZZLE_9_17</dfn>		6</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/I915_BIT_6_SWIZZLE_9_10_17" data-ref="_M/I915_BIT_6_SWIZZLE_9_10_17">I915_BIT_6_SWIZZLE_9_10_17</dfn>	7</u></td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_set_tiling" title='drm_i915_gem_set_tiling' data-ref="drm_i915_gem_set_tiling">drm_i915_gem_set_tiling</dfn> {</td></tr>
<tr><th id="1097">1097</th><td>	<i class="doc">/** Handle of the buffer to have its tiling state updated */</i></td></tr>
<tr><th id="1098">1098</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_set_tiling::handle" title='drm_i915_gem_set_tiling::handle' data-ref="drm_i915_gem_set_tiling::handle">handle</dfn>;</td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1101">1101</th><td><i class="doc">	 * Tiling mode for the object (I915_TILING_NONE, I915_TILING_X,</i></td></tr>
<tr><th id="1102">1102</th><td><i class="doc">	 * I915_TILING_Y).</i></td></tr>
<tr><th id="1103">1103</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1104">1104</th><td><i class="doc">	 * This value is to be set on request, and will be updated by the</i></td></tr>
<tr><th id="1105">1105</th><td><i class="doc">	 * kernel on successful return with the actual chosen tiling layout.</i></td></tr>
<tr><th id="1106">1106</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1107">1107</th><td><i class="doc">	 * The tiling mode may be demoted to I915_TILING_NONE when the system</i></td></tr>
<tr><th id="1108">1108</th><td><i class="doc">	 * has bit 6 swizzling that can't be managed correctly by GEM.</i></td></tr>
<tr><th id="1109">1109</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1110">1110</th><td><i class="doc">	 * Buffer contents become undefined when changing tiling_mode.</i></td></tr>
<tr><th id="1111">1111</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1112">1112</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_set_tiling::tiling_mode" title='drm_i915_gem_set_tiling::tiling_mode' data-ref="drm_i915_gem_set_tiling::tiling_mode">tiling_mode</dfn>;</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1115">1115</th><td><i class="doc">	 * Stride in bytes for the object when in I915_TILING_X or</i></td></tr>
<tr><th id="1116">1116</th><td><i class="doc">	 * I915_TILING_Y.</i></td></tr>
<tr><th id="1117">1117</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1118">1118</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_set_tiling::stride" title='drm_i915_gem_set_tiling::stride' data-ref="drm_i915_gem_set_tiling::stride">stride</dfn>;</td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1121">1121</th><td><i class="doc">	 * Returned address bit 6 swizzling required for CPU access through</i></td></tr>
<tr><th id="1122">1122</th><td><i class="doc">	 * mmap mapping.</i></td></tr>
<tr><th id="1123">1123</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1124">1124</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_set_tiling::swizzle_mode" title='drm_i915_gem_set_tiling::swizzle_mode' data-ref="drm_i915_gem_set_tiling::swizzle_mode">swizzle_mode</dfn>;</td></tr>
<tr><th id="1125">1125</th><td>};</td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_get_tiling" title='drm_i915_gem_get_tiling' data-ref="drm_i915_gem_get_tiling">drm_i915_gem_get_tiling</dfn> {</td></tr>
<tr><th id="1128">1128</th><td>	<i class="doc">/** Handle of the buffer to get tiling state for. */</i></td></tr>
<tr><th id="1129">1129</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_get_tiling::handle" title='drm_i915_gem_get_tiling::handle' data-ref="drm_i915_gem_get_tiling::handle">handle</dfn>;</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1132">1132</th><td><i class="doc">	 * Current tiling mode for the object (I915_TILING_NONE, I915_TILING_X,</i></td></tr>
<tr><th id="1133">1133</th><td><i class="doc">	 * I915_TILING_Y).</i></td></tr>
<tr><th id="1134">1134</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1135">1135</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_get_tiling::tiling_mode" title='drm_i915_gem_get_tiling::tiling_mode' data-ref="drm_i915_gem_get_tiling::tiling_mode">tiling_mode</dfn>;</td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1138">1138</th><td><i class="doc">	 * Returned address bit 6 swizzling required for CPU access through</i></td></tr>
<tr><th id="1139">1139</th><td><i class="doc">	 * mmap mapping.</i></td></tr>
<tr><th id="1140">1140</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1141">1141</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_get_tiling::swizzle_mode" title='drm_i915_gem_get_tiling::swizzle_mode' data-ref="drm_i915_gem_get_tiling::swizzle_mode">swizzle_mode</dfn>;</td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1144">1144</th><td><i class="doc">	 * Returned address bit 6 swizzling required for CPU access through</i></td></tr>
<tr><th id="1145">1145</th><td><i class="doc">	 * mmap mapping whilst bound.</i></td></tr>
<tr><th id="1146">1146</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1147">1147</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_get_tiling::phys_swizzle_mode" title='drm_i915_gem_get_tiling::phys_swizzle_mode' data-ref="drm_i915_gem_get_tiling::phys_swizzle_mode">phys_swizzle_mode</dfn>;</td></tr>
<tr><th id="1148">1148</th><td>};</td></tr>
<tr><th id="1149">1149</th><td></td></tr>
<tr><th id="1150">1150</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_get_aperture" title='drm_i915_gem_get_aperture' data-ref="drm_i915_gem_get_aperture">drm_i915_gem_get_aperture</dfn> {</td></tr>
<tr><th id="1151">1151</th><td>	<i class="doc">/** Total size of the aperture used by i915_gem_execbuffer, in bytes */</i></td></tr>
<tr><th id="1152">1152</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_get_aperture::aper_size" title='drm_i915_gem_get_aperture::aper_size' data-ref="drm_i915_gem_get_aperture::aper_size">aper_size</dfn>;</td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1155">1155</th><td><i class="doc">	 * Available space in the aperture used by i915_gem_execbuffer, in</i></td></tr>
<tr><th id="1156">1156</th><td><i class="doc">	 * bytes</i></td></tr>
<tr><th id="1157">1157</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1158">1158</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_get_aperture::aper_available_size" title='drm_i915_gem_get_aperture::aper_available_size' data-ref="drm_i915_gem_get_aperture::aper_available_size">aper_available_size</dfn>;</td></tr>
<tr><th id="1159">1159</th><td>};</td></tr>
<tr><th id="1160">1160</th><td></td></tr>
<tr><th id="1161">1161</th><td><b>struct</b> <dfn class="type def" id="drm_i915_get_pipe_from_crtc_id" title='drm_i915_get_pipe_from_crtc_id' data-ref="drm_i915_get_pipe_from_crtc_id">drm_i915_get_pipe_from_crtc_id</dfn> {</td></tr>
<tr><th id="1162">1162</th><td>	<i class="doc">/** ID of CRTC being requested **/</i></td></tr>
<tr><th id="1163">1163</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_get_pipe_from_crtc_id::crtc_id" title='drm_i915_get_pipe_from_crtc_id::crtc_id' data-ref="drm_i915_get_pipe_from_crtc_id::crtc_id">crtc_id</dfn>;</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>	<i class="doc">/** pipe of requested CRTC **/</i></td></tr>
<tr><th id="1166">1166</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_get_pipe_from_crtc_id::pipe" title='drm_i915_get_pipe_from_crtc_id::pipe' data-ref="drm_i915_get_pipe_from_crtc_id::pipe">pipe</dfn>;</td></tr>
<tr><th id="1167">1167</th><td>};</td></tr>
<tr><th id="1168">1168</th><td></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/I915_MADV_WILLNEED" data-ref="_M/I915_MADV_WILLNEED">I915_MADV_WILLNEED</dfn> 0</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define <dfn class="macro" id="_M/I915_MADV_DONTNEED" data-ref="_M/I915_MADV_DONTNEED">I915_MADV_DONTNEED</dfn> 1</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define <dfn class="macro" id="_M/__I915_MADV_PURGED" data-ref="_M/__I915_MADV_PURGED">__I915_MADV_PURGED</dfn> 2 /* internal state */</u></td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_madvise" title='drm_i915_gem_madvise' data-ref="drm_i915_gem_madvise">drm_i915_gem_madvise</dfn> {</td></tr>
<tr><th id="1174">1174</th><td>	<i class="doc">/** Handle of the buffer to change the backing store advice */</i></td></tr>
<tr><th id="1175">1175</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_madvise::handle" title='drm_i915_gem_madvise::handle' data-ref="drm_i915_gem_madvise::handle">handle</dfn>;</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td>	<i>/* Advice: either the buffer will be needed again in the near future,</i></td></tr>
<tr><th id="1178">1178</th><td><i>	 *         or wont be and could be discarded under memory pressure.</i></td></tr>
<tr><th id="1179">1179</th><td><i>	 */</i></td></tr>
<tr><th id="1180">1180</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_madvise::madv" title='drm_i915_gem_madvise::madv' data-ref="drm_i915_gem_madvise::madv">madv</dfn>;</td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td>	<i class="doc">/** Whether the backing store still exists. */</i></td></tr>
<tr><th id="1183">1183</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_madvise::retained" title='drm_i915_gem_madvise::retained' data-ref="drm_i915_gem_madvise::retained">retained</dfn>;</td></tr>
<tr><th id="1184">1184</th><td>};</td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td><i>/* flags */</i></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_TYPE_MASK" data-ref="_M/I915_OVERLAY_TYPE_MASK">I915_OVERLAY_TYPE_MASK</dfn> 		0xff</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_YUV_PLANAR" data-ref="_M/I915_OVERLAY_YUV_PLANAR">I915_OVERLAY_YUV_PLANAR</dfn> 	0x01</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_YUV_PACKED" data-ref="_M/I915_OVERLAY_YUV_PACKED">I915_OVERLAY_YUV_PACKED</dfn> 	0x02</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_RGB" data-ref="_M/I915_OVERLAY_RGB">I915_OVERLAY_RGB</dfn>		0x03</u></td></tr>
<tr><th id="1191">1191</th><td></td></tr>
<tr><th id="1192">1192</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_DEPTH_MASK" data-ref="_M/I915_OVERLAY_DEPTH_MASK">I915_OVERLAY_DEPTH_MASK</dfn>		0xff00</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_RGB24" data-ref="_M/I915_OVERLAY_RGB24">I915_OVERLAY_RGB24</dfn>		0x1000</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_RGB16" data-ref="_M/I915_OVERLAY_RGB16">I915_OVERLAY_RGB16</dfn>		0x2000</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_RGB15" data-ref="_M/I915_OVERLAY_RGB15">I915_OVERLAY_RGB15</dfn>		0x3000</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_YUV422" data-ref="_M/I915_OVERLAY_YUV422">I915_OVERLAY_YUV422</dfn>		0x0100</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_YUV411" data-ref="_M/I915_OVERLAY_YUV411">I915_OVERLAY_YUV411</dfn>		0x0200</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_YUV420" data-ref="_M/I915_OVERLAY_YUV420">I915_OVERLAY_YUV420</dfn>		0x0300</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_YUV410" data-ref="_M/I915_OVERLAY_YUV410">I915_OVERLAY_YUV410</dfn>		0x0400</u></td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_SWAP_MASK" data-ref="_M/I915_OVERLAY_SWAP_MASK">I915_OVERLAY_SWAP_MASK</dfn>		0xff0000</u></td></tr>
<tr><th id="1202">1202</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_NO_SWAP" data-ref="_M/I915_OVERLAY_NO_SWAP">I915_OVERLAY_NO_SWAP</dfn>		0x000000</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_UV_SWAP" data-ref="_M/I915_OVERLAY_UV_SWAP">I915_OVERLAY_UV_SWAP</dfn>		0x010000</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_Y_SWAP" data-ref="_M/I915_OVERLAY_Y_SWAP">I915_OVERLAY_Y_SWAP</dfn>		0x020000</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_Y_AND_UV_SWAP" data-ref="_M/I915_OVERLAY_Y_AND_UV_SWAP">I915_OVERLAY_Y_AND_UV_SWAP</dfn>	0x030000</u></td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_FLAGS_MASK" data-ref="_M/I915_OVERLAY_FLAGS_MASK">I915_OVERLAY_FLAGS_MASK</dfn>		0xff000000</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_ENABLE" data-ref="_M/I915_OVERLAY_ENABLE">I915_OVERLAY_ENABLE</dfn>		0x01000000</u></td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td><b>struct</b> <dfn class="type def" id="drm_intel_overlay_put_image" title='drm_intel_overlay_put_image' data-ref="drm_intel_overlay_put_image">drm_intel_overlay_put_image</dfn> {</td></tr>
<tr><th id="1211">1211</th><td>	<i>/* various flags and src format description */</i></td></tr>
<tr><th id="1212">1212</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_put_image::flags" title='drm_intel_overlay_put_image::flags' data-ref="drm_intel_overlay_put_image::flags">flags</dfn>;</td></tr>
<tr><th id="1213">1213</th><td>	<i>/* source picture description */</i></td></tr>
<tr><th id="1214">1214</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_put_image::bo_handle" title='drm_intel_overlay_put_image::bo_handle' data-ref="drm_intel_overlay_put_image::bo_handle">bo_handle</dfn>;</td></tr>
<tr><th id="1215">1215</th><td>	<i>/* stride values and offsets are in bytes, buffer relative */</i></td></tr>
<tr><th id="1216">1216</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u16" title='__u16' data-type='unsigned short' data-ref="__u16">__u16</a> <dfn class="decl field" id="drm_intel_overlay_put_image::stride_Y" title='drm_intel_overlay_put_image::stride_Y' data-ref="drm_intel_overlay_put_image::stride_Y">stride_Y</dfn>; <i>/* stride for packed formats */</i></td></tr>
<tr><th id="1217">1217</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u16" title='__u16' data-type='unsigned short' data-ref="__u16">__u16</a> <dfn class="decl field" id="drm_intel_overlay_put_image::stride_UV" title='drm_intel_overlay_put_image::stride_UV' data-ref="drm_intel_overlay_put_image::stride_UV">stride_UV</dfn>;</td></tr>
<tr><th id="1218">1218</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_put_image::offset_Y" title='drm_intel_overlay_put_image::offset_Y' data-ref="drm_intel_overlay_put_image::offset_Y">offset_Y</dfn>; <i>/* offset for packet formats */</i></td></tr>
<tr><th id="1219">1219</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_put_image::offset_U" title='drm_intel_overlay_put_image::offset_U' data-ref="drm_intel_overlay_put_image::offset_U">offset_U</dfn>;</td></tr>
<tr><th id="1220">1220</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_put_image::offset_V" title='drm_intel_overlay_put_image::offset_V' data-ref="drm_intel_overlay_put_image::offset_V">offset_V</dfn>;</td></tr>
<tr><th id="1221">1221</th><td>	<i>/* in pixels */</i></td></tr>
<tr><th id="1222">1222</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u16" title='__u16' data-type='unsigned short' data-ref="__u16">__u16</a> <dfn class="decl field" id="drm_intel_overlay_put_image::src_width" title='drm_intel_overlay_put_image::src_width' data-ref="drm_intel_overlay_put_image::src_width">src_width</dfn>;</td></tr>
<tr><th id="1223">1223</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u16" title='__u16' data-type='unsigned short' data-ref="__u16">__u16</a> <dfn class="decl field" id="drm_intel_overlay_put_image::src_height" title='drm_intel_overlay_put_image::src_height' data-ref="drm_intel_overlay_put_image::src_height">src_height</dfn>;</td></tr>
<tr><th id="1224">1224</th><td>	<i>/* to compensate the scaling factors for partially covered surfaces */</i></td></tr>
<tr><th id="1225">1225</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u16" title='__u16' data-type='unsigned short' data-ref="__u16">__u16</a> <dfn class="decl field" id="drm_intel_overlay_put_image::src_scan_width" title='drm_intel_overlay_put_image::src_scan_width' data-ref="drm_intel_overlay_put_image::src_scan_width">src_scan_width</dfn>;</td></tr>
<tr><th id="1226">1226</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u16" title='__u16' data-type='unsigned short' data-ref="__u16">__u16</a> <dfn class="decl field" id="drm_intel_overlay_put_image::src_scan_height" title='drm_intel_overlay_put_image::src_scan_height' data-ref="drm_intel_overlay_put_image::src_scan_height">src_scan_height</dfn>;</td></tr>
<tr><th id="1227">1227</th><td>	<i>/* output crtc description */</i></td></tr>
<tr><th id="1228">1228</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_put_image::crtc_id" title='drm_intel_overlay_put_image::crtc_id' data-ref="drm_intel_overlay_put_image::crtc_id">crtc_id</dfn>;</td></tr>
<tr><th id="1229">1229</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u16" title='__u16' data-type='unsigned short' data-ref="__u16">__u16</a> <dfn class="decl field" id="drm_intel_overlay_put_image::dst_x" title='drm_intel_overlay_put_image::dst_x' data-ref="drm_intel_overlay_put_image::dst_x">dst_x</dfn>;</td></tr>
<tr><th id="1230">1230</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u16" title='__u16' data-type='unsigned short' data-ref="__u16">__u16</a> <dfn class="decl field" id="drm_intel_overlay_put_image::dst_y" title='drm_intel_overlay_put_image::dst_y' data-ref="drm_intel_overlay_put_image::dst_y">dst_y</dfn>;</td></tr>
<tr><th id="1231">1231</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u16" title='__u16' data-type='unsigned short' data-ref="__u16">__u16</a> <dfn class="decl field" id="drm_intel_overlay_put_image::dst_width" title='drm_intel_overlay_put_image::dst_width' data-ref="drm_intel_overlay_put_image::dst_width">dst_width</dfn>;</td></tr>
<tr><th id="1232">1232</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u16" title='__u16' data-type='unsigned short' data-ref="__u16">__u16</a> <dfn class="decl field" id="drm_intel_overlay_put_image::dst_height" title='drm_intel_overlay_put_image::dst_height' data-ref="drm_intel_overlay_put_image::dst_height">dst_height</dfn>;</td></tr>
<tr><th id="1233">1233</th><td>};</td></tr>
<tr><th id="1234">1234</th><td></td></tr>
<tr><th id="1235">1235</th><td><i>/* flags */</i></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_UPDATE_ATTRS" data-ref="_M/I915_OVERLAY_UPDATE_ATTRS">I915_OVERLAY_UPDATE_ATTRS</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_UPDATE_GAMMA" data-ref="_M/I915_OVERLAY_UPDATE_GAMMA">I915_OVERLAY_UPDATE_GAMMA</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define <dfn class="macro" id="_M/I915_OVERLAY_DISABLE_DEST_COLORKEY" data-ref="_M/I915_OVERLAY_DISABLE_DEST_COLORKEY">I915_OVERLAY_DISABLE_DEST_COLORKEY</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="1239">1239</th><td><b>struct</b> <dfn class="type def" id="drm_intel_overlay_attrs" title='drm_intel_overlay_attrs' data-ref="drm_intel_overlay_attrs">drm_intel_overlay_attrs</dfn> {</td></tr>
<tr><th id="1240">1240</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_attrs::flags" title='drm_intel_overlay_attrs::flags' data-ref="drm_intel_overlay_attrs::flags">flags</dfn>;</td></tr>
<tr><th id="1241">1241</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_attrs::color_key" title='drm_intel_overlay_attrs::color_key' data-ref="drm_intel_overlay_attrs::color_key">color_key</dfn>;</td></tr>
<tr><th id="1242">1242</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_intel_overlay_attrs::brightness" title='drm_intel_overlay_attrs::brightness' data-ref="drm_intel_overlay_attrs::brightness">brightness</dfn>;</td></tr>
<tr><th id="1243">1243</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_attrs::contrast" title='drm_intel_overlay_attrs::contrast' data-ref="drm_intel_overlay_attrs::contrast">contrast</dfn>;</td></tr>
<tr><th id="1244">1244</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_attrs::saturation" title='drm_intel_overlay_attrs::saturation' data-ref="drm_intel_overlay_attrs::saturation">saturation</dfn>;</td></tr>
<tr><th id="1245">1245</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_attrs::gamma0" title='drm_intel_overlay_attrs::gamma0' data-ref="drm_intel_overlay_attrs::gamma0">gamma0</dfn>;</td></tr>
<tr><th id="1246">1246</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_attrs::gamma1" title='drm_intel_overlay_attrs::gamma1' data-ref="drm_intel_overlay_attrs::gamma1">gamma1</dfn>;</td></tr>
<tr><th id="1247">1247</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_attrs::gamma2" title='drm_intel_overlay_attrs::gamma2' data-ref="drm_intel_overlay_attrs::gamma2">gamma2</dfn>;</td></tr>
<tr><th id="1248">1248</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_attrs::gamma3" title='drm_intel_overlay_attrs::gamma3' data-ref="drm_intel_overlay_attrs::gamma3">gamma3</dfn>;</td></tr>
<tr><th id="1249">1249</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_attrs::gamma4" title='drm_intel_overlay_attrs::gamma4' data-ref="drm_intel_overlay_attrs::gamma4">gamma4</dfn>;</td></tr>
<tr><th id="1250">1250</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_overlay_attrs::gamma5" title='drm_intel_overlay_attrs::gamma5' data-ref="drm_intel_overlay_attrs::gamma5">gamma5</dfn>;</td></tr>
<tr><th id="1251">1251</th><td>};</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td><i>/*</i></td></tr>
<tr><th id="1254">1254</th><td><i> * Intel sprite handling</i></td></tr>
<tr><th id="1255">1255</th><td><i> *</i></td></tr>
<tr><th id="1256">1256</th><td><i> * Color keying works with a min/mask/max tuple.  Both source and destination</i></td></tr>
<tr><th id="1257">1257</th><td><i> * color keying is allowed.</i></td></tr>
<tr><th id="1258">1258</th><td><i> *</i></td></tr>
<tr><th id="1259">1259</th><td><i> * Source keying:</i></td></tr>
<tr><th id="1260">1260</th><td><i> * Sprite pixels within the min &amp; max values, masked against the color channels</i></td></tr>
<tr><th id="1261">1261</th><td><i> * specified in the mask field, will be transparent.  All other pixels will</i></td></tr>
<tr><th id="1262">1262</th><td><i> * be displayed on top of the primary plane.  For RGB surfaces, only the min</i></td></tr>
<tr><th id="1263">1263</th><td><i> * and mask fields will be used; ranged compares are not allowed.</i></td></tr>
<tr><th id="1264">1264</th><td><i> *</i></td></tr>
<tr><th id="1265">1265</th><td><i> * Destination keying:</i></td></tr>
<tr><th id="1266">1266</th><td><i> * Primary plane pixels that match the min value, masked against the color</i></td></tr>
<tr><th id="1267">1267</th><td><i> * channels specified in the mask field, will be replaced by corresponding</i></td></tr>
<tr><th id="1268">1268</th><td><i> * pixels from the sprite plane.</i></td></tr>
<tr><th id="1269">1269</th><td><i> *</i></td></tr>
<tr><th id="1270">1270</th><td><i> * Note that source &amp; destination keying are exclusive; only one can be</i></td></tr>
<tr><th id="1271">1271</th><td><i> * active on a given plane.</i></td></tr>
<tr><th id="1272">1272</th><td><i> */</i></td></tr>
<tr><th id="1273">1273</th><td></td></tr>
<tr><th id="1274">1274</th><td><u>#define <dfn class="macro" id="_M/I915_SET_COLORKEY_NONE" data-ref="_M/I915_SET_COLORKEY_NONE">I915_SET_COLORKEY_NONE</dfn>		(1&lt;&lt;0) /* disable color key matching */</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define <dfn class="macro" id="_M/I915_SET_COLORKEY_DESTINATION" data-ref="_M/I915_SET_COLORKEY_DESTINATION">I915_SET_COLORKEY_DESTINATION</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define <dfn class="macro" id="_M/I915_SET_COLORKEY_SOURCE" data-ref="_M/I915_SET_COLORKEY_SOURCE">I915_SET_COLORKEY_SOURCE</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="1277">1277</th><td><b>struct</b> <dfn class="type def" id="drm_intel_sprite_colorkey" title='drm_intel_sprite_colorkey' data-ref="drm_intel_sprite_colorkey">drm_intel_sprite_colorkey</dfn> {</td></tr>
<tr><th id="1278">1278</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_sprite_colorkey::plane_id" title='drm_intel_sprite_colorkey::plane_id' data-ref="drm_intel_sprite_colorkey::plane_id">plane_id</dfn>;</td></tr>
<tr><th id="1279">1279</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_sprite_colorkey::min_value" title='drm_intel_sprite_colorkey::min_value' data-ref="drm_intel_sprite_colorkey::min_value">min_value</dfn>;</td></tr>
<tr><th id="1280">1280</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_sprite_colorkey::channel_mask" title='drm_intel_sprite_colorkey::channel_mask' data-ref="drm_intel_sprite_colorkey::channel_mask">channel_mask</dfn>;</td></tr>
<tr><th id="1281">1281</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_sprite_colorkey::max_value" title='drm_intel_sprite_colorkey::max_value' data-ref="drm_intel_sprite_colorkey::max_value">max_value</dfn>;</td></tr>
<tr><th id="1282">1282</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_intel_sprite_colorkey::flags" title='drm_intel_sprite_colorkey::flags' data-ref="drm_intel_sprite_colorkey::flags">flags</dfn>;</td></tr>
<tr><th id="1283">1283</th><td>};</td></tr>
<tr><th id="1284">1284</th><td></td></tr>
<tr><th id="1285">1285</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_wait" title='drm_i915_gem_wait' data-ref="drm_i915_gem_wait">drm_i915_gem_wait</dfn> {</td></tr>
<tr><th id="1286">1286</th><td>	<i class="doc">/** Handle of BO we shall wait on */</i></td></tr>
<tr><th id="1287">1287</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_wait::bo_handle" title='drm_i915_gem_wait::bo_handle' data-ref="drm_i915_gem_wait::bo_handle">bo_handle</dfn>;</td></tr>
<tr><th id="1288">1288</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_wait::flags" title='drm_i915_gem_wait::flags' data-ref="drm_i915_gem_wait::flags">flags</dfn>;</td></tr>
<tr><th id="1289">1289</th><td>	<i class="doc">/** Number of nanoseconds to wait, Returns time remaining. */</i></td></tr>
<tr><th id="1290">1290</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s64" title='__s64' data-type='long long' data-ref="__s64">__s64</a> <dfn class="decl field" id="drm_i915_gem_wait::timeout_ns" title='drm_i915_gem_wait::timeout_ns' data-ref="drm_i915_gem_wait::timeout_ns">timeout_ns</dfn>;</td></tr>
<tr><th id="1291">1291</th><td>};</td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_context_create" title='drm_i915_gem_context_create' data-ref="drm_i915_gem_context_create">drm_i915_gem_context_create</dfn> {</td></tr>
<tr><th id="1294">1294</th><td>	<i>/*  output: id of new context*/</i></td></tr>
<tr><th id="1295">1295</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_context_create::ctx_id" title='drm_i915_gem_context_create::ctx_id' data-ref="drm_i915_gem_context_create::ctx_id">ctx_id</dfn>;</td></tr>
<tr><th id="1296">1296</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_context_create::pad" title='drm_i915_gem_context_create::pad' data-ref="drm_i915_gem_context_create::pad">pad</dfn>;</td></tr>
<tr><th id="1297">1297</th><td>};</td></tr>
<tr><th id="1298">1298</th><td></td></tr>
<tr><th id="1299">1299</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_context_destroy" title='drm_i915_gem_context_destroy' data-ref="drm_i915_gem_context_destroy">drm_i915_gem_context_destroy</dfn> {</td></tr>
<tr><th id="1300">1300</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_context_destroy::ctx_id" title='drm_i915_gem_context_destroy::ctx_id' data-ref="drm_i915_gem_context_destroy::ctx_id">ctx_id</dfn>;</td></tr>
<tr><th id="1301">1301</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_context_destroy::pad" title='drm_i915_gem_context_destroy::pad' data-ref="drm_i915_gem_context_destroy::pad">pad</dfn>;</td></tr>
<tr><th id="1302">1302</th><td>};</td></tr>
<tr><th id="1303">1303</th><td></td></tr>
<tr><th id="1304">1304</th><td><b>struct</b> <dfn class="type def" id="drm_i915_reg_read" title='drm_i915_reg_read' data-ref="drm_i915_reg_read">drm_i915_reg_read</dfn> {</td></tr>
<tr><th id="1305">1305</th><td>	<i>/*</i></td></tr>
<tr><th id="1306">1306</th><td><i>	 * Register offset.</i></td></tr>
<tr><th id="1307">1307</th><td><i>	 * For 64bit wide registers where the upper 32bits don't immediately</i></td></tr>
<tr><th id="1308">1308</th><td><i>	 * follow the lower 32bits, the offset of the lower 32bits must</i></td></tr>
<tr><th id="1309">1309</th><td><i>	 * be specified</i></td></tr>
<tr><th id="1310">1310</th><td><i>	 */</i></td></tr>
<tr><th id="1311">1311</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_reg_read::offset" title='drm_i915_reg_read::offset' data-ref="drm_i915_reg_read::offset">offset</dfn>;</td></tr>
<tr><th id="1312">1312</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_reg_read::val" title='drm_i915_reg_read::val' data-ref="drm_i915_reg_read::val">val</dfn>; <i>/* Return value */</i></td></tr>
<tr><th id="1313">1313</th><td>};</td></tr>
<tr><th id="1314">1314</th><td><i>/* Known registers:</i></td></tr>
<tr><th id="1315">1315</th><td><i> *</i></td></tr>
<tr><th id="1316">1316</th><td><i> * Render engine timestamp - 0x2358 + 64bit - gen7+</i></td></tr>
<tr><th id="1317">1317</th><td><i> * - Note this register returns an invalid value if using the default</i></td></tr>
<tr><th id="1318">1318</th><td><i> *   single instruction 8byte read, in order to workaround that use</i></td></tr>
<tr><th id="1319">1319</th><td><i> *   offset (0x2538 | 1) instead.</i></td></tr>
<tr><th id="1320">1320</th><td><i> *</i></td></tr>
<tr><th id="1321">1321</th><td><i> */</i></td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td><b>struct</b> <dfn class="type def" id="drm_i915_reset_stats" title='drm_i915_reset_stats' data-ref="drm_i915_reset_stats">drm_i915_reset_stats</dfn> {</td></tr>
<tr><th id="1324">1324</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_reset_stats::ctx_id" title='drm_i915_reset_stats::ctx_id' data-ref="drm_i915_reset_stats::ctx_id">ctx_id</dfn>;</td></tr>
<tr><th id="1325">1325</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_reset_stats::flags" title='drm_i915_reset_stats::flags' data-ref="drm_i915_reset_stats::flags">flags</dfn>;</td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td>	<i>/* All resets since boot/module reload, for all contexts */</i></td></tr>
<tr><th id="1328">1328</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_reset_stats::reset_count" title='drm_i915_reset_stats::reset_count' data-ref="drm_i915_reset_stats::reset_count">reset_count</dfn>;</td></tr>
<tr><th id="1329">1329</th><td></td></tr>
<tr><th id="1330">1330</th><td>	<i>/* Number of batches lost when active in GPU, for this context */</i></td></tr>
<tr><th id="1331">1331</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_reset_stats::batch_active" title='drm_i915_reset_stats::batch_active' data-ref="drm_i915_reset_stats::batch_active">batch_active</dfn>;</td></tr>
<tr><th id="1332">1332</th><td></td></tr>
<tr><th id="1333">1333</th><td>	<i>/* Number of batches lost pending for execution, for this context */</i></td></tr>
<tr><th id="1334">1334</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_reset_stats::batch_pending" title='drm_i915_reset_stats::batch_pending' data-ref="drm_i915_reset_stats::batch_pending">batch_pending</dfn>;</td></tr>
<tr><th id="1335">1335</th><td></td></tr>
<tr><th id="1336">1336</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_reset_stats::pad" title='drm_i915_reset_stats::pad' data-ref="drm_i915_reset_stats::pad">pad</dfn>;</td></tr>
<tr><th id="1337">1337</th><td>};</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_userptr" title='drm_i915_gem_userptr' data-ref="drm_i915_gem_userptr">drm_i915_gem_userptr</dfn> {</td></tr>
<tr><th id="1340">1340</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_userptr::user_ptr" title='drm_i915_gem_userptr::user_ptr' data-ref="drm_i915_gem_userptr::user_ptr">user_ptr</dfn>;</td></tr>
<tr><th id="1341">1341</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_userptr::user_size" title='drm_i915_gem_userptr::user_size' data-ref="drm_i915_gem_userptr::user_size">user_size</dfn>;</td></tr>
<tr><th id="1342">1342</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_userptr::flags" title='drm_i915_gem_userptr::flags' data-ref="drm_i915_gem_userptr::flags">flags</dfn>;</td></tr>
<tr><th id="1343">1343</th><td><u>#define <dfn class="macro" id="_M/I915_USERPTR_READ_ONLY" data-ref="_M/I915_USERPTR_READ_ONLY">I915_USERPTR_READ_ONLY</dfn> 0x1</u></td></tr>
<tr><th id="1344">1344</th><td><u>#define <dfn class="macro" id="_M/I915_USERPTR_UNSYNCHRONIZED" data-ref="_M/I915_USERPTR_UNSYNCHRONIZED">I915_USERPTR_UNSYNCHRONIZED</dfn> 0x80000000</u></td></tr>
<tr><th id="1345">1345</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1346">1346</th><td><i class="doc">	 * Returned handle for the object.</i></td></tr>
<tr><th id="1347">1347</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1348">1348</th><td><i class="doc">	 * Object handles are nonzero.</i></td></tr>
<tr><th id="1349">1349</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1350">1350</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_userptr::handle" title='drm_i915_gem_userptr::handle' data-ref="drm_i915_gem_userptr::handle">handle</dfn>;</td></tr>
<tr><th id="1351">1351</th><td>};</td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_context_param" title='drm_i915_gem_context_param' data-ref="drm_i915_gem_context_param">drm_i915_gem_context_param</dfn> {</td></tr>
<tr><th id="1354">1354</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_context_param::ctx_id" title='drm_i915_gem_context_param::ctx_id' data-ref="drm_i915_gem_context_param::ctx_id">ctx_id</dfn>;</td></tr>
<tr><th id="1355">1355</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_gem_context_param::size" title='drm_i915_gem_context_param::size' data-ref="drm_i915_gem_context_param::size">size</dfn>;</td></tr>
<tr><th id="1356">1356</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_context_param::param" title='drm_i915_gem_context_param::param' data-ref="drm_i915_gem_context_param::param">param</dfn>;</td></tr>
<tr><th id="1357">1357</th><td><u>#define <dfn class="macro" id="_M/I915_CONTEXT_PARAM_BAN_PERIOD" data-ref="_M/I915_CONTEXT_PARAM_BAN_PERIOD">I915_CONTEXT_PARAM_BAN_PERIOD</dfn>	0x1</u></td></tr>
<tr><th id="1358">1358</th><td><u>#define <dfn class="macro" id="_M/I915_CONTEXT_PARAM_NO_ZEROMAP" data-ref="_M/I915_CONTEXT_PARAM_NO_ZEROMAP">I915_CONTEXT_PARAM_NO_ZEROMAP</dfn>	0x2</u></td></tr>
<tr><th id="1359">1359</th><td><u>#define <dfn class="macro" id="_M/I915_CONTEXT_PARAM_GTT_SIZE" data-ref="_M/I915_CONTEXT_PARAM_GTT_SIZE">I915_CONTEXT_PARAM_GTT_SIZE</dfn>	0x3</u></td></tr>
<tr><th id="1360">1360</th><td><u>#define <dfn class="macro" id="_M/I915_CONTEXT_PARAM_NO_ERROR_CAPTURE" data-ref="_M/I915_CONTEXT_PARAM_NO_ERROR_CAPTURE">I915_CONTEXT_PARAM_NO_ERROR_CAPTURE</dfn>	0x4</u></td></tr>
<tr><th id="1361">1361</th><td><u>#define <dfn class="macro" id="_M/I915_CONTEXT_PARAM_BANNABLE" data-ref="_M/I915_CONTEXT_PARAM_BANNABLE">I915_CONTEXT_PARAM_BANNABLE</dfn>	0x5</u></td></tr>
<tr><th id="1362">1362</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_gem_context_param::value" title='drm_i915_gem_context_param::value' data-ref="drm_i915_gem_context_param::value">value</dfn>;</td></tr>
<tr><th id="1363">1363</th><td>};</td></tr>
<tr><th id="1364">1364</th><td></td></tr>
<tr><th id="1365">1365</th><td><b>enum</b> <dfn class="type def" id="drm_i915_oa_format" title='drm_i915_oa_format' data-ref="drm_i915_oa_format">drm_i915_oa_format</dfn> {</td></tr>
<tr><th id="1366">1366</th><td>	<dfn class="enum" id="I915_OA_FORMAT_A13" title='I915_OA_FORMAT_A13' data-ref="I915_OA_FORMAT_A13">I915_OA_FORMAT_A13</dfn> = <var>1</var>,	    <i>/* HSW only */</i></td></tr>
<tr><th id="1367">1367</th><td>	<dfn class="enum" id="I915_OA_FORMAT_A29" title='I915_OA_FORMAT_A29' data-ref="I915_OA_FORMAT_A29">I915_OA_FORMAT_A29</dfn>,	    <i>/* HSW only */</i></td></tr>
<tr><th id="1368">1368</th><td>	<dfn class="enum" id="I915_OA_FORMAT_A13_B8_C8" title='I915_OA_FORMAT_A13_B8_C8' data-ref="I915_OA_FORMAT_A13_B8_C8">I915_OA_FORMAT_A13_B8_C8</dfn>,   <i>/* HSW only */</i></td></tr>
<tr><th id="1369">1369</th><td>	<dfn class="enum" id="I915_OA_FORMAT_B4_C8" title='I915_OA_FORMAT_B4_C8' data-ref="I915_OA_FORMAT_B4_C8">I915_OA_FORMAT_B4_C8</dfn>,	    <i>/* HSW only */</i></td></tr>
<tr><th id="1370">1370</th><td>	<dfn class="enum" id="I915_OA_FORMAT_A45_B8_C8" title='I915_OA_FORMAT_A45_B8_C8' data-ref="I915_OA_FORMAT_A45_B8_C8">I915_OA_FORMAT_A45_B8_C8</dfn>,   <i>/* HSW only */</i></td></tr>
<tr><th id="1371">1371</th><td>	<dfn class="enum" id="I915_OA_FORMAT_B4_C8_A16" title='I915_OA_FORMAT_B4_C8_A16' data-ref="I915_OA_FORMAT_B4_C8_A16">I915_OA_FORMAT_B4_C8_A16</dfn>,   <i>/* HSW only */</i></td></tr>
<tr><th id="1372">1372</th><td>	<dfn class="enum" id="I915_OA_FORMAT_C4_B8" title='I915_OA_FORMAT_C4_B8' data-ref="I915_OA_FORMAT_C4_B8">I915_OA_FORMAT_C4_B8</dfn>,	    <i>/* HSW+ */</i></td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td>	<i>/* Gen8+ */</i></td></tr>
<tr><th id="1375">1375</th><td>	<dfn class="enum" id="I915_OA_FORMAT_A12" title='I915_OA_FORMAT_A12' data-ref="I915_OA_FORMAT_A12">I915_OA_FORMAT_A12</dfn>,</td></tr>
<tr><th id="1376">1376</th><td>	<dfn class="enum" id="I915_OA_FORMAT_A12_B8_C8" title='I915_OA_FORMAT_A12_B8_C8' data-ref="I915_OA_FORMAT_A12_B8_C8">I915_OA_FORMAT_A12_B8_C8</dfn>,</td></tr>
<tr><th id="1377">1377</th><td>	<dfn class="enum" id="I915_OA_FORMAT_A32u40_A4u32_B8_C8" title='I915_OA_FORMAT_A32u40_A4u32_B8_C8' data-ref="I915_OA_FORMAT_A32u40_A4u32_B8_C8">I915_OA_FORMAT_A32u40_A4u32_B8_C8</dfn>,</td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td>	<dfn class="enum" id="I915_OA_FORMAT_MAX" title='I915_OA_FORMAT_MAX' data-ref="I915_OA_FORMAT_MAX">I915_OA_FORMAT_MAX</dfn>	    <i>/* non-ABI */</i></td></tr>
<tr><th id="1380">1380</th><td>};</td></tr>
<tr><th id="1381">1381</th><td></td></tr>
<tr><th id="1382">1382</th><td><b>enum</b> <dfn class="type def" id="drm_i915_perf_property_id" title='drm_i915_perf_property_id' data-ref="drm_i915_perf_property_id">drm_i915_perf_property_id</dfn> {</td></tr>
<tr><th id="1383">1383</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1384">1384</th><td><i class="doc">	 * Open the stream for a specific context handle (as used with</i></td></tr>
<tr><th id="1385">1385</th><td><i class="doc">	 * execbuffer2). A stream opened for a specific context this way</i></td></tr>
<tr><th id="1386">1386</th><td><i class="doc">	 * won't typically require root privileges.</i></td></tr>
<tr><th id="1387">1387</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1388">1388</th><td>	<dfn class="enum" id="DRM_I915_PERF_PROP_CTX_HANDLE" title='DRM_I915_PERF_PROP_CTX_HANDLE' data-ref="DRM_I915_PERF_PROP_CTX_HANDLE">DRM_I915_PERF_PROP_CTX_HANDLE</dfn> = <var>1</var>,</td></tr>
<tr><th id="1389">1389</th><td></td></tr>
<tr><th id="1390">1390</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1391">1391</th><td><i class="doc">	 * A value of 1 requests the inclusion of raw OA unit reports as</i></td></tr>
<tr><th id="1392">1392</th><td><i class="doc">	 * part of stream samples.</i></td></tr>
<tr><th id="1393">1393</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1394">1394</th><td>	<dfn class="enum" id="DRM_I915_PERF_PROP_SAMPLE_OA" title='DRM_I915_PERF_PROP_SAMPLE_OA' data-ref="DRM_I915_PERF_PROP_SAMPLE_OA">DRM_I915_PERF_PROP_SAMPLE_OA</dfn>,</td></tr>
<tr><th id="1395">1395</th><td></td></tr>
<tr><th id="1396">1396</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1397">1397</th><td><i class="doc">	 * The value specifies which set of OA unit metrics should be</i></td></tr>
<tr><th id="1398">1398</th><td><i class="doc">	 * be configured, defining the contents of any OA unit reports.</i></td></tr>
<tr><th id="1399">1399</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1400">1400</th><td>	<dfn class="enum" id="DRM_I915_PERF_PROP_OA_METRICS_SET" title='DRM_I915_PERF_PROP_OA_METRICS_SET' data-ref="DRM_I915_PERF_PROP_OA_METRICS_SET">DRM_I915_PERF_PROP_OA_METRICS_SET</dfn>,</td></tr>
<tr><th id="1401">1401</th><td></td></tr>
<tr><th id="1402">1402</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1403">1403</th><td><i class="doc">	 * The value specifies the size and layout of OA unit reports.</i></td></tr>
<tr><th id="1404">1404</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1405">1405</th><td>	<dfn class="enum" id="DRM_I915_PERF_PROP_OA_FORMAT" title='DRM_I915_PERF_PROP_OA_FORMAT' data-ref="DRM_I915_PERF_PROP_OA_FORMAT">DRM_I915_PERF_PROP_OA_FORMAT</dfn>,</td></tr>
<tr><th id="1406">1406</th><td></td></tr>
<tr><th id="1407">1407</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1408">1408</th><td><i class="doc">	 * Specifying this property implicitly requests periodic OA unit</i></td></tr>
<tr><th id="1409">1409</th><td><i class="doc">	 * sampling and (at least on Haswell) the sampling frequency is derived</i></td></tr>
<tr><th id="1410">1410</th><td><i class="doc">	 * from this exponent as follows:</i></td></tr>
<tr><th id="1411">1411</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1412">1412</th><td><i class="doc">	 *   80ns * 2^(period_exponent + 1)</i></td></tr>
<tr><th id="1413">1413</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1414">1414</th><td>	<dfn class="enum" id="DRM_I915_PERF_PROP_OA_EXPONENT" title='DRM_I915_PERF_PROP_OA_EXPONENT' data-ref="DRM_I915_PERF_PROP_OA_EXPONENT">DRM_I915_PERF_PROP_OA_EXPONENT</dfn>,</td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td>	<dfn class="enum" id="DRM_I915_PERF_PROP_MAX" title='DRM_I915_PERF_PROP_MAX' data-ref="DRM_I915_PERF_PROP_MAX">DRM_I915_PERF_PROP_MAX</dfn> <i>/* non-ABI */</i></td></tr>
<tr><th id="1417">1417</th><td>};</td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td><b>struct</b> <dfn class="type def" id="drm_i915_perf_open_param" title='drm_i915_perf_open_param' data-ref="drm_i915_perf_open_param">drm_i915_perf_open_param</dfn> {</td></tr>
<tr><th id="1420">1420</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_perf_open_param::flags" title='drm_i915_perf_open_param::flags' data-ref="drm_i915_perf_open_param::flags">flags</dfn>;</td></tr>
<tr><th id="1421">1421</th><td><u>#define <dfn class="macro" id="_M/I915_PERF_FLAG_FD_CLOEXEC" data-ref="_M/I915_PERF_FLAG_FD_CLOEXEC">I915_PERF_FLAG_FD_CLOEXEC</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="1422">1422</th><td><u>#define <dfn class="macro" id="_M/I915_PERF_FLAG_FD_NONBLOCK" data-ref="_M/I915_PERF_FLAG_FD_NONBLOCK">I915_PERF_FLAG_FD_NONBLOCK</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="1423">1423</th><td><u>#define <dfn class="macro" id="_M/I915_PERF_FLAG_DISABLED" data-ref="_M/I915_PERF_FLAG_DISABLED">I915_PERF_FLAG_DISABLED</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td>	<i class="doc">/** The number of u64 (id, value) pairs */</i></td></tr>
<tr><th id="1426">1426</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_perf_open_param::num_properties" title='drm_i915_perf_open_param::num_properties' data-ref="drm_i915_perf_open_param::num_properties">num_properties</dfn>;</td></tr>
<tr><th id="1427">1427</th><td></td></tr>
<tr><th id="1428">1428</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1429">1429</th><td><i class="doc">	 * Pointer to array of u64 (id, value) pairs configuring the stream</i></td></tr>
<tr><th id="1430">1430</th><td><i class="doc">	 * to open.</i></td></tr>
<tr><th id="1431">1431</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1432">1432</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_i915_perf_open_param::properties_ptr" title='drm_i915_perf_open_param::properties_ptr' data-ref="drm_i915_perf_open_param::properties_ptr">properties_ptr</dfn>;</td></tr>
<tr><th id="1433">1433</th><td>};</td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1436">1436</th><td><i class="doc"> * Enable data capture for a stream that was either opened in a disabled state</i></td></tr>
<tr><th id="1437">1437</th><td><i class="doc"> * via I915_PERF_FLAG_DISABLED or was later disabled via</i></td></tr>
<tr><th id="1438">1438</th><td><i class="doc"> * I915_PERF_IOCTL_DISABLE.</i></td></tr>
<tr><th id="1439">1439</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1440">1440</th><td><i class="doc"> * It is intended to be cheaper to disable and enable a stream than it may be</i></td></tr>
<tr><th id="1441">1441</th><td><i class="doc"> * to close and re-open a stream with the same configuration.</i></td></tr>
<tr><th id="1442">1442</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1443">1443</th><td><i class="doc"> * It's undefined whether any pending data for the stream will be lost.</i></td></tr>
<tr><th id="1444">1444</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1445">1445</th><td><u>#define <dfn class="macro" id="_M/I915_PERF_IOCTL_ENABLE" data-ref="_M/I915_PERF_IOCTL_ENABLE">I915_PERF_IOCTL_ENABLE</dfn>	_IO('i', 0x0)</u></td></tr>
<tr><th id="1446">1446</th><td></td></tr>
<tr><th id="1447">1447</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1448">1448</th><td><i class="doc"> * Disable data capture for a stream.</i></td></tr>
<tr><th id="1449">1449</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1450">1450</th><td><i class="doc"> * It is an error to try and read a stream that is disabled.</i></td></tr>
<tr><th id="1451">1451</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1452">1452</th><td><u>#define <dfn class="macro" id="_M/I915_PERF_IOCTL_DISABLE" data-ref="_M/I915_PERF_IOCTL_DISABLE">I915_PERF_IOCTL_DISABLE</dfn>	_IO('i', 0x1)</u></td></tr>
<tr><th id="1453">1453</th><td></td></tr>
<tr><th id="1454">1454</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1455">1455</th><td><i class="doc"> * Common to all i915 perf records</i></td></tr>
<tr><th id="1456">1456</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1457">1457</th><td><b>struct</b> <dfn class="type def" id="drm_i915_perf_record_header" title='drm_i915_perf_record_header' data-ref="drm_i915_perf_record_header">drm_i915_perf_record_header</dfn> {</td></tr>
<tr><th id="1458">1458</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_perf_record_header::type" title='drm_i915_perf_record_header::type' data-ref="drm_i915_perf_record_header::type">type</dfn>;</td></tr>
<tr><th id="1459">1459</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u16" title='__u16' data-type='unsigned short' data-ref="__u16">__u16</a> <dfn class="decl field" id="drm_i915_perf_record_header::pad" title='drm_i915_perf_record_header::pad' data-ref="drm_i915_perf_record_header::pad">pad</dfn>;</td></tr>
<tr><th id="1460">1460</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u16" title='__u16' data-type='unsigned short' data-ref="__u16">__u16</a> <dfn class="decl field" id="drm_i915_perf_record_header::size" title='drm_i915_perf_record_header::size' data-ref="drm_i915_perf_record_header::size">size</dfn>;</td></tr>
<tr><th id="1461">1461</th><td>};</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td><b>enum</b> <dfn class="type def" id="drm_i915_perf_record_type" title='drm_i915_perf_record_type' data-ref="drm_i915_perf_record_type">drm_i915_perf_record_type</dfn> {</td></tr>
<tr><th id="1464">1464</th><td></td></tr>
<tr><th id="1465">1465</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1466">1466</th><td><i class="doc">	 * Samples are the work horse record type whose contents are extensible</i></td></tr>
<tr><th id="1467">1467</th><td><i class="doc">	 * and defined when opening an i915 perf stream based on the given</i></td></tr>
<tr><th id="1468">1468</th><td><i class="doc">	 * properties.</i></td></tr>
<tr><th id="1469">1469</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1470">1470</th><td><i class="doc">	 * Boolean properties following the naming convention</i></td></tr>
<tr><th id="1471">1471</th><td><i class="doc">	 * DRM_I915_PERF_SAMPLE_xyz_PROP request the inclusion of 'xyz' data in</i></td></tr>
<tr><th id="1472">1472</th><td><i class="doc">	 * every sample.</i></td></tr>
<tr><th id="1473">1473</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1474">1474</th><td><i class="doc">	 * The order of these sample properties given by userspace has no</i></td></tr>
<tr><th id="1475">1475</th><td><i class="doc">	 * affect on the ordering of data within a sample. The order is</i></td></tr>
<tr><th id="1476">1476</th><td><i class="doc">	 * documented here.</i></td></tr>
<tr><th id="1477">1477</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1478">1478</th><td><i class="doc">	 * struct {</i></td></tr>
<tr><th id="1479">1479</th><td><i class="doc">	 *     struct drm_i915_perf_record_header header;</i></td></tr>
<tr><th id="1480">1480</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1481">1481</th><td><i class="doc">	 *     { u32 oa_report[]; } &amp;&amp; DRM_I915_PERF_PROP_SAMPLE_OA</i></td></tr>
<tr><th id="1482">1482</th><td><i class="doc">	 * };</i></td></tr>
<tr><th id="1483">1483</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1484">1484</th><td>	<dfn class="enum" id="DRM_I915_PERF_RECORD_SAMPLE" title='DRM_I915_PERF_RECORD_SAMPLE' data-ref="DRM_I915_PERF_RECORD_SAMPLE">DRM_I915_PERF_RECORD_SAMPLE</dfn> = <var>1</var>,</td></tr>
<tr><th id="1485">1485</th><td></td></tr>
<tr><th id="1486">1486</th><td>	<i>/*</i></td></tr>
<tr><th id="1487">1487</th><td><i>	 * Indicates that one or more OA reports were not written by the</i></td></tr>
<tr><th id="1488">1488</th><td><i>	 * hardware. This can happen for example if an MI_REPORT_PERF_COUNT</i></td></tr>
<tr><th id="1489">1489</th><td><i>	 * command collides with periodic sampling - which would be more likely</i></td></tr>
<tr><th id="1490">1490</th><td><i>	 * at higher sampling frequencies.</i></td></tr>
<tr><th id="1491">1491</th><td><i>	 */</i></td></tr>
<tr><th id="1492">1492</th><td>	<dfn class="enum" id="DRM_I915_PERF_RECORD_OA_REPORT_LOST" title='DRM_I915_PERF_RECORD_OA_REPORT_LOST' data-ref="DRM_I915_PERF_RECORD_OA_REPORT_LOST">DRM_I915_PERF_RECORD_OA_REPORT_LOST</dfn> = <var>2</var>,</td></tr>
<tr><th id="1493">1493</th><td></td></tr>
<tr><th id="1494">1494</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1495">1495</th><td><i class="doc">	 * An error occurred that resulted in all pending OA reports being lost.</i></td></tr>
<tr><th id="1496">1496</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1497">1497</th><td>	<dfn class="enum" id="DRM_I915_PERF_RECORD_OA_BUFFER_LOST" title='DRM_I915_PERF_RECORD_OA_BUFFER_LOST' data-ref="DRM_I915_PERF_RECORD_OA_BUFFER_LOST">DRM_I915_PERF_RECORD_OA_BUFFER_LOST</dfn> = <var>3</var>,</td></tr>
<tr><th id="1498">1498</th><td></td></tr>
<tr><th id="1499">1499</th><td>	<dfn class="enum" id="DRM_I915_PERF_RECORD_MAX" title='DRM_I915_PERF_RECORD_MAX' data-ref="DRM_I915_PERF_RECORD_MAX">DRM_I915_PERF_RECORD_MAX</dfn> <i>/* non-ABI */</i></td></tr>
<tr><th id="1500">1500</th><td>};</td></tr>
<tr><th id="1501">1501</th><td></td></tr>
<tr><th id="1502">1502</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1503">1503</th><td><i class="doc"> * Structure to upload perf dynamic configuration into the kernel.</i></td></tr>
<tr><th id="1504">1504</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1505">1505</th><td><b>struct</b> <dfn class="type def" id="drm_i915_perf_oa_config" title='drm_i915_perf_oa_config' data-ref="drm_i915_perf_oa_config">drm_i915_perf_oa_config</dfn> {</td></tr>
<tr><th id="1506">1506</th><td>	<i class="doc">/** String formatted like "%08x-%04x-%04x-%04x-%012x" */</i></td></tr>
<tr><th id="1507">1507</th><td>	<em>char</em> <dfn class="decl field" id="drm_i915_perf_oa_config::uuid" title='drm_i915_perf_oa_config::uuid' data-ref="drm_i915_perf_oa_config::uuid">uuid</dfn>[<var>36</var>];</td></tr>
<tr><th id="1508">1508</th><td></td></tr>
<tr><th id="1509">1509</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_perf_oa_config::n_mux_regs" title='drm_i915_perf_oa_config::n_mux_regs' data-ref="drm_i915_perf_oa_config::n_mux_regs">n_mux_regs</dfn>;</td></tr>
<tr><th id="1510">1510</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_perf_oa_config::n_boolean_regs" title='drm_i915_perf_oa_config::n_boolean_regs' data-ref="drm_i915_perf_oa_config::n_boolean_regs">n_boolean_regs</dfn>;</td></tr>
<tr><th id="1511">1511</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_i915_perf_oa_config::n_flex_regs" title='drm_i915_perf_oa_config::n_flex_regs' data-ref="drm_i915_perf_oa_config::n_flex_regs">n_flex_regs</dfn>;</td></tr>
<tr><th id="1512">1512</th><td></td></tr>
<tr><th id="1513">1513</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> <dfn class="decl field" id="drm_i915_perf_oa_config::mux_regs_ptr" title='drm_i915_perf_oa_config::mux_regs_ptr' data-ref="drm_i915_perf_oa_config::mux_regs_ptr">mux_regs_ptr</dfn>;</td></tr>
<tr><th id="1514">1514</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> <dfn class="decl field" id="drm_i915_perf_oa_config::boolean_regs_ptr" title='drm_i915_perf_oa_config::boolean_regs_ptr' data-ref="drm_i915_perf_oa_config::boolean_regs_ptr">boolean_regs_ptr</dfn>;</td></tr>
<tr><th id="1515">1515</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <a class="macro" href="../../linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> <dfn class="decl field" id="drm_i915_perf_oa_config::flex_regs_ptr" title='drm_i915_perf_oa_config::flex_regs_ptr' data-ref="drm_i915_perf_oa_config::flex_regs_ptr">flex_regs_ptr</dfn>;</td></tr>
<tr><th id="1516">1516</th><td>};</td></tr>
<tr><th id="1517">1517</th><td></td></tr>
<tr><th id="1518">1518</th><td><u>#<span data-ppcond="1518">if</span> defined(<span class="macro" data-ref="_M/__cplusplus">__cplusplus</span>)</u></td></tr>
<tr><th id="1519">1519</th><td>}</td></tr>
<tr><th id="1520">1520</th><td><u>#<span data-ppcond="1518">endif</span></u></td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td><u>#<span data-ppcond="27">endif</span> /* _UAPI_I915_DRM_H_ */</u></td></tr>
<tr><th id="1523">1523</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../arch/x86/kernel/early-quirks.c.html'>linux-4.14.y/arch/x86/kernel/early-quirks.c</a><br/>Generated on <em>2018-Aug-03</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
