HelpInfo,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||sp.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/56||spi_master.v(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/30
Implementation;Synthesis||CG1340||@W:Index into variable data could be out of range ; a simulation mismatch is possible.||sp.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/57||spi_master.v(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/22
Implementation;Synthesis||CL169||@W:Pruning unused register state_miso[2:0]. Make sure that there are no unused intermediate registers.||sp.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/59||spi_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/75
Implementation;Synthesis||CL169||@W:Pruning unused register miso_counter[3:0]. Make sure that there are no unused intermediate registers.||sp.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/60||spi_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/75
Implementation;Synthesis||CL169||@W:Pruning unused register received_data[7:0]. Make sure that there are no unused intermediate registers.||sp.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/61||spi_master.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/75
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_mosi.||sp.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/69||spi_master.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/48
Implementation;Synthesis||CL189||@N: Register bit state_mosi[0] is always 0.||sp.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/70||spi_master.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/48
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of state_mosi[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sp.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/71||spi_master.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/48
Implementation;Synthesis||CL257||@W:Register bit 0 always 0, optimizing ...||sp.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/72||spi_master.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/48
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of state_mosi[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sp.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/73||spi_master.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/48
Implementation;Synthesis||CL257||@W:Register bit 0 always 0, optimizing ...||sp.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/74||spi_master.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/48
Implementation;Synthesis||CL169||@W:Pruning unused register state_mosi[2]. Make sure that there are no unused intermediate registers.||sp.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/75||spi_master.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/48
Implementation;Synthesis||CL159||@N: Input miso is unused.||sp.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/76||spi_master.v(2);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/2
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spi_master_0.mosi_out is being ignored due to limitations in architecture. ||sp.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/206||spi_master.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spi_master_0.spi_clk is being ignored due to limitations in architecture. ||sp.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/207||spi_master.v(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/38
Implementation;Synthesis||MO129||@W:Sequential instance spi_master_0.mosi_out is reduced to a combinational gate by constant propagation.||sp.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/214||spi_master.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/48
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=69 on top level netlist sp ||sp.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/221||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock sp|clock_in which controls 1 sequential elements including spi_master_0.spi_clk. This clock has no specified timing constraint which may adversely impact design performance. ||sp.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/251||spi_master.v(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock spi_master|spi_clk_inferred_clock which controls 4 sequential elements including spi_master_0.mosi_counter[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||sp.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/252||spi_master.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/48
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||sp.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/254||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance spi_master_0.mosi_counter[3:0] (in view: work.sp(verilog)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.||sp.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/315||spi_master.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.v'/linenumber/48
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||sp.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/378||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||sp.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/379||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock sp|clock_in with period 10.00ns. Please declare a user-defined clock on port clock_in.||sp.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/389||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock spi_master|spi_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on net spi_master_0.sclk_c.||sp.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sp.srr'/linenumber/390||null;null
