
---------- Begin Simulation Statistics ----------
simSeconds                                   0.241131                       # Number of seconds simulated (Second)
simTicks                                 241130895311                       # Number of ticks simulated (Tick)
finalTick                                241130895311                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    281.19                       # Real time elapsed on the host (Second)
hostTickRate                                857539459                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     857736                       # Number of bytes of host memory used (Byte)
simInsts                                    340332414                       # Number of instructions simulated (Count)
simOps                                      671053533                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1210331                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2386482                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                        770386606                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.263621                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.441770                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts            340333690                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              671054866                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.263621                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.441770                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              60137                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         671013322                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        104059342                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        56747339                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         2397      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    510203826     76.03%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         2470      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3673      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        14047      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           16      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         5646      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          328      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         4614      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         2304      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt         5760      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv         1152      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult         1536      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    104042827     15.50%     91.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     56739589      8.46%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        16515      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         7750      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    671054866                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     75667688                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     56775822                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     18891866                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     42588864                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     33078824                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall     14170821                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn     14170817                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      159562432                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         159562432                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     159562432                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        159562432                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        62297                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           62297                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        62297                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          62297                       # number of overall misses (Count)
system.cpu.dcache.demandAccesses::cpu.data    159624729                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     159624729                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    159624729                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    159624729                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000390                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000390                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000390                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000390                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        57439                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             57439                       # number of writebacks (Count)
system.cpu.dcache.replacements                  61787                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    104053863                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       104053863                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         5267                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          5267                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data    104059130                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    104059130                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000051                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000051                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.WriteReq.hits::cpu.data     55508569                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       55508569                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        57030                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        57030                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data     55565599                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     55565599                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001026                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001026                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.968515                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            159625035                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              62299                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            2562.240726                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                 939                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.968515                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999939                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999939                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          133                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          272                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           91                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          319312369                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         319312369                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns     28341638                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.003195                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 770386605.996805                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      160806681                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses        60137                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads          51794                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         47049                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    671013322                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     793305244                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    496168193                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         160806681                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    321566383                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts             340333690                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               671054866                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.441770                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           75667688                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.098220                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      439663261                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         439663261                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     439663261                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        439663261                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2153                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2153                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2153                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2153                       # number of overall misses (Count)
system.cpu.icache.demandAccesses::cpu.inst    439665414                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     439665414                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    439665414                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    439665414                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1643                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1643                       # number of writebacks (Count)
system.cpu.icache.replacements                   1643                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    439663261                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       439663261                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2153                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2153                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst    439665414                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    439665414                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           508.923399                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            439665414                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2153                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           204210.596377                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   508.923399                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.993991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.993991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          172                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           84                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          246                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          879332981                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         879332981                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses               104059353                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                56747351                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       398                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2382                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               439665487                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       358                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    82                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    282                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   1694                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      1976                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   282                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  1694                       # number of overall hits (Count)
system.l2.overallHits::total                     1976                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1871                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                60605                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   62476                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1871                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               60605                       # number of overall misses (Count)
system.l2.overallMisses::total                  62476                       # number of overall misses (Count)
system.l2.demandAccesses::cpu.inst               2153                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              62299                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 64452                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2153                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             62299                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                64452                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.869020                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.972809                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.969342                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.869020                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.972809                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.969342                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                25073                       # number of writebacks (Count)
system.l2.writebacks::total                     25073                       # number of writebacks (Count)
system.l2.replacements                          29976                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             282                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                282                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1871                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1871                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu.inst         2153                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2153                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.869020                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.869020                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data                128                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   128                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            56904                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               56904                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu.data          57032                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             57032                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.997756                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.997756                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu.data           1566                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1566                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3701                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3701                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu.data         5267                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          5267                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.702677                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.702677                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         1643                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1643                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1643                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1643                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        57439                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            57439                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        57439                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        57439                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 27896.867793                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       127882                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      62744                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.038155                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.085981                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       621.358438                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     27275.423374                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.018962                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.832380                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.851345                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  387                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   33                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  696                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                31652                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1085800                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1085800                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           119744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          3878720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             3998464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       119744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          119744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks      1604672                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::cpu.data       1180418                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total          2785090                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              1871                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             60605                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                62476                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks          25073                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu.data          1180418                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total             1205491                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst              496593                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data            16085537                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total               16582131                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst          496593                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total             496593                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks          6654776                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu.data            4895341                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              11550117                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks          6654776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst             496593                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data           20980878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total              28132247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                5572                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             1180418                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            1180418                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         25073                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              4383                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              56904                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             56904                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5572                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2515244                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      2515244                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2515244                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      6783554                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      6783554                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6783554                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1242894                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1242894    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1242894                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests          91932                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        29456                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               7420                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq            1180418                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp           1180418                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        57439                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1643                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4348                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             57032                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            57032                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2153                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          5267                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5949                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2547221                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2553170                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       242944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8843650                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 9086594                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           29976                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1604672                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1274846                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000408                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.020192                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1274326     99.96%     99.96% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     520      0.04%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1274846                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 241130895311                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests        127882                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        63430                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             520                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          520                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
