/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [4:0] _04_;
  wire [4:0] _05_;
  wire [5:0] _06_;
  reg [4:0] _07_;
  reg [13:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [21:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_40z;
  wire [15:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [20:0] celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = celloutsig_0_0z ? _00_ : celloutsig_0_27z;
  assign celloutsig_0_29z = ~(celloutsig_0_20z & celloutsig_0_0z);
  assign celloutsig_0_4z = ~(in_data[11] & _01_);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[9] & celloutsig_1_0z[5]);
  assign celloutsig_1_19z = ~(celloutsig_1_16z & celloutsig_1_7z[2]);
  assign celloutsig_0_11z = ~(celloutsig_0_6z & celloutsig_0_5z);
  assign celloutsig_0_14z = ~(celloutsig_0_0z & celloutsig_0_8z);
  assign celloutsig_0_38z = !(celloutsig_0_25z[7] ? celloutsig_0_4z : celloutsig_0_25z[5]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[0] | celloutsig_1_1z);
  assign celloutsig_0_6z = ~((celloutsig_0_4z | celloutsig_0_0z) & (celloutsig_0_5z | celloutsig_0_0z));
  assign celloutsig_0_8z = ~((_02_ | celloutsig_0_5z) & (in_data[57] | _02_));
  assign celloutsig_0_26z = ~((celloutsig_0_0z | celloutsig_0_6z) & (celloutsig_0_23z[1] | celloutsig_0_14z));
  reg [4:0] _21_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 5'h00;
    else _21_ <= { celloutsig_0_0z, _04_[3:2], _02_, celloutsig_0_0z };
  assign { _05_[4:2], _01_, _00_ } = _21_;
  reg [2:0] _22_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _22_ <= 3'h0;
    else _22_ <= in_data[54:52];
  assign { _04_[3:2], _02_ } = _22_;
  reg [5:0] _23_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _23_ <= 6'h00;
    else _23_ <= { celloutsig_0_5z, _05_[4:2], _01_, _00_ };
  assign { _06_[5:2], _03_, _06_[0] } = _23_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 5'h00;
    else _07_ <= { in_data[6:3], celloutsig_0_4z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 14'h0000;
    else _08_ <= { _07_[4:2], _07_, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_48z = { _08_[12:0], celloutsig_0_37z, celloutsig_0_23z, _07_, _04_[3:2], _02_, celloutsig_0_42z[2:1], celloutsig_0_20z } && { in_data[81:75], celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_1_16z = in_data[189:181] && 1'h1;
  assign celloutsig_1_18z = { celloutsig_1_0z[7:1], celloutsig_1_0z, celloutsig_1_2z } && { in_data[174:161], celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z } || { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z } || { in_data[56], _05_[4:2], _01_, _00_ };
  assign celloutsig_0_27z = celloutsig_0_9z & ~(_04_[2]);
  assign celloutsig_0_50z = { celloutsig_0_41z[11:7], celloutsig_0_24z, celloutsig_0_48z, celloutsig_0_45z, celloutsig_0_5z, celloutsig_0_26z, _04_[3:2], _02_ } % { 1'h1, in_data[55:36] };
  assign celloutsig_0_42z[2:1] = celloutsig_0_14z ? in_data[72:71] : celloutsig_0_32z[6:5];
  assign celloutsig_0_19z = { in_data[15:7], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_11z } != { celloutsig_0_15z[8:3], _06_[5:2], _03_, _06_[0], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_22z = ~ _07_[4:1];
  assign celloutsig_0_0z = & in_data[64:62];
  assign celloutsig_0_37z = & { celloutsig_0_21z, celloutsig_0_18z[2] };
  assign celloutsig_0_40z = celloutsig_0_0z & celloutsig_0_38z;
  assign celloutsig_0_49z = celloutsig_0_22z[3] & celloutsig_0_4z;
  assign celloutsig_0_5z = celloutsig_0_0z & celloutsig_0_4z;
  assign celloutsig_0_20z = | { _07_[1:0], _02_, celloutsig_0_4z, _04_[3:2] };
  assign celloutsig_1_7z = in_data[158:155] >> { in_data[187:186], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_18z = in_data[67:65] >> _07_[4:2];
  assign celloutsig_0_21z = { in_data[56:53], celloutsig_0_12z } >> celloutsig_0_15z[8:4];
  assign celloutsig_0_45z = { celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_30z } >>> { celloutsig_0_32z[9:7], celloutsig_0_12z, celloutsig_0_29z };
  assign celloutsig_1_2z = { in_data[188:183], celloutsig_1_1z } >>> { in_data[160:155], celloutsig_1_1z };
  assign celloutsig_0_15z = in_data[48:32] >>> { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z, _06_[5:2], _03_, _06_[0], _06_[5:2], _03_, _06_[0], celloutsig_0_0z };
  assign celloutsig_0_23z = in_data[17:15] >>> { celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_0_24z = { celloutsig_0_22z[2], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z } >>> celloutsig_0_21z;
  assign celloutsig_1_0z = in_data[136:126] - in_data[162:152];
  assign celloutsig_0_25z = { celloutsig_0_4z, celloutsig_0_9z, _08_, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_19z } ~^ { _04_[2], _02_, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_22z };
  assign celloutsig_0_32z = { celloutsig_0_24z[3:1], celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_6z } ^ _08_[11:1];
  assign celloutsig_0_41z = { in_data[26:17], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_40z, celloutsig_0_23z } ^ { in_data[59:49], celloutsig_0_24z };
  assign { _04_[4], _04_[1:0] } = { celloutsig_0_0z, _02_, celloutsig_0_0z };
  assign _05_[1:0] = { _01_, _00_ };
  assign _06_[1] = _03_;
  assign celloutsig_0_42z[0] = celloutsig_0_20z;
  assign { out_data[128], out_data[96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
