git clone --depth 1 --no-tags https://github.com/dawsonjon/FPGA-TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73007478
git clone --depth 1 --no-tags https://github.com/ZipCPU/wbscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68853966
git clone --depth 1 --no-tags https://github.com/alexforencich/xfcp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72684284
git clone --depth 1 --no-tags https://github.com/pengyuzhang/HitchHike.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73751597
git clone --depth 1 --no-tags https://github.com/ZipCPU/s6soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69270434
git clone --depth 1 --no-tags https://github.com/DexWen/LMS-Adaptive-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71541400
git clone --depth 1 --no-tags https://github.com/FPGAwars/workshops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71640655
git clone --depth 1 --no-tags https://github.com/scale-lab/DRUM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71850197
git clone --depth 1 --no-tags https://github.com/kehribar/verilog-osx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68228459
git clone --depth 1 --no-tags https://github.com/ef-end-y/RiverRaidFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71294817
git clone --depth 1 --no-tags https://github.com/cvonk/FPGA_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71076937
git clone --depth 1 --no-tags https://github.com/ZipCPU/wbfmtx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68858642
git clone --depth 1 --no-tags https://github.com/ZipCPU/rtcclock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68867379
git clone --depth 1 --no-tags https://github.com/ZipCPU/xulalx25soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69271612
git clone --depth 1 --no-tags https://github.com/ZipCPU/wbpwmaudio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68859074
git clone --depth 1 --no-tags https://github.com/brunaanog/Object-Tracking-and-Detection-on-FPGA-Board-Cyclone-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69862777
git clone --depth 1 --no-tags https://github.com/gupta-utkarsh/alu-8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72057297
git clone --depth 1 --no-tags https://github.com/irwinz321/fpga_nes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69712870
git clone --depth 1 --no-tags https://github.com/DiabloBlood/single-cycle-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68411990
git clone --depth 1 --no-tags https://github.com/onchipuis/mriscv_vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67840813
git clone --depth 1 --no-tags https://github.com/jok40/dst40.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71154834
git clone --depth 1 --no-tags https://github.com/valptek/v586.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69901252
git clone --depth 1 --no-tags https://github.com/inkcenter/JPEG2000_serial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70409710
git clone --depth 1 --no-tags https://github.com/laplaceyc/VLSI_Design-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71427304
git clone --depth 1 --no-tags https://github.com/masc-ucsc/cmpe220fall16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69027399
git clone --depth 1 --no-tags https://github.com/TMNTmaker/OV7670__ST7735-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71676023
git clone --depth 1 --no-tags https://github.com/mesarcik/MANDELBROT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73914326
git clone --depth 1 --no-tags https://github.com/RISCV-on-Microsemi-FPGA/M2S025-Creative-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67878152
git clone --depth 1 --no-tags https://github.com/msyksphinz-self/fpga_designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68126962
git clone --depth 1 --no-tags https://github.com/ZipCPU/wbicapetwo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68854747
git clone --depth 1 --no-tags https://github.com/rakeshgehalot/MAC_in_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71529453
git clone --depth 1 --no-tags https://github.com/fusesoc/wb_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68143647
git clone --depth 1 --no-tags https://github.com/jjviton/CursoLogica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71290800
git clone --depth 1 --no-tags https://github.com/mitchgu/Nexys4FFTDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70142306
git clone --depth 1 --no-tags https://github.com/ssrb/minimig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69083235
git clone --depth 1 --no-tags https://github.com/IzyaSoft/EasyHDLLib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70407601
git clone --depth 1 --no-tags https://github.com/Elicon-IL/EDA-Tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68890112
git clone --depth 1 --no-tags https://github.com/hgrosz/vscale_dom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70879932
git clone --depth 1 --no-tags https://github.com/DexWen/OFDM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70887445
git clone --depth 1 --no-tags https://github.com/24-hours/sdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69724172
git clone --depth 1 --no-tags https://github.com/GSejas/Dise-o-ASIC-FPGA-FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70310774
git clone --depth 1 --no-tags https://github.com/CatherineH/de0-nano-raspi-communication-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73008270
git clone --depth 1 --no-tags https://github.com/15757170756/Electronic-Design-Competition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72537771
git clone --depth 1 --no-tags https://github.com/RohitBhatta/Verilog-PPC-Basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67970958
git clone --depth 1 --no-tags https://github.com/neel112358/Linear-Algebra-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70237670
git clone --depth 1 --no-tags https://github.com/charmichokshi/verilog_code_inverse_matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70239487
git clone --depth 1 --no-tags https://github.com/laplaceyc/Hardware-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71752903
git clone --depth 1 --no-tags https://github.com/sinkswim/DLX-Pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71885609
git clone --depth 1 --no-tags https://github.com/jackbradach/sstv_coverage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72029437
git clone --depth 1 --no-tags https://github.com/manojngb/CNN_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73586244
git clone --depth 1 --no-tags https://github.com/darwintr/Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73769198
git clone --depth 1 --no-tags https://github.com/robotmlg/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70362439
git clone --depth 1 --no-tags https://github.com/descampsa/open-avr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69764883
git clone --depth 1 --no-tags https://github.com/resolutedreamer/verilogADCcorrection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73535457
git clone --depth 1 --no-tags https://github.com/comododragon/ahbl2avlmm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68943309
git clone --depth 1 --no-tags https://github.com/KuanYuChang/STAR-FORCE-FPGA-Single-Player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69739043
git clone --depth 1 --no-tags https://github.com/firephyz/LispMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70858339
git clone --depth 1 --no-tags https://github.com/AndyTertzakian/FPGA-RC4-Cracker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72401131
git clone --depth 1 --no-tags https://github.com/abit2/Computer-Organisation-Architecture-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72042033
git clone --depth 1 --no-tags https://github.com/Paraoia/CS-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74047622
git clone --depth 1 --no-tags https://github.com/shreyaanagpal/EE577b-DDR3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70950223
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8Servo_vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72241823
git clone --depth 1 --no-tags https://github.com/tudoma/FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73066088
git clone --depth 1 --no-tags https://github.com/DbCrWk/ece350-testbenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72384469
git clone --depth 1 --no-tags https://github.com/LouiseSiah/ADC_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73108970
git clone --depth 1 --no-tags https://github.com/PACO-CPU/rocket-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69465196
git clone --depth 1 --no-tags https://github.com/raash1d/bcd-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69759072
git clone --depth 1 --no-tags https://github.com/ISKU/Digital-Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70800171
git clone --depth 1 --no-tags https://github.com/baochuquan/simple-carbon-nanotube-computer-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70916856
git clone --depth 1 --no-tags https://github.com/shawn-msft/zynqRelated.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71458801
git clone --depth 1 --no-tags https://github.com/AnthonyVDeCaria/ECE496-FPGA_BlueTooth_App.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68470835
git clone --depth 1 --no-tags https://github.com/DexWen/Interleaver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71234569
git clone --depth 1 --no-tags https://github.com/G4GUO/CQTVVerilogDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69783523
git clone --depth 1 --no-tags https://github.com/G4GUO/DATVExpressRaw16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69786103
git clone --depth 1 --no-tags https://github.com/jackzhang1992/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71971923
git clone --depth 1 --no-tags https://github.com/tsxxjq/VLIWFPProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68615622
git clone --depth 1 --no-tags https://github.com/kiwih/brainfuck-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69208608
git clone --depth 1 --no-tags https://github.com/CarlRaymond/ice40.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70201904
git clone --depth 1 --no-tags https://github.com/conorpp/altera-openadc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73507796
git clone --depth 1 --no-tags https://github.com/clkwrkunvrs/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73579858
git clone --depth 1 --no-tags https://github.com/jprltsnz/sd-host.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72313533
git clone --depth 1 --no-tags https://github.com/secworks/bigmath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73788002
git clone --depth 1 --no-tags https://github.com/yanagiragi/MIPS-CPU-Pipeline-5-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/69019298
git clone --depth 1 --no-tags https://github.com/fusesoc/wb_common.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68084050
git clone --depth 1 --no-tags https://github.com/rakeshgehalot/AddMul_in_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71529752
git clone --depth 1 --no-tags https://github.com/benjnkns/PhotonCounting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70529267
git clone --depth 1 --no-tags https://github.com/ogvalt/melexis_internship_usart_design_and_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71464162
git clone --depth 1 --no-tags https://github.com/fusesoc/vlog_tb_utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68045685
git clone --depth 1 --no-tags https://github.com/EdieS/IRIGB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68311202
git clone --depth 1 --no-tags https://github.com/KevinTheGuo/Vegetable-Viking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73443092
git clone --depth 1 --no-tags https://github.com/fu908301/VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70462197
git clone --depth 1 --no-tags https://github.com/yimingf/ve370.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71272987
git clone --depth 1 --no-tags https://github.com/fire-sand/RSA-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/70548835
git clone --depth 1 --no-tags https://github.com/set-soft/apio-debian.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/71807718
git clone --depth 1 --no-tags https://github.com/bt8023cpt/ep2c8q208c8n.vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73671379
git clone --depth 1 --no-tags https://github.com/sparida/ECE-337-Edge-Detection-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73313308
git clone --depth 1 --no-tags https://github.com/Chun-Feng/Block_RAM_Module_FPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68467628
git clone --depth 1 --no-tags https://github.com/sxr4316/2.0.SingleResourceMCAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/68629819
git clone --depth 1 --no-tags https://github.com/bhagyasr/MD5-Cracker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/72874634
git clone --depth 1 --no-tags https://github.com/bt8023cpt/ep2c8q208c8n.electronic-watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/73671243
