\hypertarget{stm32f1xx__hal__adc_8h}{}\section{Inc/stm32f1xx\+\_\+hal\+\_\+adc.h File Reference}
\label{stm32f1xx__hal__adc_8h}\index{Inc/stm32f1xx\+\_\+hal\+\_\+adc.\+h@{Inc/stm32f1xx\+\_\+hal\+\_\+adc.\+h}}


Header file containing functions prototypes of A\+DC H\+AL library.  


{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h\char`\"{}}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_a_d_c___init_type_def}{A\+D\+C\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Structure definition of A\+DC and regular group initialization. \end{DoxyCompactList}\item 
struct \hyperlink{struct_a_d_c___channel_conf_type_def}{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Structure definition of A\+DC channel for regular group. \end{DoxyCompactList}\item 
struct \hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{A\+D\+C\+\_\+\+Analog\+W\+D\+G\+Conf\+Type\+Def}
\begin{DoxyCompactList}\small\item\em A\+DC Configuration analog watchdog definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em A\+DC handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}~0x00000000U
\begin{DoxyCompactList}\small\item\em H\+AL A\+DC state machine\+: A\+DC states definition (bitfields) \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+A\+DY}~0x00000001U
\item 
\#define \hyperlink{group___a_d_c___exported___types_ga7055248355e179ee208d23bd2ce8ba69}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+I\+N\+T\+E\+R\+N\+AL}~0x00000002U
\item 
\#define \hyperlink{group___a_d_c___exported___types_gaaa31ad8c2f5337eac601534cb581dd15}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T\+I\+M\+E\+O\+UT}~0x00000004U
\item 
\#define \hyperlink{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+I\+N\+T\+E\+R\+N\+AL}~0x00000010U
\item 
\#define \hyperlink{group___a_d_c___exported___types_ga22d43a637ce63e13e33f5a0f1d4564fd}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+O\+N\+F\+IG}~0x00000020U
\item 
\#define \hyperlink{group___a_d_c___exported___types_ga5a1b4881d17e72aa0823797958221172}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+MA}~0x00000040U
\item 
\#define \hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+G\+\_\+\+B\+U\+SY}~0x00000100U
\item 
\#define \hyperlink{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+G\+\_\+\+E\+OC}~0x00000200U
\item 
\#define \hyperlink{group___a_d_c___exported___types_ga1f99cd51b6636d9f60bc68dacb01eb10}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+G\+\_\+\+O\+VR}~0x00000400U
\item 
\#define \hyperlink{group___a_d_c___exported___types_ga28309e91f810694b13b5035f4ff698ce}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+G\+\_\+\+E\+O\+S\+MP}~0x00000800U
\item 
\#define \hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+I\+N\+J\+\_\+\+B\+U\+SY}~0x00001000U
\item 
\#define \hyperlink{group___a_d_c___exported___types_gafcfffd11ab8b84d3b0a1ce50ccf821d5}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+I\+N\+J\+\_\+\+E\+OC}~0x00002000U
\item 
\#define \hyperlink{group___a_d_c___exported___types_ga0e29888675cbdd18e461fcd7711a2ad4}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+I\+N\+J\+\_\+\+J\+Q\+O\+VF}~0x00004000U
\item 
\#define \hyperlink{group___a_d_c___exported___types_ga39ce295171a5e608097017fda4cfd7d5}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+W\+D1}~0x00010000U
\item 
\#define \hyperlink{group___a_d_c___exported___types_gae6e9712c706ca7f2998dfb5cf776b48f}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+W\+D2}~0x00020000U
\item 
\#define \hyperlink{group___a_d_c___exported___types_gaa43e91fedb9ce41e36bc78ced4f3912e}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+W\+D3}~0x00040000U
\item 
\#define \hyperlink{group___a_d_c___exported___types_ga24f867061abe6ee31227ec21289c69db}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+M\+U\+L\+T\+I\+M\+O\+D\+E\+\_\+\+S\+L\+A\+VE}~0x00100000U
\item 
\#define \hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+N\+O\+NE}~0x00U
\item 
\#define \hyperlink{group___a_d_c___error___code_ga7182f9ffc028f217db8724c7bc348f2f}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+I\+N\+T\+E\+R\+N\+AL}~0x01U
\item 
\#define \hyperlink{group___a_d_c___error___code_ga30ce24556ebd3c0341558c700a3b9add}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+VR}~0x02U
\item 
\#define \hyperlink{group___a_d_c___error___code_gaea82628f53a8e30db3f3426922acf60f}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+MA}~0x04U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+D\+A\+T\+A\+A\+L\+I\+G\+N\+\_\+\+R\+I\+G\+HT}~0x00000000U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+D\+A\+T\+A\+A\+L\+I\+G\+N\+\_\+\+L\+E\+FT}~((uint32\+\_\+t)A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+L\+I\+GN)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C\+A\+N\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C\+A\+N\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)A\+D\+C\+\_\+\+C\+R1\+\_\+\+S\+C\+AN)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+E\+D\+G\+E\+\_\+\+N\+O\+NE}~0x00000000U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+E\+D\+G\+E\+\_\+\+R\+I\+S\+I\+NG}~((uint32\+\_\+t)A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+T\+R\+IG)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0}~0x00000000U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}~((uint32\+\_\+t)(                                                                    A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}~((uint32\+\_\+t)(                                                   A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1                 ))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}~((uint32\+\_\+t)(                                                   A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1 $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}~((uint32\+\_\+t)(                                  A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2                                  ))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5}~((uint32\+\_\+t)(                                  A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2                  $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6}~((uint32\+\_\+t)(                                  A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2 $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1                 ))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7}~((uint32\+\_\+t)(                                  A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2 $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1 $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+8}~((uint32\+\_\+t)(                 A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3                                                   ))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+9}~((uint32\+\_\+t)(                 A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3                                   $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+10}~((uint32\+\_\+t)(                 A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3                  $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1                 ))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+11}~((uint32\+\_\+t)(                 A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3                  $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1 $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+12}~((uint32\+\_\+t)(                 A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3 $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2                                  ))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+13}~((uint32\+\_\+t)(                 A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3 $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2                  $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+14}~((uint32\+\_\+t)(                 A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3 $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2 $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1                 ))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+15}~((uint32\+\_\+t)(                 A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+3 $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+2 $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+1 $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+16}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+4                                                                    ))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+17}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+4                                                    $\vert$ A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q1\+\_\+0))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+T\+E\+M\+P\+S\+E\+N\+S\+OR}~A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+16  /$\ast$ A\+DC internal channel (no connection on device pin) $\ast$/
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+V\+R\+E\+F\+I\+NT}~A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+17  /$\ast$ A\+DC internal channel (no connection on device pin) $\ast$/
\item 
\#define \hyperlink{group___a_d_c__sampling__times_ga01ae8ddd4c3f0a7cace13273c1e67fdd}{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+1\+C\+Y\+C\+L\+E\+\_\+5}~0x00000000U
\item 
\#define \hyperlink{group___a_d_c__sampling__times_gac0aff040aa3a0e63147fcdd8ab805af1}{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+7\+C\+Y\+C\+L\+E\+S\+\_\+5}~((uint32\+\_\+t)(                                      A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+0))
\item 
\#define \hyperlink{group___a_d_c__sampling__times_ga96ddc2c8f5aec56ef5b6dc7cf908842a}{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+13\+C\+Y\+C\+L\+E\+S\+\_\+5}~((uint32\+\_\+t)(                   A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+1                   ))
\item 
\#define \hyperlink{group___a_d_c__sampling__times_ga2fb67421195d0c9f1edb705dcfcd754f}{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+28\+C\+Y\+C\+L\+E\+S\+\_\+5}~((uint32\+\_\+t)(                   A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+1 $\vert$ A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+0))
\item 
\#define \hyperlink{group___a_d_c__sampling__times_ga190357836133681e150ddc7242151661}{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+41\+C\+Y\+C\+L\+E\+S\+\_\+5}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+2                                      ))
\item 
\#define \hyperlink{group___a_d_c__sampling__times_ga4ea55e3a10a04630820387755f4f448a}{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+55\+C\+Y\+C\+L\+E\+S\+\_\+5}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+2                    $\vert$ A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+0))
\item 
\#define \hyperlink{group___a_d_c__sampling__times_ga15c48307b1f2aed2a1c3c6338c13b070}{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+71\+C\+Y\+C\+L\+E\+S\+\_\+5}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+2 $\vert$ A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+1                   ))
\item 
\#define \hyperlink{group___a_d_c__sampling__times_ga7172f3d957445df5b98648b25ccc64d4}{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+239\+C\+Y\+C\+L\+E\+S\+\_\+5}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+2 $\vert$ A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+1 $\vert$ A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P0\+\_\+0))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+1}~0x00000001U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+2}~0x00000002U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+3}~0x00000003U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+4}~0x00000004U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+5}~0x00000005U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+6}~0x00000006U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+7}~0x00000007U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+8}~0x00000008U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+9}~0x00000009U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+10}~0x0000000\+AU
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+11}~0x0000000\+BU
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+12}~0x0000000\+CU
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+13}~0x0000000\+DU
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+14}~0x0000000\+EU
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+15}~0x0000000\+FU
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+N\+K\+\_\+16}~0x00000010U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+N\+O\+NE}~0x00000000U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+R\+EG}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL $\vert$ A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+I\+N\+J\+EC}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL $\vert$ A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+R\+E\+G\+I\+N\+J\+EC}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL $\vert$ A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN $\vert$ A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+A\+L\+L\+\_\+\+R\+EG}~((uint32\+\_\+t)A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+A\+L\+L\+\_\+\+I\+N\+J\+EC}~((uint32\+\_\+t)A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+A\+L\+L\+\_\+\+R\+E\+G\+I\+N\+J\+EC}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN $\vert$ A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+G\+R\+O\+UP}~((uint32\+\_\+t)(\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+E\+OC}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+I\+N\+J\+E\+C\+T\+E\+D\+\_\+\+G\+R\+O\+UP}~((uint32\+\_\+t)(\hyperlink{group___a_d_c__flags__definition_ga4df8eea8ab83d98104ee15a339743a4e}{A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+J\+E\+OC}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+I\+N\+J\+E\+C\+T\+E\+D\+\_\+\+G\+R\+O\+UP}~((uint32\+\_\+t)(\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+E\+OC} $\vert$ \hyperlink{group___a_d_c__flags__definition_ga4df8eea8ab83d98104ee15a339743a4e}{A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+J\+E\+OC}))
\item 
\#define \hyperlink{group___a_d_c___event__type_ga2d1d545ea1bfecba7a7081be6ef2cb93}{A\+D\+C\+\_\+\+A\+W\+D\+\_\+\+E\+V\+E\+NT}~((uint32\+\_\+t)\hyperlink{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}{A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+A\+WD})
\item 
\#define \hyperlink{group___a_d_c___event__type_ga0e6a24521d8bdc762fd916fb48c45475}{A\+D\+C\+\_\+\+A\+W\+D1\+\_\+\+E\+V\+E\+NT}~\hyperlink{group___a_d_c___event__type_ga2d1d545ea1bfecba7a7081be6ef2cb93}{A\+D\+C\+\_\+\+A\+W\+D\+\_\+\+E\+V\+E\+NT}
\item 
\#define \hyperlink{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC}~A\+D\+C\+\_\+\+C\+R1\+\_\+\+E\+O\+C\+IE
\item 
\#define \hyperlink{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}{A\+D\+C\+\_\+\+I\+T\+\_\+\+J\+E\+OC}~A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+E\+O\+C\+IE
\item 
\#define \hyperlink{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}{A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD}~A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+IE
\item 
\#define \hyperlink{group___a_d_c__flags__definition_gad0c59ae7749c69b5b91f2c533db1b619}{A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+T\+RT}~A\+D\+C\+\_\+\+S\+R\+\_\+\+S\+T\+RT
\item 
\#define \hyperlink{group___a_d_c__flags__definition_ga278f4e866f4322c1120bf0db5301c432}{A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+J\+S\+T\+RT}~A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+S\+T\+RT
\item 
\#define \hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+E\+OC}~A\+D\+C\+\_\+\+S\+R\+\_\+\+E\+OC
\item 
\#define \hyperlink{group___a_d_c__flags__definition_ga4df8eea8ab83d98104ee15a339743a4e}{A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+J\+E\+OC}~A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+E\+OC
\item 
\#define \hyperlink{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}{A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+A\+WD}~A\+D\+C\+\_\+\+S\+R\+\_\+\+A\+WD
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+N\+C\+L\+O\+C\+K\+C\+Y\+C\+L\+E\+S\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+1\+C\+Y\+C\+L\+E5}~14U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+N\+C\+L\+O\+C\+K\+C\+Y\+C\+L\+E\+S\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+7\+C\+Y\+C\+L\+E\+S5}~20U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+N\+C\+L\+O\+C\+K\+C\+Y\+C\+L\+E\+S\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+13\+C\+Y\+C\+L\+E\+S5}~26U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+N\+C\+L\+O\+C\+K\+C\+Y\+C\+L\+E\+S\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+28\+C\+Y\+C\+L\+E\+S5}~41U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+N\+C\+L\+O\+C\+K\+C\+Y\+C\+L\+E\+S\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+41\+C\+Y\+C\+L\+E\+S5}~54U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+N\+C\+L\+O\+C\+K\+C\+Y\+C\+L\+E\+S\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+55\+C\+Y\+C\+L\+E\+S5}~68U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+N\+C\+L\+O\+C\+K\+C\+Y\+C\+L\+E\+S\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+71\+C\+Y\+C\+L\+E\+S5}~84U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+N\+C\+L\+O\+C\+K\+C\+Y\+C\+L\+E\+S\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+239\+C\+Y\+C\+L\+E\+S5}~252U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R2\+B\+I\+T2}
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R1\+B\+I\+T2}
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R2\+B\+I\+T1}
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R1\+B\+I\+T1}
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R2\+B\+I\+T0}
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R1\+B\+I\+T0}
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+1\+C\+Y\+C\+L\+E5\+\_\+\+S\+M\+P\+R2\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~0x00000000U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+7\+C\+Y\+C\+L\+E\+S5\+\_\+\+S\+M\+P\+R2\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~(A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R2\+B\+I\+T0)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+13\+C\+Y\+C\+L\+E\+S5\+\_\+\+S\+M\+P\+R2\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~(A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R2\+B\+I\+T1)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+28\+C\+Y\+C\+L\+E\+S5\+\_\+\+S\+M\+P\+R2\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~(A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R2\+B\+I\+T1 $\vert$ A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R2\+B\+I\+T0)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+41\+C\+Y\+C\+L\+E\+S5\+\_\+\+S\+M\+P\+R2\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~(A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R2\+B\+I\+T2)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+55\+C\+Y\+C\+L\+E\+S5\+\_\+\+S\+M\+P\+R2\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~(A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R2\+B\+I\+T2 $\vert$ A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R2\+B\+I\+T0)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+71\+C\+Y\+C\+L\+E\+S5\+\_\+\+S\+M\+P\+R2\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~(A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R2\+B\+I\+T2 $\vert$ A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R2\+B\+I\+T1)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+239\+C\+Y\+C\+L\+E\+S5\+\_\+\+S\+M\+P\+R2\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~(A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R2\+B\+I\+T2 $\vert$ A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R2\+B\+I\+T1 $\vert$ A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R2\+B\+I\+T0)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+1\+C\+Y\+C\+L\+E5\+\_\+\+S\+M\+P\+R1\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~0x00000000U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+7\+C\+Y\+C\+L\+E\+S5\+\_\+\+S\+M\+P\+R1\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~(A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R1\+B\+I\+T0)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+13\+C\+Y\+C\+L\+E\+S5\+\_\+\+S\+M\+P\+R1\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~(A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R1\+B\+I\+T1)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+28\+C\+Y\+C\+L\+E\+S5\+\_\+\+S\+M\+P\+R1\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~(A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R1\+B\+I\+T1 $\vert$ A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R1\+B\+I\+T0)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+41\+C\+Y\+C\+L\+E\+S5\+\_\+\+S\+M\+P\+R1\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~(A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R1\+B\+I\+T2)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+55\+C\+Y\+C\+L\+E\+S5\+\_\+\+S\+M\+P\+R1\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~(A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R1\+B\+I\+T2 $\vert$ A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R1\+B\+I\+T0)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+71\+C\+Y\+C\+L\+E\+S5\+\_\+\+S\+M\+P\+R1\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~(A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R1\+B\+I\+T2 $\vert$ A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R1\+B\+I\+T1)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+239\+C\+Y\+C\+L\+E\+S5\+\_\+\+S\+M\+P\+R1\+A\+L\+L\+C\+H\+A\+N\+N\+E\+LS}~(A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R1\+B\+I\+T2 $\vert$ A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R1\+B\+I\+T1 $\vert$ A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+\+A\+L\+L\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+S\+M\+P\+R1\+B\+I\+T0)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+O\+S\+T\+C\+O\+N\+V\+\_\+\+A\+LL}~(\hyperlink{group___a_d_c__flags__definition_gaf2c6fdf7e9ab63b778149e5fb56413d4}{A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+E\+OC} $\vert$ \hyperlink{group___a_d_c__flags__definition_ga4df8eea8ab83d98104ee15a339743a4e}{A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+J\+E\+OC} $\vert$ \hyperlink{group___a_d_c__flags__definition_gadb75a4b430fb84950232b7a8f3a6a877}{A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+A\+WD} )
\item 
\#define \hyperlink{group___a_d_c___exported___macros_gaadf16862da7593def189559423c287f4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(S\+E\+T\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R2, (A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+D\+ON)))
\begin{DoxyCompactList}\small\item\em Enable the A\+DC peripheral. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___exported___macros_ga8afd5963c41c0a30c5cf1fec5c5710b3}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+D\+I\+S\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(C\+L\+E\+A\+R\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R2, (A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+D\+ON)))
\begin{DoxyCompactList}\small\item\em Disable the A\+DC peripheral. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___exported___macros_ga650073de508d335d0a1c7bf9b4d07afe}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~(S\+E\+T\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1, (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Enable the A\+DC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___exported___macros_gadcec48b44a2133effd20f41ab227edb9}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~(C\+L\+E\+A\+R\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1, (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Disable the A\+DC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___exported___macros_gaf29cd943cb451e4ed1f07bd7d4854fb0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \& (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks if the specified A\+DC interrupt source is enabled or disabled. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___exported___macros_gaff951862689bb92173f803577cf2d447}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Get the selected A\+DC\textquotesingle{}s flag status. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(W\+R\+I\+T\+E\+\_\+\+R\+EG((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR, $\sim$(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Clear the A\+DC\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___exported___macros_gacb290bae25b972942021331122a3600f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$State = \hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET})
\begin{DoxyCompactList}\small\item\em Reset A\+DC handle state. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gafe3a7a04ff078c62ae98b19403f696c7}{A\+D\+C\+\_\+\+I\+S\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verification of A\+DC state\+: enabled or disabled. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_ga2ccb82ecf85d6c6d1ff2cdf9b6a82d2b}{A\+D\+C\+\_\+\+I\+S\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+S\+T\+A\+R\+T\+\_\+\+R\+E\+G\+U\+L\+AR}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(R\+E\+A\+D\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R2, A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL) == A\+D\+C\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+S\+T\+A\+RT)
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of regular group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gaa3a1c2197a097b9bb8159b6eb1ac8941}{A\+D\+C\+\_\+\+I\+S\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+S\+T\+A\+R\+T\+\_\+\+I\+N\+J\+E\+C\+T\+ED}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(R\+E\+A\+D\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R2, A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+EL) == A\+D\+C\+\_\+\+I\+N\+J\+E\+C\+T\+E\+D\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+S\+T\+A\+RT)
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of injected group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+C\+L\+R\+\_\+\+S\+ET}~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG
\begin{DoxyCompactList}\small\item\em Simultaneously clears and sets specific bits of the handle State. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}{A\+D\+C\+\_\+\+C\+L\+E\+A\+R\+\_\+\+E\+R\+R\+O\+R\+C\+O\+DE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Error\+Code = \hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+N\+O\+NE})
\begin{DoxyCompactList}\small\item\em Clear A\+DC error code (set it to error code\+: \char`\"{}no error\char`\"{}) \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_ga2b29c0e46fa4205f77b15fe7c3425fb8}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+\+S\+H\+I\+FT}(\+\_\+\+Nbr\+Of\+Conversion\+\_\+)~(((\+\_\+\+Nbr\+Of\+Conversion\+\_\+) -\/ (uint8\+\_\+t)1) $<$$<$ A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+L\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Set A\+DC number of conversions into regular channel sequence length. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_ga29f7414128fbbdb81db6ea6ede449f4b}{A\+D\+C\+\_\+\+S\+M\+P\+R1}(\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+,  \+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+)~((\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+) $<$$<$ (A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P11\+\_\+\+Pos $\ast$ ((\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+) -\/ 10)))
\begin{DoxyCompactList}\small\item\em Set the A\+DC\textquotesingle{}s sample time for channel numbers between 10 and 18. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gaeb66714538d978d4d336a4a6ef0d58bc}{A\+D\+C\+\_\+\+S\+M\+P\+R2}(\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+,  \+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+)~((\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+) $<$$<$ (A\+D\+C\+\_\+\+S\+M\+P\+R2\+\_\+\+S\+M\+P1\+\_\+\+Pos $\ast$ (\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+)))
\begin{DoxyCompactList}\small\item\em Set the A\+DC\textquotesingle{}s sample time for channel numbers between 0 and 9. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_ga173aa2d3480ddaac12fe6a853bead899}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+RK}(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+,  \+\_\+\+R\+A\+N\+K\+N\+B\+\_\+)~((\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+) $<$$<$ (A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+S\+Q2\+\_\+\+Pos $\ast$ ((\+\_\+\+R\+A\+N\+K\+N\+B\+\_\+) -\/ 1)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 1 and 6. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gad07a38a5b6d28f23ecbe027222f59bd0}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+RK}(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+,  \+\_\+\+R\+A\+N\+K\+N\+B\+\_\+)~((\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+) $<$$<$ (A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+S\+Q8\+\_\+\+Pos $\ast$ ((\+\_\+\+R\+A\+N\+K\+N\+B\+\_\+) -\/ 7)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 7 and 12. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_ga89869cd79b14d222a9b235bd150fc512}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+RK}(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+,  \+\_\+\+R\+A\+N\+K\+N\+B\+\_\+)~((\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+) $<$$<$ (A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+S\+Q14\+\_\+\+Pos $\ast$ ((\+\_\+\+R\+A\+N\+K\+N\+B\+\_\+) -\/ 13)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 13 and 16. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gafac7dc7cf0679da43a697df5ca1b79fd}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+\+S\+H\+I\+FT}(\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+)~(((\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+) -\/1) $<$$<$ A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Set the injected sequence length. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gaa7218626a8bbabdc160a2c5cbe6fb0ab}{A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+R\+K\+\_\+\+JL}(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+,  \+\_\+\+R\+A\+N\+K\+N\+B\+\_\+,  \+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+)~((\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+) $<$$<$ (A\+D\+C\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+S\+Q2\+\_\+\+Pos $\ast$ ((4 -\/ ((\+\_\+\+J\+S\+Q\+R\+\_\+\+J\+L\+\_\+) -\/ (\+\_\+\+R\+A\+N\+K\+N\+B\+\_\+))) -\/ 1)))
\begin{DoxyCompactList}\small\item\em Set the selected injected channel rank Note\+: on S\+T\+M32\+F1 devices, channel rank position in J\+S\+QR register is depending on total number of ranks selected into injected sequencer (ranks sequence starting from 4-\/\+JL) \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gae92924f248b2fd7693ce648275a8087c}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+US}(\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+M\+O\+D\+E\+\_\+)~((\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+M\+O\+D\+E\+\_\+) $<$$<$ A\+D\+C\+\_\+\+C\+R2\+\_\+\+C\+O\+N\+T\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Enable A\+DC continuous conversion mode. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gaf52092c7978306ff922b2a6b42087472}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+N\+UM}(\+\_\+\+N\+B\+R\+\_\+\+D\+I\+S\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+C\+O\+N\+V\+\_\+)~(((\+\_\+\+N\+B\+R\+\_\+\+D\+I\+S\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+C\+O\+N\+V\+\_\+) -\/ 1) $<$$<$ A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Configures the number of discontinuous conversions for the regular group channels. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_ga8cd628bbd49f48a40b2de13077c7ba3d}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+S\+C\+A\+N\+\_\+\+S\+ET}(\+\_\+\+S\+C\+A\+N\+\_\+\+M\+O\+D\+E\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable A\+DC scan mode to convert multiple ranks with sequencer. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_ga649e53d6a9a5716d9dce4d58904a3884}{A\+D\+C\+\_\+\+C\+O\+N\+V\+C\+Y\+C\+L\+E\+S\+\_\+\+M\+A\+X\+\_\+\+R\+A\+N\+GE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Get the maximum A\+DC conversion cycles on all channels. Returns the selected sampling time + conversion time (12.\+5 A\+DC clock cycles) Approximation of sampling time within 4 ranges, returns the highest value\+: below 7.\+5 cycles \{1.\+5 cycle; 7.\+5 cycles\}, between 13.\+5 cycles and 28.\+5 cycles \{13.\+5 cycles; 28.\+5 cycles\} between 41.\+5 cycles and 71.\+5 cycles \{41.\+5 cycles; 55.\+5 cycles; 71.\+5cycles\} equal to 239.\+5 cycles Unit\+: A\+DC clock cycles. \end{DoxyCompactList}\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+A\+T\+A\+\_\+\+A\+L\+I\+GN}(A\+L\+I\+GN)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+S\+C\+A\+N\+\_\+\+M\+O\+DE}(S\+C\+A\+N\+\_\+\+M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+T\+R\+I\+G\+\_\+\+E\+D\+GE}(E\+D\+GE)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL}(C\+H\+A\+N\+N\+EL)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+ME}(T\+I\+ME)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+NK}(C\+H\+A\+N\+N\+EL)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+\_\+\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+M\+O\+DE}(W\+A\+T\+C\+H\+D\+OG)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+C\+O\+N\+V\+E\+R\+S\+I\+O\+N\+\_\+\+G\+R\+O\+UP}(C\+O\+N\+V\+E\+R\+S\+I\+ON)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+T\+Y\+PE}(E\+V\+E\+NT)~((E\+V\+E\+NT) == \hyperlink{group___a_d_c___event__type_ga2d1d545ea1bfecba7a7081be6ef2cb93}{A\+D\+C\+\_\+\+A\+W\+D\+\_\+\+E\+V\+E\+NT})
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+R\+A\+N\+GE}(A\+D\+C\+\_\+\+V\+A\+L\+UE)~((A\+D\+C\+\_\+\+V\+A\+L\+UE) $<$= 0x0\+F\+F\+F\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+N\+B\+\_\+\+C\+O\+NV}(L\+E\+N\+G\+TH)~(((L\+E\+N\+G\+TH) $>$= 1\+U) \&\& ((\+L\+E\+N\+G\+T\+H) $<$= 16\+U))
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+D\+I\+S\+C\+O\+N\+T\+\_\+\+N\+U\+M\+B\+ER}(N\+U\+M\+B\+ER)~(((N\+U\+M\+B\+ER) $>$= 1\+U) \&\& ((\+N\+U\+M\+B\+E\+R) $<$= 8\+U))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Init} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+De\+Init} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Msp\+Init} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Msp\+De\+Init} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Start} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Stop} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Poll\+For\+Conversion} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc, uint32\+\_\+t Timeout)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Poll\+For\+Event} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc, uint32\+\_\+t Event\+Type, uint32\+\_\+t Timeout)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Start\+\_\+\+IT} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Stop\+\_\+\+IT} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Start\+\_\+\+D\+MA} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc, uint32\+\_\+t $\ast$p\+Data, uint32\+\_\+t Length)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Stop\+\_\+\+D\+MA} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Get\+Value} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+I\+R\+Q\+Handler} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Conv\+Cplt\+Callback} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Conv\+Half\+Cplt\+Callback} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Level\+Out\+Of\+Window\+Callback} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Error\+Callback} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Config\+Channel} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc, \hyperlink{struct_a_d_c___channel_conf_type_def}{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def} $\ast$s\+Config)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Analog\+W\+D\+G\+Config} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc, \hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{A\+D\+C\+\_\+\+Analog\+W\+D\+G\+Conf\+Type\+Def} $\ast$Analog\+W\+D\+G\+Config)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Get\+State} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Get\+Error} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries A\+D\+C\+\_\+\+Enable} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries A\+D\+C\+\_\+\+Conversion\+Stop\+\_\+\+Disable} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void {\bfseries A\+D\+C\+\_\+\+Stabilization\+Time} (uint32\+\_\+t Delay\+Us)
\item 
void {\bfseries A\+D\+C\+\_\+\+D\+M\+A\+Conv\+Cplt} (\hyperlink{group___d_m_a___exported___types_ga92b907d56a9c29b93d46782a7a04f91e}{D\+M\+A\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
void {\bfseries A\+D\+C\+\_\+\+D\+M\+A\+Half\+Conv\+Cplt} (\hyperlink{group___d_m_a___exported___types_ga92b907d56a9c29b93d46782a7a04f91e}{D\+M\+A\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
void {\bfseries A\+D\+C\+\_\+\+D\+M\+A\+Error} (\hyperlink{group___d_m_a___exported___types_ga92b907d56a9c29b93d46782a7a04f91e}{D\+M\+A\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file containing functions prototypes of A\+DC H\+AL library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+1.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
12-\/\+May-\/2017 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2016 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 