Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Aug 24 19:29:08 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    6           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-11   Warning           DSP output not registered                                         4           
TIMING-16  Warning           Large setup violation                                             41          
TIMING-18  Warning           Missing input or output delay                                     105         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (104)
7. checking multiple_clock (743)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (104)
---------------------------------
 There are 104 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (743)
--------------------------------
 There are 743 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.766      -74.142                     76                 2191        0.046        0.000                      0                 2191        3.000        0.000                       0                   750  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100M                {0.000 5.000}      10.000          100.000         
  clk_mic_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_mic_clk_wiz_0_1   {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_mic_clk_wiz_0                                                                                                                                                       4.500        0.000                       0                     3  
  clk_sys_clk_wiz_0          -1.766      -74.142                     76                 1686        0.121        0.000                      0                 1686        4.500        0.000                       0                   743  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_mic_clk_wiz_0_1                                                                                                                                                     4.500        0.000                       0                     3  
  clk_sys_clk_wiz_0_1        -1.765      -74.077                     75                 1686        0.121        0.000                      0                 1686        4.500        0.000                       0                   743  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_mic_clk_wiz_0    clk_sys_clk_wiz_0          6.480        0.000                      0                    8        0.183        0.000                      0                    8  
clk_mic_clk_wiz_0_1  clk_sys_clk_wiz_0          6.480        0.000                      0                    8        0.183        0.000                      0                    8  
clk_sys_clk_wiz_0_1  clk_sys_clk_wiz_0         -1.766      -74.142                     76                 1686        0.046        0.000                      0                 1686  
clk_mic_clk_wiz_0    clk_sys_clk_wiz_0_1        6.480        0.000                      0                    8        0.183        0.000                      0                    8  
clk_sys_clk_wiz_0    clk_sys_clk_wiz_0_1       -1.766      -74.142                     76                 1686        0.046        0.000                      0                 1686  
clk_mic_clk_wiz_0_1  clk_sys_clk_wiz_0_1        6.481        0.000                      0                    8        0.184        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_mic_clk_wiz_0    clk_mic_clk_wiz_0          7.906        0.000                      0                    1        0.621        0.000                      0                    1  
**async_default**    clk_mic_clk_wiz_0_1  clk_mic_clk_wiz_0          7.906        0.000                      0                    1        0.547        0.000                      0                    1  
**async_default**    clk_mic_clk_wiz_0    clk_mic_clk_wiz_0_1        7.906        0.000                      0                    1        0.547        0.000                      0                    1  
**async_default**    clk_mic_clk_wiz_0_1  clk_mic_clk_wiz_0_1        7.906        0.000                      0                    1        0.621        0.000                      0                    1  
**async_default**    clk_sys_clk_wiz_0    clk_sys_clk_wiz_0          0.995        0.000                      0                  504        0.725        0.000                      0                  504  
**async_default**    clk_sys_clk_wiz_0_1  clk_sys_clk_wiz_0          0.995        0.000                      0                  504        0.651        0.000                      0                  504  
**async_default**    clk_sys_clk_wiz_0    clk_sys_clk_wiz_0_1        0.995        0.000                      0                  504        0.651        0.000                      0                  504  
**async_default**    clk_sys_clk_wiz_0_1  clk_sys_clk_wiz_0_1        0.996        0.000                      0                  504        0.725        0.000                      0                  504  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_sys_clk_wiz_0                           
(none)                clk_sys_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_mic_clk_wiz_0     
(none)                                      clk_mic_clk_wiz_0_1   
(none)                                      clk_sys_clk_wiz_0     
(none)                                      clk_sys_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_mic_clk_wiz_0
  To Clock:  clk_mic_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mic_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   CLOCK/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y76     input/read_en_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y76     input/read_en_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y76     input/read_en_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y76     input/read_en_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y76     input/read_en_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :           76  Failing Endpoints,  Worst Slack       -1.766ns,  Total Violation      -74.142ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.766ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.679ns  (logic 4.819ns (41.264%)  route 6.860ns (58.736%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.784 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.784    Series_recombination_loop/IMAGG[33]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.956    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.018    Series_recombination_loop/FFT_outI_reg[33]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                 -1.766    

Slack (VIOLATED) :        -1.745ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.658ns  (logic 4.798ns (41.158%)  route 6.860ns (58.842%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.763 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.763    Series_recombination_loop/IMAGG[35]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.956    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.018    Series_recombination_loop/FFT_outI_reg[35]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                 -1.745    

Slack (VIOLATED) :        -1.671ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.584ns  (logic 4.724ns (40.782%)  route 6.860ns (59.218%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.689 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.689    Series_recombination_loop/IMAGG[34]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.956    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.018    Series_recombination_loop/FFT_outI_reg[34]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                 -1.671    

Slack (VIOLATED) :        -1.655ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.568ns  (logic 4.708ns (40.700%)  route 6.860ns (59.300%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.673 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.673    Series_recombination_loop/IMAGG[32]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.956    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.018    Series_recombination_loop/FFT_outI_reg[32]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                 -1.655    

Slack (VIOLATED) :        -1.651ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.565ns  (logic 4.705ns (40.685%)  route 6.860ns (59.315%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.670 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.670    Series_recombination_loop/IMAGG[29]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[29]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                 -1.651    

Slack (VIOLATED) :        -1.630ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.544ns  (logic 4.684ns (40.577%)  route 6.860ns (59.423%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.649 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.649    Series_recombination_loop/IMAGG[31]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[31]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                 -1.630    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.470ns  (logic 4.610ns (40.193%)  route 6.860ns (59.807%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.575 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.575    Series_recombination_loop/IMAGG[30]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[30]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                 -1.556    

Slack (VIOLATED) :        -1.540ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.454ns  (logic 4.594ns (40.110%)  route 6.860ns (59.890%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.559 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.559    Series_recombination_loop/IMAGG[28]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[28]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 -1.540    

Slack (VIOLATED) :        -1.537ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.451ns  (logic 4.591ns (40.094%)  route 6.860ns (59.906%))
  Logic Levels:           19  (CARRY4=12 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.556 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.556    Series_recombination_loop/IMAGG[25]
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[25]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[25]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                 -1.537    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.430ns  (logic 4.570ns (39.984%)  route 6.860ns (60.016%))
  Logic Levels:           19  (CARRY4=12 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.535 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.535    Series_recombination_loop/IMAGG[27]
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[27]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[27]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                 -1.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TWiddle1/TWout2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.563    -0.584    TWiddle1/CLK
    SLICE_X13Y51         FDCE                                         r  TWiddle1/TWout2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  TWiddle1/TWout2_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.387    TWiddle1/TWout2[8]
    SLICE_X13Y51         FDCE                                         r  TWiddle1/Twiddleout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    TWiddle1/CLK
    SLICE_X13Y51         FDCE                                         r  TWiddle1/Twiddleout_reg[8]/C
                         clock pessimism              0.238    -0.584    
    SLICE_X13Y51         FDCE (Hold_fdce_C_D)         0.076    -0.508    TWiddle1/Twiddleout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.113%)  route 0.229ns (61.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.558    -0.589    DFTBD_RAMs/clk_sys
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  DFTBD_RAMs/ADDRESS7_reg[5]/Q
                         net (fo=4, routed)           0.229    -0.219    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.868    -0.787    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.350    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.113%)  route 0.229ns (61.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.558    -0.589    DFTBD_RAMs/clk_sys
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  DFTBD_RAMs/ADDRESS7_reg[5]/Q
                         net (fo=4, routed)           0.229    -0.219    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.865    -0.790    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.536    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.353    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.536%)  route 0.235ns (62.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.556    -0.591    DFTBD_RAMs/clk_sys
    SLICE_X9Y26          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  DFTBD_RAMs/ADDRESS8_reg[4]/Q
                         net (fo=4, routed)           0.235    -0.216    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.868    -0.787    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.350    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.693%)  route 0.233ns (62.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.556    -0.591    DFTBD_RAMs/clk_sys
    SLICE_X9Y26          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  DFTBD_RAMs/ADDRESS8_reg[4]/Q
                         net (fo=4, routed)           0.233    -0.217    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.865    -0.790    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.536    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.353    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 TWiddle1/TWout1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TWout2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.410%)  route 0.113ns (44.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    TWiddle1/CLK
    SLICE_X9Y45          FDCE                                         r  TWiddle1/TWout1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  TWiddle1/TWout1_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.325    TWiddle1/TWout1[2]
    SLICE_X10Y46         FDCE                                         r  TWiddle1/TWout2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.838    -0.817    TWiddle1/CLK
    SLICE_X10Y46         FDCE                                         r  TWiddle1/TWout2_reg[2]/C
                         clock pessimism              0.274    -0.543    
    SLICE_X10Y46         FDCE (Hold_fdce_C_D)         0.076    -0.467    TWiddle1/TWout2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.512%)  route 0.222ns (57.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.555    -0.592    DFTBD_RAMs/clk_sys
    SLICE_X8Y25          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  DFTBD_RAMs/ADDRESS8_reg[5]/Q
                         net (fo=4, routed)           0.222    -0.206    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.868    -0.787    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.350    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Series_recombination_loop/orderi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/orderi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/orderi_reg[4]/Q
                         net (fo=31, routed)          0.120    -0.317    Series_recombination_loop/orderi_reg[4]_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.157 r  Series_recombination_loop/orderi_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.157    Series_recombination_loop/orderi_reg[4]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.118 r  Series_recombination_loop/orderi_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    Series_recombination_loop/orderi_reg[8]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.063 r  Series_recombination_loop/orderi_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.063    Series_recombination_loop/in5[9]
    SLICE_X9Y50          FDRE                                         r  Series_recombination_loop/orderi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X9Y50          FDRE                                         r  Series_recombination_loop/orderi_reg[9]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.209    Series_recombination_loop/orderi_reg[9]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.512%)  route 0.222ns (57.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.555    -0.592    DFTBD_RAMs/clk_sys
    SLICE_X8Y25          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  DFTBD_RAMs/ADDRESS8_reg[5]/Q
                         net (fo=4, routed)           0.222    -0.206    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.865    -0.790    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.536    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.353    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 input/byte_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/ADDRESS7_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.558    -0.589    input/clk_sys
    SLICE_X11Y28         FDCE                                         r  input/byte_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  input/byte_out_reg[12]/Q
                         net (fo=1, routed)           0.115    -0.333    DFTBD_RAMs/ADDRESS8_reg[5]_0[12]
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.825    -0.830    DFTBD_RAMs/clk_sys
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[4]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.070    -0.486    DFTBD_RAMs/ADDRESS7_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y18      Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10     DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10     DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y9      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y9      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7      DFTBD_RAMs/DFTBD_RAM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y30     DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y30     DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29      DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29      DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y24     DFTBD_RAMs/ADDRESS3_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y24     DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y30     DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y30     DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29      DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29      DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y24     DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y24     DFTBD_RAMs/ADDRESS3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_mic_clk_wiz_0_1
  To Clock:  clk_mic_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mic_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   CLOCK/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y76     input/read_en_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y76     input/read_en_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y76     input/read_en_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y76     input/read_en_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y76     input/read_en_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0_1

Setup :           75  Failing Endpoints,  Worst Slack       -1.765ns,  Total Violation      -74.077ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.765ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.679ns  (logic 4.819ns (41.264%)  route 6.860ns (58.736%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.784 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.784    Series_recombination_loop/IMAGG[33]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[33]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                 -1.765    

Slack (VIOLATED) :        -1.744ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.658ns  (logic 4.798ns (41.158%)  route 6.860ns (58.842%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.763 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.763    Series_recombination_loop/IMAGG[35]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[35]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                 -1.744    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.584ns  (logic 4.724ns (40.782%)  route 6.860ns (59.218%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.689 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.689    Series_recombination_loop/IMAGG[34]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[34]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                 -1.670    

Slack (VIOLATED) :        -1.654ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.568ns  (logic 4.708ns (40.700%)  route 6.860ns (59.300%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.673 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.673    Series_recombination_loop/IMAGG[32]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[32]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                 -1.654    

Slack (VIOLATED) :        -1.650ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.565ns  (logic 4.705ns (40.685%)  route 6.860ns (59.315%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.670 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.670    Series_recombination_loop/IMAGG[29]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.020    Series_recombination_loop/FFT_outI_reg[29]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                 -1.650    

Slack (VIOLATED) :        -1.629ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.544ns  (logic 4.684ns (40.577%)  route 6.860ns (59.423%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.649 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.649    Series_recombination_loop/IMAGG[31]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.020    Series_recombination_loop/FFT_outI_reg[31]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                 -1.629    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.470ns  (logic 4.610ns (40.193%)  route 6.860ns (59.807%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.575 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.575    Series_recombination_loop/IMAGG[30]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.020    Series_recombination_loop/FFT_outI_reg[30]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.539ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.454ns  (logic 4.594ns (40.110%)  route 6.860ns (59.890%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.559 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.559    Series_recombination_loop/IMAGG[28]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.020    Series_recombination_loop/FFT_outI_reg[28]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 -1.539    

Slack (VIOLATED) :        -1.536ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.451ns  (logic 4.591ns (40.094%)  route 6.860ns (59.906%))
  Logic Levels:           19  (CARRY4=12 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.556 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.556    Series_recombination_loop/IMAGG[25]
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[25]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.062     9.020    Series_recombination_loop/FFT_outI_reg[25]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                 -1.536    

Slack (VIOLATED) :        -1.515ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.430ns  (logic 4.570ns (39.984%)  route 6.860ns (60.016%))
  Logic Levels:           19  (CARRY4=12 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.535 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.535    Series_recombination_loop/IMAGG[27]
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[27]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.062     9.020    Series_recombination_loop/FFT_outI_reg[27]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                 -1.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TWiddle1/TWout2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.563    -0.584    TWiddle1/CLK
    SLICE_X13Y51         FDCE                                         r  TWiddle1/TWout2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  TWiddle1/TWout2_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.387    TWiddle1/TWout2[8]
    SLICE_X13Y51         FDCE                                         r  TWiddle1/Twiddleout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    TWiddle1/CLK
    SLICE_X13Y51         FDCE                                         r  TWiddle1/Twiddleout_reg[8]/C
                         clock pessimism              0.238    -0.584    
    SLICE_X13Y51         FDCE (Hold_fdce_C_D)         0.076    -0.508    TWiddle1/Twiddleout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.113%)  route 0.229ns (61.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.558    -0.589    DFTBD_RAMs/clk_sys
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  DFTBD_RAMs/ADDRESS7_reg[5]/Q
                         net (fo=4, routed)           0.229    -0.219    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.868    -0.787    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.350    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.113%)  route 0.229ns (61.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.558    -0.589    DFTBD_RAMs/clk_sys
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  DFTBD_RAMs/ADDRESS7_reg[5]/Q
                         net (fo=4, routed)           0.229    -0.219    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.865    -0.790    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.536    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.353    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.536%)  route 0.235ns (62.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.556    -0.591    DFTBD_RAMs/clk_sys
    SLICE_X9Y26          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  DFTBD_RAMs/ADDRESS8_reg[4]/Q
                         net (fo=4, routed)           0.235    -0.216    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.868    -0.787    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.350    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.693%)  route 0.233ns (62.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.556    -0.591    DFTBD_RAMs/clk_sys
    SLICE_X9Y26          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  DFTBD_RAMs/ADDRESS8_reg[4]/Q
                         net (fo=4, routed)           0.233    -0.217    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.865    -0.790    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.536    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.353    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 TWiddle1/TWout1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TWout2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.410%)  route 0.113ns (44.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    TWiddle1/CLK
    SLICE_X9Y45          FDCE                                         r  TWiddle1/TWout1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  TWiddle1/TWout1_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.325    TWiddle1/TWout1[2]
    SLICE_X10Y46         FDCE                                         r  TWiddle1/TWout2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.838    -0.817    TWiddle1/CLK
    SLICE_X10Y46         FDCE                                         r  TWiddle1/TWout2_reg[2]/C
                         clock pessimism              0.274    -0.543    
    SLICE_X10Y46         FDCE (Hold_fdce_C_D)         0.076    -0.467    TWiddle1/TWout2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.512%)  route 0.222ns (57.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.555    -0.592    DFTBD_RAMs/clk_sys
    SLICE_X8Y25          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  DFTBD_RAMs/ADDRESS8_reg[5]/Q
                         net (fo=4, routed)           0.222    -0.206    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.868    -0.787    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.350    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Series_recombination_loop/orderi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/orderi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/orderi_reg[4]/Q
                         net (fo=31, routed)          0.120    -0.317    Series_recombination_loop/orderi_reg[4]_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.157 r  Series_recombination_loop/orderi_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.157    Series_recombination_loop/orderi_reg[4]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.118 r  Series_recombination_loop/orderi_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    Series_recombination_loop/orderi_reg[8]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.063 r  Series_recombination_loop/orderi_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.063    Series_recombination_loop/in5[9]
    SLICE_X9Y50          FDRE                                         r  Series_recombination_loop/orderi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X9Y50          FDRE                                         r  Series_recombination_loop/orderi_reg[9]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.209    Series_recombination_loop/orderi_reg[9]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.512%)  route 0.222ns (57.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.555    -0.592    DFTBD_RAMs/clk_sys
    SLICE_X8Y25          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  DFTBD_RAMs/ADDRESS8_reg[5]/Q
                         net (fo=4, routed)           0.222    -0.206    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.865    -0.790    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.536    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.353    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 input/byte_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/ADDRESS7_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.558    -0.589    input/clk_sys
    SLICE_X11Y28         FDCE                                         r  input/byte_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  input/byte_out_reg[12]/Q
                         net (fo=1, routed)           0.115    -0.333    DFTBD_RAMs/ADDRESS8_reg[5]_0[12]
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.825    -0.830    DFTBD_RAMs/clk_sys
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[4]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.070    -0.486    DFTBD_RAMs/ADDRESS7_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y18      Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10     DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10     DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y9      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y9      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7      DFTBD_RAMs/DFTBD_RAM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y30     DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y30     DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29      DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29      DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y24     DFTBD_RAMs/ADDRESS3_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y24     DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y30     DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y30     DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29      DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29      DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29     DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y24     DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y24     DFTBD_RAMs/ADDRESS3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_mic_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.580ns (20.816%)  route 2.206ns (79.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           2.206     1.732    input/read_en
    SLICE_X14Y75         LUT6 (Prop_lut6_I1_O)        0.124     1.856 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     1.856    input/buffer_push_i_1_n_0
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X14Y75         FDCE (Setup_fdce_C_D)        0.077     8.750    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.580ns (27.373%)  route 1.539ns (72.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  input/read_en_reg/Q
                         net (fo=4, routed)           1.539     1.065    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.124     1.189 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     1.189    input/read_en2_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.081     8.754    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  7.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.939%)  route 0.625ns (77.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.625     0.169    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.045     0.214 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.214    input/read_en2_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121     0.031    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.509%)  route 0.876ns (82.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.876     0.420    input/read_en
    SLICE_X14Y75         LUT6 (Prop_lut6_I1_O)        0.045     0.465 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.465    input/buffer_push_i_1_n_0
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X14Y75         FDCE (Hold_fdce_C_D)         0.120     0.030    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mic_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.580ns (20.816%)  route 2.206ns (79.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           2.206     1.732    input/read_en
    SLICE_X14Y75         LUT6 (Prop_lut6_I1_O)        0.124     1.856 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     1.856    input/buffer_push_i_1_n_0
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X14Y75         FDCE (Setup_fdce_C_D)        0.077     8.750    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.580ns (27.373%)  route 1.539ns (72.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  input/read_en_reg/Q
                         net (fo=4, routed)           1.539     1.065    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.124     1.189 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     1.189    input/read_en2_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.081     8.754    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  7.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.939%)  route 0.625ns (77.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.625     0.169    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.045     0.214 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.214    input/read_en2_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121     0.031    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.509%)  route 0.876ns (82.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.876     0.420    input/read_en
    SLICE_X14Y75         LUT6 (Prop_lut6_I1_O)        0.045     0.465 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.465    input/buffer_push_i_1_n_0
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X14Y75         FDCE (Hold_fdce_C_D)         0.120     0.030    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0

Setup :           76  Failing Endpoints,  Worst Slack       -1.766ns,  Total Violation      -74.142ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.766ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.679ns  (logic 4.819ns (41.264%)  route 6.860ns (58.736%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.784 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.784    Series_recombination_loop/IMAGG[33]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.956    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.018    Series_recombination_loop/FFT_outI_reg[33]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                 -1.766    

Slack (VIOLATED) :        -1.745ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.658ns  (logic 4.798ns (41.158%)  route 6.860ns (58.842%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.763 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.763    Series_recombination_loop/IMAGG[35]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.956    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.018    Series_recombination_loop/FFT_outI_reg[35]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                 -1.745    

Slack (VIOLATED) :        -1.671ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.584ns  (logic 4.724ns (40.782%)  route 6.860ns (59.218%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.689 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.689    Series_recombination_loop/IMAGG[34]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.956    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.018    Series_recombination_loop/FFT_outI_reg[34]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                 -1.671    

Slack (VIOLATED) :        -1.655ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.568ns  (logic 4.708ns (40.700%)  route 6.860ns (59.300%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.673 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.673    Series_recombination_loop/IMAGG[32]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.956    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.018    Series_recombination_loop/FFT_outI_reg[32]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                 -1.655    

Slack (VIOLATED) :        -1.651ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.565ns  (logic 4.705ns (40.685%)  route 6.860ns (59.315%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.670 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.670    Series_recombination_loop/IMAGG[29]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[29]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                 -1.651    

Slack (VIOLATED) :        -1.630ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.544ns  (logic 4.684ns (40.577%)  route 6.860ns (59.423%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.649 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.649    Series_recombination_loop/IMAGG[31]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[31]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                 -1.630    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.470ns  (logic 4.610ns (40.193%)  route 6.860ns (59.807%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.575 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.575    Series_recombination_loop/IMAGG[30]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[30]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                 -1.556    

Slack (VIOLATED) :        -1.540ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.454ns  (logic 4.594ns (40.110%)  route 6.860ns (59.890%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.559 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.559    Series_recombination_loop/IMAGG[28]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[28]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 -1.540    

Slack (VIOLATED) :        -1.537ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.451ns  (logic 4.591ns (40.094%)  route 6.860ns (59.906%))
  Logic Levels:           19  (CARRY4=12 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.556 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.556    Series_recombination_loop/IMAGG[25]
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[25]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[25]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                 -1.537    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.430ns  (logic 4.570ns (39.984%)  route 6.860ns (60.016%))
  Logic Levels:           19  (CARRY4=12 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.535 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.535    Series_recombination_loop/IMAGG[27]
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[27]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[27]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                 -1.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 TWiddle1/TWout2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.563    -0.584    TWiddle1/CLK
    SLICE_X13Y51         FDCE                                         r  TWiddle1/TWout2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  TWiddle1/TWout2_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.387    TWiddle1/TWout2[8]
    SLICE_X13Y51         FDCE                                         r  TWiddle1/Twiddleout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    TWiddle1/CLK
    SLICE_X13Y51         FDCE                                         r  TWiddle1/Twiddleout_reg[8]/C
                         clock pessimism              0.238    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X13Y51         FDCE (Hold_fdce_C_D)         0.076    -0.434    TWiddle1/Twiddleout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.113%)  route 0.229ns (61.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.558    -0.589    DFTBD_RAMs/clk_sys
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  DFTBD_RAMs/ADDRESS7_reg[5]/Q
                         net (fo=4, routed)           0.229    -0.219    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.868    -0.787    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.275    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.113%)  route 0.229ns (61.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.558    -0.589    DFTBD_RAMs/clk_sys
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  DFTBD_RAMs/ADDRESS7_reg[5]/Q
                         net (fo=4, routed)           0.229    -0.219    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.865    -0.790    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.536    
                         clock uncertainty            0.074    -0.461    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.278    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.536%)  route 0.235ns (62.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.556    -0.591    DFTBD_RAMs/clk_sys
    SLICE_X9Y26          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  DFTBD_RAMs/ADDRESS8_reg[4]/Q
                         net (fo=4, routed)           0.235    -0.216    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.868    -0.787    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.275    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.693%)  route 0.233ns (62.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.556    -0.591    DFTBD_RAMs/clk_sys
    SLICE_X9Y26          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  DFTBD_RAMs/ADDRESS8_reg[4]/Q
                         net (fo=4, routed)           0.233    -0.217    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.865    -0.790    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.536    
                         clock uncertainty            0.074    -0.461    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.278    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 TWiddle1/TWout1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TWout2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.410%)  route 0.113ns (44.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    TWiddle1/CLK
    SLICE_X9Y45          FDCE                                         r  TWiddle1/TWout1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  TWiddle1/TWout1_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.325    TWiddle1/TWout1[2]
    SLICE_X10Y46         FDCE                                         r  TWiddle1/TWout2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.838    -0.817    TWiddle1/CLK
    SLICE_X10Y46         FDCE                                         r  TWiddle1/TWout2_reg[2]/C
                         clock pessimism              0.274    -0.543    
                         clock uncertainty            0.074    -0.469    
    SLICE_X10Y46         FDCE (Hold_fdce_C_D)         0.076    -0.393    TWiddle1/TWout2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.512%)  route 0.222ns (57.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.555    -0.592    DFTBD_RAMs/clk_sys
    SLICE_X8Y25          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  DFTBD_RAMs/ADDRESS8_reg[5]/Q
                         net (fo=4, routed)           0.222    -0.206    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.868    -0.787    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.275    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Series_recombination_loop/orderi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/orderi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/orderi_reg[4]/Q
                         net (fo=31, routed)          0.120    -0.317    Series_recombination_loop/orderi_reg[4]_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.157 r  Series_recombination_loop/orderi_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.157    Series_recombination_loop/orderi_reg[4]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.118 r  Series_recombination_loop/orderi_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    Series_recombination_loop/orderi_reg[8]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.063 r  Series_recombination_loop/orderi_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.063    Series_recombination_loop/in5[9]
    SLICE_X9Y50          FDRE                                         r  Series_recombination_loop/orderi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X9Y50          FDRE                                         r  Series_recombination_loop/orderi_reg[9]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.135    Series_recombination_loop/orderi_reg[9]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.512%)  route 0.222ns (57.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.555    -0.592    DFTBD_RAMs/clk_sys
    SLICE_X8Y25          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  DFTBD_RAMs/ADDRESS8_reg[5]/Q
                         net (fo=4, routed)           0.222    -0.206    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.865    -0.790    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.536    
                         clock uncertainty            0.074    -0.461    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.278    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 input/byte_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/ADDRESS7_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.558    -0.589    input/clk_sys
    SLICE_X11Y28         FDCE                                         r  input/byte_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  input/byte_out_reg[12]/Q
                         net (fo=1, routed)           0.115    -0.333    DFTBD_RAMs/ADDRESS8_reg[5]_0[12]
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.825    -0.830    DFTBD_RAMs/clk_sys
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[4]/C
                         clock pessimism              0.274    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.070    -0.412    DFTBD_RAMs/ADDRESS7_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mic_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.261    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.580ns (20.816%)  route 2.206ns (79.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           2.206     1.732    input/read_en
    SLICE_X14Y75         LUT6 (Prop_lut6_I1_O)        0.124     1.856 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     1.856    input/buffer_push_i_1_n_0
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X14Y75         FDCE (Setup_fdce_C_D)        0.077     8.750    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.580ns (27.373%)  route 1.539ns (72.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  input/read_en_reg/Q
                         net (fo=4, routed)           1.539     1.065    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.124     1.189 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     1.189    input/read_en2_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.673    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.081     8.754    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  7.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.939%)  route 0.625ns (77.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.625     0.169    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.045     0.214 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.214    input/read_en2_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121     0.031    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.509%)  route 0.876ns (82.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.876     0.420    input/read_en
    SLICE_X14Y75         LUT6 (Prop_lut6_I1_O)        0.045     0.465 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.465    input/buffer_push_i_1_n_0
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X14Y75         FDCE (Hold_fdce_C_D)         0.120     0.030    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.090    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.197    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.608    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0_1

Setup :           76  Failing Endpoints,  Worst Slack       -1.766ns,  Total Violation      -74.142ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.766ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.679ns  (logic 4.819ns (41.264%)  route 6.860ns (58.736%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.784 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.784    Series_recombination_loop/IMAGG[33]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.956    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.018    Series_recombination_loop/FFT_outI_reg[33]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                 -1.766    

Slack (VIOLATED) :        -1.745ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.658ns  (logic 4.798ns (41.158%)  route 6.860ns (58.842%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.763 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.763    Series_recombination_loop/IMAGG[35]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.956    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.018    Series_recombination_loop/FFT_outI_reg[35]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                 -1.745    

Slack (VIOLATED) :        -1.671ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.584ns  (logic 4.724ns (40.782%)  route 6.860ns (59.218%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.689 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.689    Series_recombination_loop/IMAGG[34]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.956    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.018    Series_recombination_loop/FFT_outI_reg[34]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                 -1.671    

Slack (VIOLATED) :        -1.655ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.568ns  (logic 4.708ns (40.700%)  route 6.860ns (59.300%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.450 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.450    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.673 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.673    Series_recombination_loop/IMAGG[32]
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.498     8.546    Series_recombination_loop/clk_sys
    SLICE_X7Y65          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/C
                         clock pessimism              0.485     9.031    
                         clock uncertainty           -0.074     8.956    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.062     9.018    Series_recombination_loop/FFT_outI_reg[32]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                 -1.655    

Slack (VIOLATED) :        -1.651ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.565ns  (logic 4.705ns (40.685%)  route 6.860ns (59.315%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.670 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.670    Series_recombination_loop/IMAGG[29]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[29]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                 -1.651    

Slack (VIOLATED) :        -1.630ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.544ns  (logic 4.684ns (40.577%)  route 6.860ns (59.423%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.649 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.649    Series_recombination_loop/IMAGG[31]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[31]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                 -1.630    

Slack (VIOLATED) :        -1.556ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.470ns  (logic 4.610ns (40.193%)  route 6.860ns (59.807%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.575 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.575    Series_recombination_loop/IMAGG[30]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[30]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                 -1.556    

Slack (VIOLATED) :        -1.540ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.454ns  (logic 4.594ns (40.110%)  route 6.860ns (59.890%))
  Logic Levels:           20  (CARRY4=13 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.336 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.336    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.559 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.559    Series_recombination_loop/IMAGG[28]
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y64          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[28]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 -1.540    

Slack (VIOLATED) :        -1.537ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.451ns  (logic 4.591ns (40.094%)  route 6.860ns (59.906%))
  Logic Levels:           19  (CARRY4=12 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.556 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.556    Series_recombination_loop/IMAGG[25]
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[25]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[25]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                 -1.537    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 Series_recombination_loop/orderi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.430ns  (logic 4.570ns (39.984%)  route 6.860ns (60.016%))
  Logic Levels:           19  (CARRY4=12 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 8.547 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/orderi_reg[1]/Q
                         net (fo=25, routed)          0.636     0.197    Series_recombination_loop/orderi_reg[1]_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.321 r  Series_recombination_loop/FFT_outR[35]_i_42/O
                         net (fo=1, routed)           0.000     0.321    Series_recombination_loop/FFT_outR[35]_i_42_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  Series_recombination_loop/FFT_outR_reg[35]_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.854    Series_recombination_loop/FFT_outR_reg[35]_i_24_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  Series_recombination_loop/FFT_outI_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.001     0.972    Series_recombination_loop/FFT_outI_reg[7]_i_22_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.089 r  Series_recombination_loop/FFT_outI_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.089    Series_recombination_loop/FFT_outI_reg[19]_i_35_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.206 r  Series_recombination_loop/FFT_outI_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     1.206    Series_recombination_loop/FFT_outI_reg[27]_i_48_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.323 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.323    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.440 r  Series_recombination_loop/FFT_outI_reg[27]_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.440    Series_recombination_loop/FFT_outI_reg[27]_i_74_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.763 f  Series_recombination_loop/FFT_outR_reg[35]_i_74/O[1]
                         net (fo=4, routed)           0.813     2.575    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.306     2.881 r  Series_recombination_loop/FFT_outR[35]_i_52/O
                         net (fo=1, routed)           0.000     2.881    Series_recombination_loop/FFT_outR[35]_i_52_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.413 r  Series_recombination_loop/FFT_outR_reg[35]_i_25/CO[3]
                         net (fo=506, routed)         1.536     4.950    Series_recombination_loop/FFT_outR_reg[35]_i_25_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.074 r  Series_recombination_loop/FFT_outI[19]_i_58/O
                         net (fo=4, routed)           1.196     6.270    Series_recombination_loop/FFT_outI[19]_i_58_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  Series_recombination_loop/FFT_outI[15]_i_44/O
                         net (fo=2, routed)           0.591     6.985    Series_recombination_loop/FFT_outI[15]_i_44_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  Series_recombination_loop/FFT_outI[15]_i_34/O
                         net (fo=2, routed)           0.974     8.083    Series_recombination_loop/FFT_outI[15]_i_34_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  Series_recombination_loop/FFT_outI[15]_i_18/O
                         net (fo=3, routed)           1.113     9.320    Series_recombination_loop/FFT_outI[15]_i_18_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  Series_recombination_loop/FFT_outI[15]_i_8/O
                         net (fo=1, routed)           0.000     9.444    Series_recombination_loop/FFT_outI[15]_i_8_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.994 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.108 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.222 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.222    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.535 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.535    Series_recombination_loop/IMAGG[27]
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.499     8.547    Series_recombination_loop/clk_sys
    SLICE_X7Y63          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[27]/C
                         clock pessimism              0.485     9.032    
                         clock uncertainty           -0.074     8.957    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.062     9.019    Series_recombination_loop/FFT_outI_reg[27]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                 -1.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 TWiddle1/TWout2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.563    -0.584    TWiddle1/CLK
    SLICE_X13Y51         FDCE                                         r  TWiddle1/TWout2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  TWiddle1/TWout2_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.387    TWiddle1/TWout2[8]
    SLICE_X13Y51         FDCE                                         r  TWiddle1/Twiddleout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    TWiddle1/CLK
    SLICE_X13Y51         FDCE                                         r  TWiddle1/Twiddleout_reg[8]/C
                         clock pessimism              0.238    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X13Y51         FDCE (Hold_fdce_C_D)         0.076    -0.434    TWiddle1/Twiddleout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.113%)  route 0.229ns (61.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.558    -0.589    DFTBD_RAMs/clk_sys
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  DFTBD_RAMs/ADDRESS7_reg[5]/Q
                         net (fo=4, routed)           0.229    -0.219    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.868    -0.787    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.275    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.113%)  route 0.229ns (61.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.558    -0.589    DFTBD_RAMs/clk_sys
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  DFTBD_RAMs/ADDRESS7_reg[5]/Q
                         net (fo=4, routed)           0.229    -0.219    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.865    -0.790    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.536    
                         clock uncertainty            0.074    -0.461    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.278    DFTBD_RAMs/DFTBD_RAMI7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.536%)  route 0.235ns (62.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.556    -0.591    DFTBD_RAMs/clk_sys
    SLICE_X9Y26          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  DFTBD_RAMs/ADDRESS8_reg[4]/Q
                         net (fo=4, routed)           0.235    -0.216    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.868    -0.787    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.275    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.693%)  route 0.233ns (62.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.556    -0.591    DFTBD_RAMs/clk_sys
    SLICE_X9Y26          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  DFTBD_RAMs/ADDRESS8_reg[4]/Q
                         net (fo=4, routed)           0.233    -0.217    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.865    -0.790    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.536    
                         clock uncertainty            0.074    -0.461    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.278    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 TWiddle1/TWout1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TWout2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.410%)  route 0.113ns (44.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    TWiddle1/CLK
    SLICE_X9Y45          FDCE                                         r  TWiddle1/TWout1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  TWiddle1/TWout1_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.325    TWiddle1/TWout1[2]
    SLICE_X10Y46         FDCE                                         r  TWiddle1/TWout2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.838    -0.817    TWiddle1/CLK
    SLICE_X10Y46         FDCE                                         r  TWiddle1/TWout2_reg[2]/C
                         clock pessimism              0.274    -0.543    
                         clock uncertainty            0.074    -0.469    
    SLICE_X10Y46         FDCE (Hold_fdce_C_D)         0.076    -0.393    TWiddle1/TWout2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.512%)  route 0.222ns (57.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.555    -0.592    DFTBD_RAMs/clk_sys
    SLICE_X8Y25          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  DFTBD_RAMs/ADDRESS8_reg[5]/Q
                         net (fo=4, routed)           0.222    -0.206    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.868    -0.787    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.074    -0.458    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.275    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Series_recombination_loop/orderi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/orderi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X9Y48          FDRE                                         r  Series_recombination_loop/orderi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/orderi_reg[4]/Q
                         net (fo=31, routed)          0.120    -0.317    Series_recombination_loop/orderi_reg[4]_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.157 r  Series_recombination_loop/orderi_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.157    Series_recombination_loop/orderi_reg[4]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.118 r  Series_recombination_loop/orderi_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    Series_recombination_loop/orderi_reg[8]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.063 r  Series_recombination_loop/orderi_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.063    Series_recombination_loop/in5[9]
    SLICE_X9Y50          FDRE                                         r  Series_recombination_loop/orderi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X9Y50          FDRE                                         r  Series_recombination_loop/orderi_reg[9]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.135    Series_recombination_loop/orderi_reg[9]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS8_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.512%)  route 0.222ns (57.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.555    -0.592    DFTBD_RAMs/clk_sys
    SLICE_X8Y25          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  DFTBD_RAMs/ADDRESS8_reg[5]/Q
                         net (fo=4, routed)           0.222    -0.206    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.865    -0.790    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.536    
                         clock uncertainty            0.074    -0.461    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.278    DFTBD_RAMs/DFTBD_RAMI8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 input/byte_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/ADDRESS7_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.558    -0.589    input/clk_sys
    SLICE_X11Y28         FDCE                                         r  input/byte_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  input/byte_out_reg[12]/Q
                         net (fo=1, routed)           0.115    -0.333    DFTBD_RAMs/ADDRESS8_reg[5]_0[12]
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.825    -0.830    DFTBD_RAMs/clk_sys
    SLICE_X9Y27          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[4]/C
                         clock pessimism              0.274    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.070    -0.412    DFTBD_RAMs/ADDRESS7_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mic_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.674    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.262    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.674    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.262    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.674    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.262    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.674    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.262    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.674    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.262    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.609ns (22.462%)  route 2.102ns (77.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.600     1.126    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.153     1.279 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.503     1.781    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.674    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.412     8.262    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.580ns (20.816%)  route 2.206ns (79.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 r  input/read_en_reg/Q
                         net (fo=4, routed)           2.206     1.732    input/read_en
    SLICE_X14Y75         LUT6 (Prop_lut6_I1_O)        0.124     1.856 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     1.856    input/buffer_push_i_1_n_0
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.674    
    SLICE_X14Y75         FDCE (Setup_fdce_C_D)        0.077     8.751    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.580ns (27.373%)  route 1.539ns (72.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  input/read_en_reg/Q
                         net (fo=4, routed)           1.539     1.065    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.124     1.189 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     1.189    input/read_en2_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.420     8.468    input/clk_sys
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.399     8.867    
                         clock uncertainty           -0.194     8.674    
    SLICE_X14Y74         FDRE (Setup_fdre_C_D)        0.081     8.755    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  7.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.939%)  route 0.625ns (77.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.625     0.169    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.045     0.214 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.214    input/read_en2_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.091    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.121     0.030    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.509%)  route 0.876ns (82.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.876     0.420    input/read_en
    SLICE_X14Y75         LUT6 (Prop_lut6_I1_O)        0.045     0.465 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.465    input/buffer_push_i_1_n_0
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.091    
    SLICE_X14Y75         FDCE (Hold_fdce_C_D)         0.120     0.029    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.091    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.198    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.091    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.198    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.091    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.198    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.091    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.198    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.091    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.198    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.249%)  route 0.824ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.630     0.173    input/read_en
    SLICE_X14Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.216 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     0.411    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.194    -0.091    
    SLICE_X15Y75         FDRE (Hold_fdre_C_CE)       -0.107    -0.198    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.609    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mic_clk_wiz_0
  To Clock:  clk_mic_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (recovery check against rising-edge clock clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_mic_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.913%)  route 1.035ns (64.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.507     0.033    input/read_en
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.157 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.528     0.685    input/read_en_i_2_n_0
    SLICE_X13Y76         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.422     8.470    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.600     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X13Y76         FDCE (Recov_fdce_C_CLR)     -0.405     8.591    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                  7.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (removal check against rising-edge clock clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mic_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.159%)  route 0.343ns (64.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.170    -0.286    input/read_en
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.045    -0.241 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.173    -0.068    input/read_en_i_2_n_0
    SLICE_X13Y76         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817    -0.838    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.241    -0.597    
    SLICE_X13Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.689    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.621    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mic_clk_wiz_0_1
  To Clock:  clk_mic_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (recovery check against rising-edge clock clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_mic_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.913%)  route 1.035ns (64.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.507     0.033    input/read_en
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.157 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.528     0.685    input/read_en_i_2_n_0
    SLICE_X13Y76         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.422     8.470    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.600     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X13Y76         FDCE (Recov_fdce_C_CLR)     -0.405     8.591    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                  7.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (removal check against rising-edge clock clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mic_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.159%)  route 0.343ns (64.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.170    -0.286    input/read_en
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.045    -0.241 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.173    -0.068    input/read_en_i_2_n_0
    SLICE_X13Y76         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817    -0.838    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X13Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.615    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.547    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mic_clk_wiz_0
  To Clock:  clk_mic_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (recovery check against rising-edge clock clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_mic_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.913%)  route 1.035ns (64.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.507     0.033    input/read_en
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.157 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.528     0.685    input/read_en_i_2_n_0
    SLICE_X13Y76         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.422     8.470    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.600     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X13Y76         FDCE (Recov_fdce_C_CLR)     -0.405     8.591    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                  7.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (removal check against rising-edge clock clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mic_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.159%)  route 0.343ns (64.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.170    -0.286    input/read_en
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.045    -0.241 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.173    -0.068    input/read_en_i_2_n_0
    SLICE_X13Y76         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817    -0.838    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X13Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.615    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.547    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mic_clk_wiz_0_1
  To Clock:  clk_mic_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (recovery check against rising-edge clock clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_mic_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.913%)  route 1.035ns (64.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.537    -0.930    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.507     0.033    input/read_en
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.124     0.157 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.528     0.685    input/read_en_i_2_n_0
    SLICE_X13Y76         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.422     8.470    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.600     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X13Y76         FDCE (Recov_fdce_C_CLR)     -0.405     8.591    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                  7.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (removal check against rising-edge clock clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mic_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.159%)  route 0.343ns (64.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.550    -0.597    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.170    -0.286    input/read_en
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.045    -0.241 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.173    -0.068    input/read_en_i_2_n_0
    SLICE_X13Y76         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817    -0.838    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.241    -0.597    
    SLICE_X13Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.689    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.621    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[0]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[0]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[1]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[1]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[2]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[2]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[2]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[3]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[3]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[3]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[4]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[4]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[5]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[5]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[6]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[6]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[7]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[7]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.580ns (7.000%)  route 7.705ns (93.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.929     7.361    DFTBD_RAMs/AR[0]
    SLICE_X48Y20         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y20         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[10]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y20         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[10]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.580ns (7.000%)  route 7.705ns (93.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.929     7.361    DFTBD_RAMs/AR[0]
    SLICE_X48Y20         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y20         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[11]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y20         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[11]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  1.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[0]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    Series_recombination_loop/count2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[1]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    Series_recombination_loop/count2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[2]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    Series_recombination_loop/count2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[3]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    Series_recombination_loop/count2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[4]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[4]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    Series_recombination_loop/count2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[0]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    Series_recombination_loop/count_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[1]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    Series_recombination_loop/count_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[2]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    Series_recombination_loop/count_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[3]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    Series_recombination_loop/count_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TW2out2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.514%)  route 0.819ns (81.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.527     0.412    TWiddle1/AR[0]
    SLICE_X12Y49         FDCE                                         f  TWiddle1/TW2out2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.839    -0.816    TWiddle1/CLK
    SLICE_X12Y49         FDCE                                         r  TWiddle1/TW2out2_reg[0]/C
                         clock pessimism              0.508    -0.308    
    SLICE_X12Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.375    TWiddle1/TW2out2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.787    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[0]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[0]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[1]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[1]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[2]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[2]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[2]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[3]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[3]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[3]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[4]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[4]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[5]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[5]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[6]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[6]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[7]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[7]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.580ns (7.000%)  route 7.705ns (93.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.929     7.361    DFTBD_RAMs/AR[0]
    SLICE_X48Y20         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y20         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[10]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y20         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[10]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.580ns (7.000%)  route 7.705ns (93.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.929     7.361    DFTBD_RAMs/AR[0]
    SLICE_X48Y20         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y20         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[11]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y20         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[11]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  1.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[0]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    Series_recombination_loop/count2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[1]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    Series_recombination_loop/count2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[2]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    Series_recombination_loop/count2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[3]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    Series_recombination_loop/count2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[4]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[4]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    Series_recombination_loop/count2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[0]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    Series_recombination_loop/count_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[1]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    Series_recombination_loop/count_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[2]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    Series_recombination_loop/count_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[3]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    Series_recombination_loop/count_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TW2out2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.514%)  route 0.819ns (81.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.527     0.412    TWiddle1/AR[0]
    SLICE_X12Y49         FDCE                                         f  TWiddle1/TW2out2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.839    -0.816    TWiddle1/CLK
    SLICE_X12Y49         FDCE                                         r  TWiddle1/TW2out2_reg[0]/C
                         clock pessimism              0.508    -0.308    
                         clock uncertainty            0.074    -0.234    
    SLICE_X12Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.301    TWiddle1/TW2out2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.712    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[0]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[0]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[1]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[1]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[2]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[2]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[2]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[3]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[3]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[3]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[4]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[4]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[5]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[5]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[6]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[6]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[7]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[7]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.580ns (7.000%)  route 7.705ns (93.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.929     7.361    DFTBD_RAMs/AR[0]
    SLICE_X48Y20         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y20         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[10]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y20         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[10]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.580ns (7.000%)  route 7.705ns (93.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.929     7.361    DFTBD_RAMs/AR[0]
    SLICE_X48Y20         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y20         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[11]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.902    
    SLICE_X48Y20         FDCE (Recov_fdce_C_CLR)     -0.405     8.497    DFTBD_RAMs/DFTBD12_reg[11]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  1.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[0]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    Series_recombination_loop/count2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[1]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    Series_recombination_loop/count2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[2]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    Series_recombination_loop/count2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[3]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    Series_recombination_loop/count2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[4]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[4]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    Series_recombination_loop/count2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[0]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    Series_recombination_loop/count_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[1]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    Series_recombination_loop/count_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[2]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    Series_recombination_loop/count_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[3]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    Series_recombination_loop/count_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TW2out2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.514%)  route 0.819ns (81.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.527     0.412    TWiddle1/AR[0]
    SLICE_X12Y49         FDCE                                         f  TWiddle1/TW2out2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.839    -0.816    TWiddle1/CLK
    SLICE_X12Y49         FDCE                                         r  TWiddle1/TW2out2_reg[0]/C
                         clock pessimism              0.508    -0.308    
                         clock uncertainty            0.074    -0.234    
    SLICE_X12Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.301    TWiddle1/TW2out2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.712    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[0]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.904    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.499    DFTBD_RAMs/DFTBD12_reg[0]
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[1]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.904    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.499    DFTBD_RAMs/DFTBD12_reg[1]
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[2]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[2]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.904    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.499    DFTBD_RAMs/DFTBD12_reg[2]
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[3]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070     7.503    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444     8.493    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[3]/C
                         clock pessimism              0.485     8.977    
                         clock uncertainty           -0.074     8.904    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405     8.499    DFTBD_RAMs/DFTBD12_reg[3]
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[4]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[4]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[5]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[5]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[6]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[6]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.580ns (6.959%)  route 7.754ns (93.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978     7.410    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[7]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[7]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.580ns (7.000%)  route 7.705ns (93.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.929     7.361    DFTBD_RAMs/AR[0]
    SLICE_X48Y20         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y20         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[10]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y20         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[10]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.580ns (7.000%)  route 7.705ns (93.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.543    -0.924    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.776     0.308    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     0.432 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.929     7.361    DFTBD_RAMs/AR[0]
    SLICE_X48Y20         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443     8.492    DFTBD_RAMs/clk_sys
    SLICE_X48Y20         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[11]/C
                         clock pessimism              0.485     8.976    
                         clock uncertainty           -0.074     8.903    
    SLICE_X48Y20         FDCE (Recov_fdce_C_CLR)     -0.405     8.498    DFTBD_RAMs/DFTBD12_reg[11]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  1.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[0]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    Series_recombination_loop/count2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[1]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    Series_recombination_loop/count2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[2]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    Series_recombination_loop/count2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[3]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    Series_recombination_loop/count2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[4]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.193     0.078    Series_recombination_loop/AR[0]
    SLICE_X12Y69         FDCE                                         f  Series_recombination_loop/count2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X12Y69         FDCE                                         r  Series_recombination_loop/count2_reg[4]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X12Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.647    Series_recombination_loop/count2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[0]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    Series_recombination_loop/count_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[1]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    Series_recombination_loop/count_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[2]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    Series_recombination_loop/count_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.504%)  route 0.490ns (72.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.198     0.083    Series_recombination_loop/AR[0]
    SLICE_X14Y71         FDCE                                         f  Series_recombination_loop/count_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.820    -0.835    Series_recombination_loop/clk_sys
    SLICE_X14Y71         FDCE                                         r  Series_recombination_loop/count_delay_reg[3]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    Series_recombination_loop/count_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TW2out2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.514%)  route 0.819ns (81.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.554    -0.593    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.292    -0.160    Series_recombination_loop/FFT_RESETs
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         0.527     0.412    TWiddle1/AR[0]
    SLICE_X12Y49         FDCE                                         f  TWiddle1/TW2out2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.839    -0.816    TWiddle1/CLK
    SLICE_X12Y49         FDCE                                         r  TWiddle1/TW2out2_reg[0]/C
                         clock pessimism              0.508    -0.308    
    SLICE_X12Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.375    TWiddle1/TW2out2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.787    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.029ns  (logic 3.125ns (38.919%)  route 4.904ns (61.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.622    -0.845    Series_recombination_loop/clk_sys
    SLICE_X6Y52          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Series_recombination_loop/FFT_outR_reg[0]/Q
                         net (fo=1, routed)           4.904     4.577    outR_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         2.607     7.184 r  outR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.184    outR[0]
    U8                                                                r  outR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.010ns  (logic 3.137ns (39.168%)  route 4.872ns (60.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.622    -0.845    Series_recombination_loop/clk_sys
    SLICE_X6Y52          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Series_recombination_loop/FFT_outR_reg[2]/Q
                         net (fo=1, routed)           4.872     4.546    outR_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         2.619     7.165 r  outR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.165    outR[2]
    R8                                                                r  outR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 3.144ns (39.259%)  route 4.865ns (60.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.622    -0.845    Series_recombination_loop/clk_sys
    SLICE_X6Y52          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Series_recombination_loop/FFT_outR_reg[3]/Q
                         net (fo=1, routed)           4.865     4.538    outR_OBUF[3]
    T6                   OBUF (Prop_obuf_I_O)         2.626     7.164 r  outR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.164    outR[3]
    T6                                                                r  outR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.980ns  (logic 3.145ns (39.410%)  route 4.835ns (60.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.621    -0.846    Series_recombination_loop/clk_sys
    SLICE_X6Y53          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  Series_recombination_loop/FFT_outR_reg[4]/Q
                         net (fo=1, routed)           4.835     4.507    outR_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         2.627     7.134 r  outR_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.134    outR[4]
    R7                                                                r  outR[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.929ns  (logic 3.155ns (39.789%)  route 4.774ns (60.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.621    -0.846    Series_recombination_loop/clk_sys
    SLICE_X6Y54          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  Series_recombination_loop/FFT_outR_reg[10]/Q
                         net (fo=1, routed)           4.774     4.446    outR_OBUF[10]
    V7                   OBUF (Prop_obuf_I_O)         2.637     7.083 r  outR_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.083    outR[10]
    V7                                                                r  outR[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.882ns  (logic 3.133ns (39.749%)  route 4.749ns (60.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.622    -0.845    Series_recombination_loop/clk_sys
    SLICE_X6Y52          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Series_recombination_loop/FFT_outR_reg[1]/Q
                         net (fo=1, routed)           4.749     4.422    outR_OBUF[1]
    T8                   OBUF (Prop_obuf_I_O)         2.615     7.037 r  outR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.037    outR[1]
    T8                                                                r  outR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.879ns  (logic 3.148ns (39.958%)  route 4.730ns (60.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.621    -0.846    Series_recombination_loop/clk_sys
    SLICE_X6Y53          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  Series_recombination_loop/FFT_outR_reg[6]/Q
                         net (fo=1, routed)           4.730     4.402    outR_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         2.630     7.033 r  outR_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.033    outR[6]
    U7                                                                r  outR[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.819ns  (logic 3.147ns (40.248%)  route 4.672ns (59.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.621    -0.846    Series_recombination_loop/clk_sys
    SLICE_X6Y53          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  Series_recombination_loop/FFT_outR_reg[5]/Q
                         net (fo=1, routed)           4.672     4.344    outR_OBUF[5]
    U6                   OBUF (Prop_obuf_I_O)         2.629     6.973 r  outR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.973    outR[5]
    U6                                                                r  outR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.816ns  (logic 3.153ns (40.334%)  route 4.664ns (59.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.621    -0.846    Series_recombination_loop/clk_sys
    SLICE_X6Y54          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  Series_recombination_loop/FFT_outR_reg[8]/Q
                         net (fo=1, routed)           4.664     4.336    outR_OBUF[8]
    U9                   OBUF (Prop_obuf_I_O)         2.635     6.970 r  outR_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.970    outR[8]
    U9                                                                r  outR[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 3.139ns (40.247%)  route 4.660ns (59.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.621    -0.846    Series_recombination_loop/clk_sys
    SLICE_X6Y55          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  Series_recombination_loop/FFT_outR_reg[12]/Q
                         net (fo=1, routed)           4.660     4.332    outR_OBUF[12]
    R6                   OBUF (Prop_obuf_I_O)         2.621     6.952 r  outR_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.952    outR[12]
    R6                                                                r  outR[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.665ns  (logic 1.280ns (76.875%)  route 0.385ns (23.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X7Y60          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI_reg[13]/Q
                         net (fo=1, routed)           0.385    -0.034    outI_OBUF[13]
    G17                  OBUF (Prop_obuf_I_O)         1.139     1.105 r  outI_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.105    outI[13]
    G17                                                               r  outI[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.297ns (77.082%)  route 0.386ns (22.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X7Y59          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[11]/Q
                         net (fo=1, routed)           0.386    -0.033    outI_OBUF[11]
    H15                  OBUF (Prop_obuf_I_O)         1.156     1.123 r  outI_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.123    outI[11]
    H15                                                               r  outI[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.297ns (77.023%)  route 0.387ns (22.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X7Y60          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI_reg[12]/Q
                         net (fo=1, routed)           0.387    -0.032    outI_OBUF[12]
    J14                  OBUF (Prop_obuf_I_O)         1.156     1.123 r  outI_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.123    outI[12]
    J14                                                               r  outI[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.308ns (77.752%)  route 0.374ns (22.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X7Y58          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[7]/Q
                         net (fo=1, routed)           0.374    -0.044    outI_OBUF[7]
    D18                  OBUF (Prop_obuf_I_O)         1.167     1.123 r  outI_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.123    outI[7]
    D18                                                               r  outI[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.257ns (74.510%)  route 0.430ns (25.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X7Y57          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[0]/Q
                         net (fo=1, routed)           0.430     0.012    outI_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         1.116     1.127 r  outI_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.127    outI[0]
    K16                                                               r  outI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.315ns (77.803%)  route 0.375ns (22.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X7Y59          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[8]/Q
                         net (fo=1, routed)           0.375    -0.043    outI_OBUF[8]
    E18                  OBUF (Prop_obuf_I_O)         1.174     1.130 r  outI_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.130    outI[8]
    E18                                                               r  outI[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.324ns (77.952%)  route 0.374ns (22.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X7Y59          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[10]/Q
                         net (fo=1, routed)           0.374    -0.044    outI_OBUF[10]
    C16                  OBUF (Prop_obuf_I_O)         1.183     1.139 r  outI_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.139    outI[10]
    C16                                                               r  outI[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.286ns (75.253%)  route 0.423ns (24.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.586    -0.561    Series_recombination_loop/clk_sys
    SLICE_X7Y62          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  Series_recombination_loop/FFT_outI_reg[21]/Q
                         net (fo=1, routed)           0.423     0.003    outI_OBUF[21]
    F16                  OBUF (Prop_obuf_I_O)         1.145     1.148 r  outI_OBUF[21]_inst/O
                         net (fo=0)                   0.000     1.148    outI[21]
    F16                                                               r  outI[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.303ns (76.083%)  route 0.410ns (23.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X7Y58          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[6]/Q
                         net (fo=1, routed)           0.410    -0.008    outI_OBUF[6]
    G18                  OBUF (Prop_obuf_I_O)         1.162     1.154 r  outI_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.154    outI[6]
    G18                                                               r  outI[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.275ns (74.393%)  route 0.439ns (25.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X7Y60          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI_reg[14]/Q
                         net (fo=1, routed)           0.439     0.020    outI_OBUF[14]
    H17                  OBUF (Prop_obuf_I_O)         1.134     1.154 r  outI_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.154    outI[14]
    H17                                                               r  outI[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.029ns  (logic 3.125ns (38.919%)  route 4.904ns (61.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.622    -0.845    Series_recombination_loop/clk_sys
    SLICE_X6Y52          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Series_recombination_loop/FFT_outR_reg[0]/Q
                         net (fo=1, routed)           4.904     4.577    outR_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         2.607     7.184 r  outR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.184    outR[0]
    U8                                                                r  outR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.010ns  (logic 3.137ns (39.168%)  route 4.872ns (60.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.622    -0.845    Series_recombination_loop/clk_sys
    SLICE_X6Y52          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Series_recombination_loop/FFT_outR_reg[2]/Q
                         net (fo=1, routed)           4.872     4.546    outR_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         2.619     7.165 r  outR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.165    outR[2]
    R8                                                                r  outR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 3.144ns (39.259%)  route 4.865ns (60.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.622    -0.845    Series_recombination_loop/clk_sys
    SLICE_X6Y52          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Series_recombination_loop/FFT_outR_reg[3]/Q
                         net (fo=1, routed)           4.865     4.538    outR_OBUF[3]
    T6                   OBUF (Prop_obuf_I_O)         2.626     7.164 r  outR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.164    outR[3]
    T6                                                                r  outR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.980ns  (logic 3.145ns (39.410%)  route 4.835ns (60.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.621    -0.846    Series_recombination_loop/clk_sys
    SLICE_X6Y53          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  Series_recombination_loop/FFT_outR_reg[4]/Q
                         net (fo=1, routed)           4.835     4.507    outR_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         2.627     7.134 r  outR_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.134    outR[4]
    R7                                                                r  outR[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.929ns  (logic 3.155ns (39.789%)  route 4.774ns (60.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.621    -0.846    Series_recombination_loop/clk_sys
    SLICE_X6Y54          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  Series_recombination_loop/FFT_outR_reg[10]/Q
                         net (fo=1, routed)           4.774     4.446    outR_OBUF[10]
    V7                   OBUF (Prop_obuf_I_O)         2.637     7.083 r  outR_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.083    outR[10]
    V7                                                                r  outR[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.882ns  (logic 3.133ns (39.749%)  route 4.749ns (60.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.622    -0.845    Series_recombination_loop/clk_sys
    SLICE_X6Y52          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Series_recombination_loop/FFT_outR_reg[1]/Q
                         net (fo=1, routed)           4.749     4.422    outR_OBUF[1]
    T8                   OBUF (Prop_obuf_I_O)         2.615     7.037 r  outR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.037    outR[1]
    T8                                                                r  outR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.879ns  (logic 3.148ns (39.958%)  route 4.730ns (60.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.621    -0.846    Series_recombination_loop/clk_sys
    SLICE_X6Y53          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  Series_recombination_loop/FFT_outR_reg[6]/Q
                         net (fo=1, routed)           4.730     4.402    outR_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         2.630     7.033 r  outR_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.033    outR[6]
    U7                                                                r  outR[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.819ns  (logic 3.147ns (40.248%)  route 4.672ns (59.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.621    -0.846    Series_recombination_loop/clk_sys
    SLICE_X6Y53          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  Series_recombination_loop/FFT_outR_reg[5]/Q
                         net (fo=1, routed)           4.672     4.344    outR_OBUF[5]
    U6                   OBUF (Prop_obuf_I_O)         2.629     6.973 r  outR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.973    outR[5]
    U6                                                                r  outR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.816ns  (logic 3.153ns (40.334%)  route 4.664ns (59.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.621    -0.846    Series_recombination_loop/clk_sys
    SLICE_X6Y54          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  Series_recombination_loop/FFT_outR_reg[8]/Q
                         net (fo=1, routed)           4.664     4.336    outR_OBUF[8]
    U9                   OBUF (Prop_obuf_I_O)         2.635     6.970 r  outR_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.970    outR[8]
    U9                                                                r  outR[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 3.139ns (40.247%)  route 4.660ns (59.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.621    -0.846    Series_recombination_loop/clk_sys
    SLICE_X6Y55          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  Series_recombination_loop/FFT_outR_reg[12]/Q
                         net (fo=1, routed)           4.660     4.332    outR_OBUF[12]
    R6                   OBUF (Prop_obuf_I_O)         2.621     6.952 r  outR_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.952    outR[12]
    R6                                                                r  outR[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.665ns  (logic 1.280ns (76.875%)  route 0.385ns (23.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X7Y60          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI_reg[13]/Q
                         net (fo=1, routed)           0.385    -0.034    outI_OBUF[13]
    G17                  OBUF (Prop_obuf_I_O)         1.139     1.105 r  outI_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.105    outI[13]
    G17                                                               r  outI[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.297ns (77.082%)  route 0.386ns (22.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X7Y59          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[11]/Q
                         net (fo=1, routed)           0.386    -0.033    outI_OBUF[11]
    H15                  OBUF (Prop_obuf_I_O)         1.156     1.123 r  outI_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.123    outI[11]
    H15                                                               r  outI[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.297ns (77.023%)  route 0.387ns (22.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X7Y60          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI_reg[12]/Q
                         net (fo=1, routed)           0.387    -0.032    outI_OBUF[12]
    J14                  OBUF (Prop_obuf_I_O)         1.156     1.123 r  outI_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.123    outI[12]
    J14                                                               r  outI[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.308ns (77.752%)  route 0.374ns (22.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X7Y58          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[7]/Q
                         net (fo=1, routed)           0.374    -0.044    outI_OBUF[7]
    D18                  OBUF (Prop_obuf_I_O)         1.167     1.123 r  outI_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.123    outI[7]
    D18                                                               r  outI[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.257ns (74.510%)  route 0.430ns (25.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X7Y57          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[0]/Q
                         net (fo=1, routed)           0.430     0.012    outI_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         1.116     1.127 r  outI_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.127    outI[0]
    K16                                                               r  outI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.315ns (77.803%)  route 0.375ns (22.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X7Y59          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[8]/Q
                         net (fo=1, routed)           0.375    -0.043    outI_OBUF[8]
    E18                  OBUF (Prop_obuf_I_O)         1.174     1.130 r  outI_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.130    outI[8]
    E18                                                               r  outI[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.324ns (77.952%)  route 0.374ns (22.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X7Y59          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[10]/Q
                         net (fo=1, routed)           0.374    -0.044    outI_OBUF[10]
    C16                  OBUF (Prop_obuf_I_O)         1.183     1.139 r  outI_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.139    outI[10]
    C16                                                               r  outI[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.286ns (75.253%)  route 0.423ns (24.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.586    -0.561    Series_recombination_loop/clk_sys
    SLICE_X7Y62          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  Series_recombination_loop/FFT_outI_reg[21]/Q
                         net (fo=1, routed)           0.423     0.003    outI_OBUF[21]
    F16                  OBUF (Prop_obuf_I_O)         1.145     1.148 r  outI_OBUF[21]_inst/O
                         net (fo=0)                   0.000     1.148    outI[21]
    F16                                                               r  outI[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.303ns (76.083%)  route 0.410ns (23.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X7Y58          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[6]/Q
                         net (fo=1, routed)           0.410    -0.008    outI_OBUF[6]
    G18                  OBUF (Prop_obuf_I_O)         1.162     1.154 r  outI_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.154    outI[6]
    G18                                                               r  outI[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.275ns (74.393%)  route 0.439ns (25.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X7Y60          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI_reg[14]/Q
                         net (fo=1, routed)           0.439     0.020    outI_OBUF[14]
    H17                  OBUF (Prop_obuf_I_O)         1.134     1.154 r  outI_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.154    outI[14]
    H17                                                               r  outI[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_mic_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.585ns (28.543%)  route 3.968ns (71.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          3.396     4.863    input/rst_IBUF
    SLICE_X13Y76         LUT1 (Prop_lut1_I0_O)        0.118     4.981 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.572     5.552    input/E
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.422    -1.530    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CLR
                            (recovery check against rising-edge clock clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.514ns  (logic 1.591ns (28.849%)  route 3.923ns (71.151%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  rst_IBUF_inst/O
                         net (fo=27, routed)          3.396     4.863    input/rst_IBUF
    SLICE_X13Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.987 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.528     5.514    input/read_en_i_2_n_0
    SLICE_X13Y76         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.422    -1.530    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CLR
                            (removal check against rising-edge clock clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.280ns (14.399%)  route 1.663ns (85.601%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.491     1.726    input/rst_IBUF
    SLICE_X13Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.771 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.173     1.943    input/read_en_i_2_n_0
    SLICE_X13Y76         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817    -0.838    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.283ns (14.478%)  route 1.671ns (85.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.491     1.726    input/rst_IBUF
    SLICE_X13Y76         LUT1 (Prop_lut1_I0_O)        0.048     1.774 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.180     1.953    input/E
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817    -0.838    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_mic_clk_wiz_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.585ns (28.543%)  route 3.968ns (71.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          3.396     4.863    input/rst_IBUF
    SLICE_X13Y76         LUT1 (Prop_lut1_I0_O)        0.118     4.981 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.572     5.552    input/E
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.422    -1.530    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CLR
                            (recovery check against rising-edge clock clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.514ns  (logic 1.591ns (28.849%)  route 3.923ns (71.151%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  rst_IBUF_inst/O
                         net (fo=27, routed)          3.396     4.863    input/rst_IBUF
    SLICE_X13Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.987 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.528     5.514    input/read_en_i_2_n_0
    SLICE_X13Y76         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.422    -1.530    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CLR
                            (removal check against rising-edge clock clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.280ns (14.399%)  route 1.663ns (85.601%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.491     1.726    input/rst_IBUF
    SLICE_X13Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.771 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.173     1.943    input/read_en_i_2_n_0
    SLICE_X13Y76         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817    -0.838    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.283ns (14.478%)  route 1.671ns (85.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.491     1.726    input/rst_IBUF
    SLICE_X13Y76         LUT1 (Prop_lut1_I0_O)        0.048     1.774 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.180     1.953    input/E
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817    -0.838    input/MCLK
    SLICE_X13Y76         FDCE                                         r  input/read_en_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0

Max Delay           811 Endpoints
Min Delay           811 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.845ns  (logic 1.591ns (12.385%)  route 11.254ns (87.615%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070    12.845    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444    -1.507    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.845ns  (logic 1.591ns (12.385%)  route 11.254ns (87.615%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070    12.845    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444    -1.507    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[2]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.845ns  (logic 1.591ns (12.385%)  route 11.254ns (87.615%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070    12.845    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444    -1.507    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[3]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.845ns  (logic 1.591ns (12.385%)  route 11.254ns (87.615%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070    12.845    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444    -1.507    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.753ns  (logic 1.591ns (12.474%)  route 11.162ns (87.526%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978    12.753    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443    -1.508    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.753ns  (logic 1.591ns (12.474%)  route 11.162ns (87.526%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978    12.753    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443    -1.508    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.753ns  (logic 1.591ns (12.474%)  route 11.162ns (87.526%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978    12.753    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443    -1.508    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.753ns  (logic 1.591ns (12.474%)  route 11.162ns (87.526%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978    12.753    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443    -1.508    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.704ns  (logic 1.591ns (12.522%)  route 11.113ns (87.478%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.929    12.704    DFTBD_RAMs/AR[0]
    SLICE_X48Y20         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443    -1.508    DFTBD_RAMs/clk_sys
    SLICE_X48Y20         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.704ns  (logic 1.591ns (12.522%)  route 11.113ns (87.478%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.929    12.704    DFTBD_RAMs/AR[0]
    SLICE_X48Y20         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443    -1.508    DFTBD_RAMs/clk_sys
    SLICE_X48Y20         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/buffer_push_reg/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.807ns  (logic 0.235ns (12.994%)  route 1.572ns (87.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.572     1.807    input/rst_IBUF
    SLICE_X14Y75         FDCE                                         f  input/buffer_push_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/buffer_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.280ns (15.426%)  route 1.534ns (84.574%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.534     1.769    input/rst_IBUF
    SLICE_X14Y74         LUT4 (Prop_lut4_I2_O)        0.045     1.814 r  input/buffer_done_i_1/O
                         net (fo=1, routed)           0.000     1.814    input/buffer_done_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  input/buffer_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X14Y74         FDRE                                         r  input/buffer_done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.890ns  (logic 0.280ns (14.806%)  route 1.610ns (85.194%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.610     1.845    input/rst_IBUF
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.045     1.890 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     1.890    input/read_en2_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/FFT_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.022ns  (logic 0.280ns (13.839%)  route 1.742ns (86.161%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.742     1.977    Series_recombination_loop/rst_IBUF
    SLICE_X13Y69         LUT5 (Prop_lut5_I3_O)        0.045     2.022 r  Series_recombination_loop/FFT_RESET_i_1/O
                         net (fo=1, routed)           0.000     2.022    Series_recombination_loop/FFT_RESET_i_1_n_0
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/FFT_ready_reg/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.069ns  (logic 0.235ns (11.350%)  route 1.834ns (88.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.834     2.069    input/rst_IBUF
    SLICE_X13Y70         FDPE                                         f  input/FFT_ready_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.821    -0.834    input/clk_sys
    SLICE_X13Y70         FDPE                                         r  input/FFT_ready_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/FFT_begin_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.121ns  (logic 0.280ns (13.195%)  route 1.841ns (86.805%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.841     2.076    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT6 (Prop_lut6_I4_O)        0.045     2.121 r  Series_recombination_loop/FFT_begin_i_1/O
                         net (fo=1, routed)           0.000     2.121    Series_recombination_loop/FFT_begin_i_1_n_0
    SLICE_X14Y70         FDRE                                         r  Series_recombination_loop/FFT_begin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.821    -0.834    Series_recombination_loop/clk_sys
    SLICE_X14Y70         FDRE                                         r  Series_recombination_loop/FFT_begin_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.146ns  (logic 0.279ns (12.994%)  route 1.867ns (87.006%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.672     1.907    input/rst_IBUF
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.044     1.951 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     2.146    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.146ns  (logic 0.279ns (12.994%)  route 1.867ns (87.006%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.672     1.907    input/rst_IBUF
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.044     1.951 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     2.146    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.146ns  (logic 0.279ns (12.994%)  route 1.867ns (87.006%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.672     1.907    input/rst_IBUF
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.044     1.951 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     2.146    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.146ns  (logic 0.279ns (12.994%)  route 1.867ns (87.006%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.672     1.907    input/rst_IBUF
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.044     1.951 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     2.146    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0_1

Max Delay           811 Endpoints
Min Delay           811 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.845ns  (logic 1.591ns (12.385%)  route 11.254ns (87.615%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070    12.845    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444    -1.507    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.845ns  (logic 1.591ns (12.385%)  route 11.254ns (87.615%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070    12.845    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444    -1.507    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[2]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.845ns  (logic 1.591ns (12.385%)  route 11.254ns (87.615%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070    12.845    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444    -1.507    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[3]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.845ns  (logic 1.591ns (12.385%)  route 11.254ns (87.615%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.070    12.845    DFTBD_RAMs/AR[0]
    SLICE_X48Y18         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.444    -1.507    DFTBD_RAMs/clk_sys
    SLICE_X48Y18         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.753ns  (logic 1.591ns (12.474%)  route 11.162ns (87.526%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978    12.753    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443    -1.508    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.753ns  (logic 1.591ns (12.474%)  route 11.162ns (87.526%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978    12.753    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443    -1.508    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.753ns  (logic 1.591ns (12.474%)  route 11.162ns (87.526%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978    12.753    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443    -1.508    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.753ns  (logic 1.591ns (12.474%)  route 11.162ns (87.526%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.978    12.753    DFTBD_RAMs/AR[0]
    SLICE_X48Y19         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443    -1.508    DFTBD_RAMs/clk_sys
    SLICE_X48Y19         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.704ns  (logic 1.591ns (12.522%)  route 11.113ns (87.478%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.929    12.704    DFTBD_RAMs/AR[0]
    SLICE_X48Y20         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443    -1.508    DFTBD_RAMs/clk_sys
    SLICE_X48Y20         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD12_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.704ns  (logic 1.591ns (12.522%)  route 11.113ns (87.478%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.184     5.651    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.775 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         6.929    12.704    DFTBD_RAMs/AR[0]
    SLICE_X48Y20         FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.443    -1.508    DFTBD_RAMs/clk_sys
    SLICE_X48Y20         FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/buffer_push_reg/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.807ns  (logic 0.235ns (12.994%)  route 1.572ns (87.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.572     1.807    input/rst_IBUF
    SLICE_X14Y75         FDCE                                         f  input/buffer_push_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X14Y75         FDCE                                         r  input/buffer_push_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/buffer_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.280ns (15.426%)  route 1.534ns (84.574%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.534     1.769    input/rst_IBUF
    SLICE_X14Y74         LUT4 (Prop_lut4_I2_O)        0.045     1.814 r  input/buffer_done_i_1/O
                         net (fo=1, routed)           0.000     1.814    input/buffer_done_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  input/buffer_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X14Y74         FDRE                                         r  input/buffer_done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.890ns  (logic 0.280ns (14.806%)  route 1.610ns (85.194%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.610     1.845    input/rst_IBUF
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.045     1.890 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     1.890    input/read_en2_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X14Y74         FDRE                                         r  input/read_en2_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/FFT_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.022ns  (logic 0.280ns (13.839%)  route 1.742ns (86.161%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.742     1.977    Series_recombination_loop/rst_IBUF
    SLICE_X13Y69         LUT5 (Prop_lut5_I3_O)        0.045     2.022 r  Series_recombination_loop/FFT_RESET_i_1/O
                         net (fo=1, routed)           0.000     2.022    Series_recombination_loop/FFT_RESET_i_1_n_0
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.822    -0.833    Series_recombination_loop/clk_sys
    SLICE_X13Y69         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/FFT_ready_reg/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.069ns  (logic 0.235ns (11.350%)  route 1.834ns (88.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.834     2.069    input/rst_IBUF
    SLICE_X13Y70         FDPE                                         f  input/FFT_ready_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.821    -0.834    input/clk_sys
    SLICE_X13Y70         FDPE                                         r  input/FFT_ready_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/FFT_begin_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.121ns  (logic 0.280ns (13.195%)  route 1.841ns (86.805%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.841     2.076    Series_recombination_loop/rst_IBUF
    SLICE_X14Y70         LUT6 (Prop_lut6_I4_O)        0.045     2.121 r  Series_recombination_loop/FFT_begin_i_1/O
                         net (fo=1, routed)           0.000     2.121    Series_recombination_loop/FFT_begin_i_1_n_0
    SLICE_X14Y70         FDRE                                         r  Series_recombination_loop/FFT_begin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.821    -0.834    Series_recombination_loop/clk_sys
    SLICE_X14Y70         FDRE                                         r  Series_recombination_loop/FFT_begin_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.146ns  (logic 0.279ns (12.994%)  route 1.867ns (87.006%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.672     1.907    input/rst_IBUF
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.044     1.951 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     2.146    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.146ns  (logic 0.279ns (12.994%)  route 1.867ns (87.006%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.672     1.907    input/rst_IBUF
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.044     1.951 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     2.146    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.146ns  (logic 0.279ns (12.994%)  route 1.867ns (87.006%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.672     1.907    input/rst_IBUF
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.044     1.951 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     2.146    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.146ns  (logic 0.279ns (12.994%)  route 1.867ns (87.006%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.672     1.907    input/rst_IBUF
    SLICE_X14Y74         LUT3 (Prop_lut3_I1_O)        0.044     1.951 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.195     2.146    input/count0
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.816    -0.839    input/clk_sys
    SLICE_X15Y75         FDRE                                         r  input/count_reg[3]/C





