================================================================================ 
Commit: e0c3357abc3407bf924ddad86827b1315d48802a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:12:31 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL][PNP] BIOS ignores XmlCli/flash settings and uses implicit logic on multiple BIOS knobs (IDC Gaming Lab)"

This reverts commit b76b960e91c846aa79a6d39f6e48d2749960b629.

The original code will cause can't boot to OS in ADL-S RVP S07.

Hsd-es-id: 15011168852
Original commit date: Mon May 2 20:36:52 2022 +0800
Change-Id: I83b1c207139b936241e1d3729e9eae052694267c
Original commit hash: 6fb8ca2a5b275a976e4a403e72b5e0d9e453d2ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: f21f112b8c6b9a0285ee9115b1baaa9a41d391bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:12:28 2022 +0800 
-------------------------------------------------------------------------------- 
PlatformPkg/AMT: Klocwork scan issue found in NvmeSecureErase.c

Issue: After secure erase bug fixed, Klocwork scans a new issue in NvmeSecureErase.c
Solution: Initialize local variable.

Original commit date: Fri Apr 29 15:37:01 2022 +0800
Change-Id: I03abe1871a8979f9b8186ca40741d75048ef7ecd
Original commit hash: 47c1bcad0e2eb0bf547a3c7369a65a02a20b89e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c

================================================================================ 
Commit: 6dddf7383b48aca05bb8cfca343213afea37f67f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:12:27 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.230

(cherry picked from commit 9c29aacfe9df7a4abaa6b2db06d8d035e14787be)

Mon May 2 02:36:27 2022 +0000
Original commit date: Mon May 2 02:36:27 2022 +0000
Original commit hash: fdf2676883e89c4d244f4f7454f9ff042d02cebd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c44b62bb4780d5e35d90563172aa6d1b931cc872 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:12:25 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011164295][LPDDR5] tMRRMRW calculation update for LP5 BG mode

[Feature Description]
tMRRMRW calculation update for LP5 BG mode

[Resolution]
tMRRMRW calculation update for LP5 BG mode.
tMRRMRW =
RL +BL/n_max+ Max[ RU(tWCKDQO(max)/tCK),
RD(tWCKPST(max)/tCK) ] + 2

[Impacted Area]
LP5 BG mode tMRRMRW

[Register Impacted]
MC

Hsd-es-id: 15011164295
Original commit date: Sun May 1 22:15:35 2022 +0800
Change-Id: I202b72c7d563e15b0b2e4e9f90bb456a7f9719b9
Original commit hash: 7a15c5e8cb9fac279a3eb1e2544083555d8c140f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: d68fdcb2a54e90a86f86eedee814af1657c3147e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:12:22 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3187_00

(cherry picked from commit 5d48ae506d191caa8c4cb1043c1f10bb6e449921)

Sun May 1 08:46:51 2022 -0700
Original commit date: Sun May 1 08:46:51 2022 -0700
Original commit hash: 12754f40479ce4b3472a5c38d4402dab0fb571c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 677540f5f8b659ff79748a7c9f5a32bae8d79f71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:12:21 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 15

(cherry picked from commit 447f0538fb2a0cd35d2971e979e1ccd5e9509003)

Sun May 1 01:21:34 2022 -0700
Original commit date: Sun May 1 01:21:34 2022 -0700
Original commit hash: f345ecde93f7fdb3397e4a8c2a6485787cfffe86

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 49a41cced7e9d256f2d622fa83e94c852962bba1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:12:16 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3186_00

(cherry picked from commit 02f527007af854f20adfa3d0886a7bca63e544de)

Sat Apr 30 08:46:35 2022 -0700
Original commit date: Sat Apr 30 08:46:35 2022 -0700
Original commit hash: 9bef7e43a8562d03ff382ac4c0d1c90c70dfd101

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 61e8072c0cec3324cb18214fe7b95eb377ca8c9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:12:14 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 14

(cherry picked from commit 64de79ea16f1f8f3a3fd1c8e62a1edb9c0c59257)

Sat Apr 30 01:26:04 2022 -0700
Original commit date: Sat Apr 30 01:26:04 2022 -0700
Original commit hash: f60ffbeb00e8b0e19a59a34c8eb91da2a68c0264

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8407d9d6240f5bb182b1a8553b77ffee79ea51e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:12:10 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.229

(cherry picked from commit 1bd2a7ce60db7412cc85f621dd13ec1a9363f5f1)

Sat Apr 30 03:32:15 2022 +0000
Original commit date: Sat Apr 30 03:32:15 2022 +0000
Original commit hash: 6a1e3371267ffecc914c28d62eaf82471f549777

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f013ce5555d7c8b27b87136fe2c9014e51e3fe0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:12:08 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S | OC ][ise][15011131844] Overclocking: Extend MAX Freq to 12800

[Title]
Support DDR5 ratio limits to 12800 MT/s

[Resoltuion]
Add defines and extend FreqTable.

[Impacted Platform]
ADL ALL.

Hsd-es-id: 15011131844
Original commit date: Wed Apr 27 09:09:37 2022 +0800
Change-Id: I1bb570422dc3efcae7faf70c1e68fac291b5212f
Original commit hash: 2ed1d4240591b2f8c445b533bb1abef072dc877e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 05a15a108ecf301a28ccdb43c665e1620eeb2cf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:12:06 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.228

(cherry picked from commit 99eef50050378fafdc86f2294ebb457c6bf631e5)

Sat Apr 30 03:01:56 2022 +0000
Original commit date: Sat Apr 30 03:01:56 2022 +0000
Original commit hash: ad729496a1bc9122d05ddce95ded89252876fbee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eae9fca92c0726bf6cee7837313c152d02e3aa32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:12:01 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3185_00

(cherry picked from commit f6c00d7ce092f709644aaa20b78ab01540a6a01f)

Fri Apr 29 08:47:05 2022 -0700
Original commit date: Fri Apr 29 08:47:05 2022 -0700
Original commit hash: e44b27075e58f20e0fa2885cb771175cb2120b10

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 011004913af30c31335e211516943064b5567712 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:12:00 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Bluetooth LE Audio support

Add option to configure BT Low Energy over feature mask.

Hsd-es-id: 18020909658
Original commit date: Fri Apr 29 16:43:26 2022 +0200
Change-Id: I0f9903ef2ad0cfad303f8677ed58feca7641cd42
Original commit hash: d9c9a94ac457d476967a1368dca0e1e0cbe8236f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 723c7a1e394863ebc1782bf5977050bc66d44daf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:57 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N] Fix the KlocWork issue on EMMC driver

1. Fix NULL pointer check dereferenced issues.

Hsd-es-id: 16016528592
Original commit date: Fri Apr 29 12:21:07 2022 +0800
Change-Id: Iad1c24affe030aad2ac10e640136dd4f26289140
Original commit hash: 6e425b0f6afe3cfac9c688dc77c6af5861fbb9dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Emmc/EmmcBlockIoPei/EmmcHcMem.c

================================================================================ 
Commit: 6b85a198a988db5838600e8f2ca7ba5fa33a2765 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:55 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Set HTTP DNS Retry PCDs

Currently the HTTP DNS Retry Interval is 2 second and no retry attempt.
The DNS request may be failed if network enviroment is not good.
This change is to fix this problem:
Set HTTP DNS Retry Interval to 5s.
Set HTTP DNS Retry Count to 5.

Hsd-es-id: 16016431365
Original commit date: Thu Mar 31 18:36:33 2022 +0800
Change-Id: I33f75af9994075f59a191c33fd708adf19393f10
Original commit hash: d5fcc62a5d6f5bb734c50decbc606b9a0a4474c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 00842ccbbdfc28d47a5a378405d4c7dc25ad4488 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:52 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.227

(cherry picked from commit 5ecc07606f9a2d706bd52927ae4c50fe4d866ce7)

Fri Apr 29 08:52:10 2022 +0000
Original commit date: Fri Apr 29 08:52:10 2022 +0000
Original commit hash: 2e6163a8a09d49433d653e2135942c3bd1afb96a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e1ca359711a69cdf0b263a9f4b0ec6e9f3f3d90d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:50 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 13

(cherry picked from commit 40b010108a5e3a74260728241f4f474b044dd56e)

Fri Apr 29 01:21:58 2022 -0700
Original commit date: Fri Apr 29 01:21:58 2022 -0700
Original commit hash: 17faf12a87c9bb78c22bbb89267c13b516a1c8e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7218196d59be8e3b03f2e9b4468970aabde5eefe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:49 2022 +0800 
-------------------------------------------------------------------------------- 
RPE: Add support of OEM Customization Enabling Hooks

Add an example of dump OEM Custom Action parameter.

Also fix a bug about set RPE action order according platform.
Also fix some code style issue.
And fix an issue about double free buffer when RpeInitialize() failed.

Original commit date: Fri Mar 18 00:41:17 2022 +0800
Change-Id: I8c2fc67045316e6d20f8866cdc1432167260f7f2
Original commit hash: 4950edc78427a3e8cdfccf23abb271d6fb00dca5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Features/Rpe/Include/Library/RpeOemCustomLib.h
AlderLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
AlderLakePlatSamplePkg/Features/Rpe/Include/RpeParameter.h
AlderLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c
AlderLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.inf
AlderLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.h
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 2ffeca82cb862667dcb2e06fc69a65ce51d4e89e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:44 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] SUT boot failed with recovery BSoD when disabling SMBus controller

Change : Removed not required depex that caused this issue.

Hsd-es-id: 16016533723
Original commit date: Fri Apr 29 10:52:08 2022 +0530
Change-Id: Ia39894391edc6da8af52bd3ce7fee0aa3118269d
Original commit hash: 3f51aed7445eb2265d6ed7ef2c68494d8ed6d0d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 9e844fb8d1e70d11c04a48fe1d54f5753a3e8594 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:40 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL][PNP] BIOS ignores XmlCli/flash settings and uses implicit logic on multiple BIOS knobs (IDC Gaming Lab)

- Add C6DRAM/TmeEnable/SAGV into SkipPatchSet
- Assign question ID > 0x8000 to these BIOS knobs
- xmlcli will recognize question ID and set BIT7
- BIOS to check once BIT7 set, then skip patch table process

Hsd-es-id: 15011076417
Original commit date: Thu Apr 21 19:24:18 2022 +0800
Change-Id: Ied072e00810ccaa405222e7e6a15dd1e98b854fd
Original commit hash: 54d43c00608320dea707fee67a645689e5904648

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 70fbbe39b31383e4d3957743129131548e963392 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:37 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][15011132158][ALL]: CTE updates and fixes

[Feature Description]
CTE updates and fixes

[Resolution]
1, fix log message in GetVrefOffsetLimits
2, fix marginByte for RcvEna during CTE
3, lower RxIoTclInit for bgmode in CTE to shorten rdlvl training time.
4, fix CTE build issue
5, fix CTE postsim error on Wcksecondconfig for Ddr5

Hsd-es-id: 15011132158
Original commit date: Mon Apr 18 12:39:36 2022 +0800
Change-Id: I25b497314fb298175baa4522e1d35016034a9784
Original commit hash: 7a9c9f06ab0a5e2a577b486d861df7525aeefd8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 657a7052dc35e0297ccf8523cb8a70a1446204f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:35 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.226

(cherry picked from commit 837d504556180adadc213cf7346b157add31b078)

Fri Apr 29 02:10:57 2022 +0000
Original commit date: Fri Apr 29 02:10:57 2022 +0000
Original commit hash: 69f4900c8cae7c779a1a0d97001a1bfc3c8dc081

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6f4664554d1ff2e70614f6d707adef1ef2f72965 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:33 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011138300][ADLN | LPDDR5] VDDQ=0.8V for 2400G4 and enable DCM

[Feature Description]
VDDQ=0.8V for 2400G4 and enable DCM

[Resolution]
VDDQ=0.8V for 2400G4 and enable DCM

[Impacted Area]
LPDDR5 VDDQ

[Register Impacted]
PHY

Hsd-es-id: 15011138300
Original commit date: Mon Feb 28 10:03:46 2022 +0800
Change-Id: Ia9618246532f05daca51d6201d582ea14ea4c44c
Original commit hash: a22b00fe4fe975406f3ddcae1c7258d93f710ef8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: e8e97c9c3f948d235bd172864755f71a8e019ae0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:30 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3184_00

(cherry picked from commit 8b6961e71df9c7fa5f6484ae78f1cf66121cb700)

Thu Apr 28 08:46:41 2022 -0700
Original commit date: Thu Apr 28 08:46:41 2022 -0700
Original commit hash: c5ec34bf8ccfbbc31800758900312c6e4d33e50f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: da196bba08c61433575cafb15387cfdea7c375c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:28 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-Px][RPL-P][TCSS] Enable USB3.2_2x2

Clear HOST_CTRL_SSP_PORT_CONFIG register

Hsd-es-id: 18021671145
Original commit date: Thu Apr 21 12:58:40 2022 +0200
Change-Id: I1ebe39ef800292436ed852ff2b2b04cede48f8c0
Original commit hash: a63c1ddd36020037bbe385711569ed9e89919b2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c

================================================================================ 
Commit: a1f3f665d98aba6177dff5cde421618fda3e0517 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:26 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 12

(cherry picked from commit 49236e0ed92b96c7aca06f4872e5ef9fd0d7b097)

Thu Apr 28 01:21:47 2022 -0700
Original commit date: Thu Apr 28 01:21:47 2022 -0700
Original commit hash: b4a53cf35135ad9b147d8427d297296d309a109a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 14952096f74f7bdacbec78f80cb5873a35c85d73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:23 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Setup menu Option "PchPcieForceLtrOverride" no function.

Remove setup menu Option "PchPcieForceLtrOverride"

Hsd-es-id: 15011137043
Original commit date: Wed Apr 27 17:19:39 2022 +0800
Change-Id: Ib03bacf264d36d2203d6cf684e139c75b0f9eb1b
Original commit hash: 6dbb6aea8e7f5125c73affc1b061558c1a728d09

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: dd1d6ab5f3730ea1650c7e5f77695c59abb17ca1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:20 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3183_00

(cherry picked from commit d9cfd7be2712b0a70bd62b37288636d4121160f7)

Wed Apr 27 08:46:28 2022 -0700
Original commit date: Wed Apr 27 08:46:28 2022 -0700
Original commit hash: 9fa183672707939357b390e163f3ff00f8cc7ebb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 14cbce983dc9e95730a557e114ecaec6d32de71a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:19 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.225

(cherry picked from commit bcc63a9d06b6e459882a14b39990c4abc3be4d2c)

Wed Apr 27 10:01:24 2022 +0000
Original commit date: Wed Apr 27 10:01:24 2022 +0000
Original commit hash: 73fb860045bc3096afec8eb9e5c7874f96a61b3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09cb9f3fda95368897959c67a49e9770309ae77c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:17 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011122323][ADL-S ADL-P ADL-M | DDR5] Set MPC (MR32 MR33 MR34 ) per rank in SAGV MRS FSM storage.
[Feature Description]
Set MPC (MR32 MR33 MR34 ) per rank in SAGV MRS FSM storage.

[Resolution]
Set MPC (MR32 MR33 MR34 ) per rank in SAGV MRS FSM storage.
1. Make the MR address to UINT16.
2. Set the perrank filed in MRS FSM control CR for MPCs that target MR32, MR33 and MR34.
It's to solve the issue that the MR33/MR34 in D1 may have incorrect value after SAGV toggling or fast boot with DDR5 2DPC configuration when D0 and D1 are set with different value in MR33 and MR34.

[Impacted Area]
DDR5 ODT

[Register Impacted]
DRAM

Hsd-es-id: 15011122323
Original commit date: Sun Apr 24 23:20:33 2022 +0800
Change-Id: Ic9f9d4520f18a4fbe4411452e3f0ed0ff8aaabc1
Original commit hash: 313603eb7d15daacea9a65cdbecf929052e212ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: 336ca97a7da4df3f26aef72732cea7a8d3cfa1ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:15 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[PCH] Setup menu Option "PchPcieForceLtrOverride" no function."

Wed Apr 27 17:08:59 2022 +0800
Original commit date: Wed Apr 27 17:08:59 2022 +0800
Original commit hash: ee384acbca2b271ee664d22333afd3aa76524650

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 604f2426deec3dc098534fadc437309d0dda8f2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:14 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Setup menu Option "PchPcieForceLtrOverride" no function.

Remove setup menu Option "PchPcieForceLtrOverride"

Hsd-es-id: 15011137043
Original commit date: Wed Apr 27 14:07:21 2022 +0800
Change-Id: I2a7bb50326b612e38fffd7d09b704c4fb4350c9a
Original commit hash: 63b908371a33fd8bd21267049d8712a65f5e2145

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 9ef5b56fa2139441f2f8340d4b0fd5d5c37b14a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:12 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 11

(cherry picked from commit fd4cf2040126fae8cab181d50e813c654fd706c1)

Wed Apr 27 01:21:47 2022 -0700
Original commit date: Wed Apr 27 01:21:47 2022 -0700
Original commit hash: f3b9901b4ca8c998c26ea2e8326d1f125fb39b42

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 337b9ca1c7fd6e900a2969d060ada4345cba2831 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:10 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P]PowerMeter Support for RPL-P HSIO RVP

Based on RPL-P LP5 RVP, change Device 4 - Channel 4 to "PCIE_3P3_SLOT1".

Hsd-es-id: 15011137903
Original commit date: Wed Apr 27 14:37:53 2022 +0800
Change-Id: Ifeb91f4ce390ec0466189e0e0dbeeac2edb82544
Original commit hash: 0aedbfb0c020b039d7a236674d3a56df8f4ef364

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: 4bf9ee7dc2df1457f45d5a8792abc020afc58dbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:09 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx] Fix incorrect AC/DC loadlines issue caused by not found Sku

The issue is caused by the 4 DIDs not mapped for corresponding SKUs.

Hsd-es-id: 15011130330
Original commit date: Tue Apr 26 18:17:30 2022 +0800
Change-Id: I5780e6b1b61891ceb70fc85831dae30f04ce013b
Original commit hash: ce2ebb09ff4291b694c9ae55b9cdc11b941c72cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: be06c43f488fdd7ffe35fe4362e48f4d6dd38d89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:06 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.224

(cherry picked from commit 9ffe3a48a8c1f797e81948ce04de15c6c94aea4b)

Tue Apr 26 16:22:24 2022 +0000
Original commit date: Tue Apr 26 16:22:24 2022 +0000
Original commit hash: 3ac01d671c971b1fd1462a002fc169c7f72cd7bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e27041e293e8dd4a8d28a11d65d64bca19b0caff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:04 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P ADL-M | LP5] Less RMT margins observed at higher frequency points on customer systems.

[Issue Description]
RMT margins were couple of ticks off from baseline for 5200G4 frequency point with mrc ver3.128.

[Resolution]
- Disable RxDFE Tap2

Additional improvements that helps for higher speed (6000G4) as well:
- Update RCOMP target values for LP5 high frequencies.
- Set InitialFwdClkOffsetPs to 96 ps.
- Set DRAM SoC ODT to 48 Ohms.
- Run PerBit RdTP/RdTN during 'Weak Read Timing Centering' for frequencies > 5200 MHz.

[Impacted Area]
ADL-P ADL-M | LP5

[Registers impacted]
MC [] Phy [X] Both []

Hsd-es-id: 22014725442
Original commit date: Tue Apr 26 19:03:09 2022 +0530
Change-Id: I51b34e80bbcf6da4b31b44c67ab784ee395d8efa
Original commit hash: ccb829964608528612522de29ae8ab8e62423787

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 57e62bcd11ba96c1d7e69cd1bb997711bab07950 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:01 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3182_00

(cherry picked from commit 4512c4c978bdd57caf05e45960c87a25adf13a9b)

Tue Apr 26 08:46:24 2022 -0700
Original commit date: Tue Apr 26 08:46:24 2022 -0700
Original commit hash: 99f498c992ac112172122dfcd3c586dfe4dda382

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 033d50f220b0538481fe7ed34234ead5cae59a4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:11:00 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.223

(cherry picked from commit a89a77688ed620ca57b866fa79ace5132f51c1e6)

Tue Apr 26 14:33:01 2022 +0000
Original commit date: Tue Apr 26 14:33:01 2022 +0000
Original commit hash: d0dee9f4cc8e8519a79e5207b81ae581880212af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ca90a519a70ef0d89c7b3d7aac75f7093bf6187d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:58 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011130288][All] MC SAGV save size update

[Feature Description]
MC SAGV save size update

[Resolution]
MC SAGV save size increases 24 bytes.

[Impacted Area]
MC CSR save and restore

[Register Impacted]
MC

Hsd-es-id: 15011130288
Original commit date: Tue Apr 26 19:45:23 2022 +0800
Change-Id: I39d0eec569fe5e688884d647706cb0f75ba00369
Original commit hash: ded48593249caaa82cd4ea99adad9d81da0e8998

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h

================================================================================ 
Commit: 46e6c7cda9c9b87f676b57e35e352e08707a4ced 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:56 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Update of xHCI LTR parameter

Updated xHCI LTR

Hsd-es-id: 16016483845
Original commit date: Mon Apr 25 21:09:23 2022 +0200
Change-Id: I187dd381917096ab45173148e1f27792209f7123
Original commit hash: 47cd2f158d88ae12a1bc499e1dff960500f3454a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 70618d451acdbf0f6e55c9ba88d2fcef56b0d3d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:53 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N]:Update MSR to 0x1AD for Atom core

-Update legacy msr for turbo ratio limit and cores for atom only cores.

Hsd-es-id: 16016289804
Original commit date: Tue Apr 5 16:46:03 2022 +0530
Change-Id: I13b8c22db1880a2f69e04ab7a9bf464613d8c126
Original commit hash: c0f9193b324d0ea2e61cd96796912b8734546bca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 255b3c0217613f778f05de39947b39d5e4762967 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:50 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-SBGA] Add new BOM ID for 1 DPC and 1 DPC PPV sku

Previously, RPL-SB6 is 1DPC PPV SKU (BOM ID =001)
Currently, RPL-SB6 is 1DPC Regular SKU(BOM ID =001)
and RPL-SB7 is 1DPC PPV SKU (BOM ID =010)

Hsd-es-id: 15011118712
Original commit date: Tue Apr 26 15:20:03 2022 +0800
Change-Id: Ibafb15e82026f123af8d0f7d0d40759710116c28
Original commit hash: 7adc226de1a2134e23b55a1dfb000ab83031c7b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: c3623837e5d101acfb2c2988e0119d0ac9c06f57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:48 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Hsio: Remove Mbp Hob dependency in Chipset init sync

Chipset init sync to check SkipMbpHob, if Mbp hob is not available use
ICC_READ_FROM_MPHY_CMD HECI.

Hsd-es-id: 16016478186
Original commit date: Mon Apr 25 10:40:23 2022 +0530
Change-Id: I6921baa19cfe248d66496f07ac2ffc10aa35b120
Original commit hash: 90130f446864313c67f98d9572ca7f0972dfd462

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c

================================================================================ 
Commit: c106fa8d625f4e2f8ce90c692014a9b9a5284ca0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 10

(cherry picked from commit 9099361c096e7d01100d5fdd8c79295e3c9ef6a1)

Tue Apr 26 01:22:08 2022 -0700
Original commit date: Tue Apr 26 01:22:08 2022 -0700
Original commit hash: 6980264bec0a8d75bff210fb97d251e7244129f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: eb7ca886461f6aab174b6dc6a2a66975bbb33ead 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:44 2022 +0800 
-------------------------------------------------------------------------------- 
PlatformPkg/RPE: SATA SSD erase is failing with OPAL feature enabled after BIOS v3177

Issue: SATA SSD erase with OPAL feature is failing due to wrong condition check.
Solution: Perform erase in post erase if SATA SSD enables OPAL feature.

Original commit date: Mon Apr 25 11:08:33 2022 +0800
Change-Id: Ia696b7c38bc7ce3124f25321d0fdad24980e1684
Original commit hash: d4e4c474d328542e366920f374f860cb07283217

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c

================================================================================ 
Commit: 95404d0154d2fdbea97c1f79b6aaf9424c7f8c9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:42 2022 +0800 
-------------------------------------------------------------------------------- 
KeemBay RTD3-SR support on CPU SSD1 port

Add KeemBay RTD3-SelfRefesh support on CPU SSD1 port on RPL-P RVP.

Hsd-es-id: 16016477185
Original commit date: Wed Apr 20 15:05:37 2022 +0800
Change-Id: I76daaeffdb9fedca229f3faa2b6a7602018f6c26
Original commit hash: 695e6e6479ce6bd0520ff31ecd2dac31e0612ee7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl

================================================================================ 
Commit: 4b105866eb871e16578e00b24e753a644bc4bc90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:38 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3181_00

(cherry picked from commit 0f8e46aeca1d0c35fd9293f70a3453108a907704)

Mon Apr 25 08:46:45 2022 -0700
Original commit date: Mon Apr 25 08:46:45 2022 -0700
Original commit hash: ac300c13ec2d6ed44e6416379d1c5c7a10a81b2e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 56495abaeecd93c4f651858100d1738d5b1695a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:35 2022 +0800 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - PSR support

Add a dynamic PCD PcdIsPsrSupported for the switch of PSR.
(PSR feature should not be exposed to Native ADL-S + ADP-S SKU)

Hsd-es-id: 15010896877
Original commit date: Fri Apr 22 14:21:39 2022 +0800
Change-Id: I9eb105ad6859dbbd4f0c67a2cd2eda57428bb4c7
Original commit hash: 9f1b7bbad048233a962b70fd76bbf9581056a9f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.inf
Features/Manageability/PsrFeaturePkg/PsrFeaturePkg.dec

================================================================================ 
Commit: 2ed61d3967df41b8e436acebb5198a3bd32b16f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:30 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 9

(cherry picked from commit 06277086477b1d90c21a091d19dd0044160adfb4)

Mon Apr 25 01:21:50 2022 -0700
Original commit date: Mon Apr 25 01:21:50 2022 -0700
Original commit hash: 4732e111a9ddfba372dbc6043b7abe4aea07bd71

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 84d54c791f893ae2a71dbcbfd93e01e5d3981c9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:29 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P]: Revert: Modify camera BIOS default setting for RPL-P
Revert: Modify camera BIOS default setting for RPL-P.

Hsd-es-id: 16016347694
Original commit date: Mon Apr 25 14:56:34 2022 +0800
Change-Id: I0989eafdeeeaded2b49c25bb6492dcd80b217a4e
Original commit hash: bd7fb55b36086a021fac52ed9b7e9df09137deef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 498c9287024f501750568bdaf25958a807803edf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:27 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P]: Revert: Modify camera BIOS default setting for RPL-P

Revert: Modify camera BIOS default setting for RPL-P.

Hsd-es-id: 16016347694
Original commit date: Mon Apr 25 13:07:28 2022 +0800
Change-Id: I432cd18adcb52cbd33618483de9db2fbe2f440ac
Original commit hash: a444f64f4a8131ff43c63dbc5faf5ac33ae4ed86

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/MipiCameraRpl.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 062313107d6fed85db97ac4c66b146c132134e5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:23 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3177_00

(cherry picked from commit 4464fd7d7dbdcf982cc0b6e9bf724937c5637c1a)

Sun Apr 24 16:09:50 2022 -0700
Original commit date: Sun Apr 24 16:09:50 2022 -0700
Original commit hash: cb316fa8b96690706ed4462766fb7e6138aeef45

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d07b234b98bd1990283c93da3bef926338012a62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:22 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 8

(cherry picked from commit e112f3004232f57168185dcefec2ae6a2f302c46)

Sun Apr 24 01:21:46 2022 -0700
Original commit date: Sun Apr 24 01:21:46 2022 -0700
Original commit hash: e6d6cb0c9f94e6e40cd9bb81d86535364e846192

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1641faf5ee4c1c298492c3405fe7ca9af05d1dc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:19 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3176_00

(cherry picked from commit dadfea2a5bf1c5dfdf88e01b1dec541d967000e2)

Sat Apr 23 08:47:05 2022 -0700
Original commit date: Sat Apr 23 08:47:05 2022 -0700
Original commit hash: ff559ac74a16c947fb6d42140563c233d55a075a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e89ef789548c1e76f863f9c004f1aa02b065cc10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:17 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 7

(cherry picked from commit 8e577c5d90b08064b4ec619e9d3dcebf13d3b7ab)

Sat Apr 23 01:25:35 2022 -0700
Original commit date: Sat Apr 23 01:25:35 2022 -0700
Original commit hash: 1ded6bbddd2671b2a05f3432d1934df679c12d63

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c75aa9030654d08d6ad9519e7a3a0dfdae59383c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:14 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] QuickSPI UEFI driver Zero out some THC Registers

- Updated QuickSpi SetFrequency function
- Fixed QuickSpiLibCleanUp and moved to Field based cleanup

Hsd-es-id: 22014968859
Original commit date: Wed Apr 20 16:42:26 2022 -0700
Change-Id: Icef959f42ee25102f219af2021bdfbba54d20fc9
Original commit hash: f476e8f3cba57ccc7f0733bd02b0ad49ea4e5dac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h

================================================================================ 
Commit: 36d9c578c9ef582c428c0ccd1f8154567073dd93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:12 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3175_00

(cherry picked from commit 990d51914c43ecd74de74827d29666f0c370454a)

Fri Apr 22 08:46:31 2022 -0700
Original commit date: Fri Apr 22 08:46:31 2022 -0700
Original commit hash: ae30b7f0f7e36b1368536fded04693d70210bea8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bacb8d5d4946c609135185b7af0d49b37862cd7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:09 2022 +0800 
-------------------------------------------------------------------------------- 
SSD erase is failing with Intel SATA SSD when display is connected to GFX card.
AMT_086 BIOS didn't perform RPE correctly

Issue: 1. dGFX card is connected after END_OF_DXE due to defer 3rd party driver feature, and the SATA frozen bit is set in END_OF_DXE event.
2. In RPE AMT_086 test case, wrong password is given through remote host, and system tries the wrong password multiple times to reach password max retry count.
The password retry count is not cleared in warm reset.
Solution: 1. Seperate erase process to two parts: before END_OF_DXE and after all console connected.
Devices without password protection need to be erased before devices are lock in END_OF_DXE event.
Devices with password protection can be deferred after all console out are connected since password input/erase result requires display on screen.
2. If password is given from remote host, try only once and trigger cold reset to reset max retry count.

Original commit date: Tue Apr 19 10:37:28 2022 +0800
Change-Id: I333291d1b3177d79f625a43ae35780ade7df4cff
Original commit hash: 98b509de9ef6bb9d70e1a42a6799eeebc7833b22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Include/Library/SecureEraseDxeLib.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/OpalSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/OpalSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseCommon.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SimulatedSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SimulatedSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.h
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureEraseDxe.inf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/AmtSetup.uni
AlderLakePlatSamplePkg/Setup/MeSetup.uni
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: c7105578fcd64ce594b0bff41f0812aee66e5782 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:07 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.222

(cherry picked from commit a364e7989ff6bb6bb0c800874c846c5001925301)

Fri Apr 22 09:31:51 2022 +0000
Original commit date: Fri Apr 22 09:31:51 2022 +0000
Original commit hash: 994df3deab6e8e10197c04166a9110a954743411

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f648afa7e929207cfba8bab928d4944309e769b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:05 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011098868] HSIO LP4 RVP - Board Support

[Feature Description]
HSIO LP4 RVP - Board Support

[Resolution]
1. add spd, dqdqs mapping, spd address for mini bios
2. add spd for full bios

[Impacted Area]
spd, dqdqs mapping

Register Impacted: NA

Hsd-es-id: 15011098868
Original commit date: Tue Apr 12 17:22:16 2022 +0800
Change-Id: If205579ab032509936c4ffa2bddb42fcf709b70f
Original commit hash: 3e6f59e1b2248c2977f9f051563fcd7d9765c860

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPDqMap.dsc

================================================================================ 
Commit: ec017948d8d4656c733ef3d1c7aa625c6f574bca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:04 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 6

(cherry picked from commit 51530c189f89b7baa6e83042a12e26a9483ecd84)

Fri Apr 22 01:22:14 2022 -0700
Original commit date: Fri Apr 22 01:22:14 2022 -0700
Original commit hash: 2ff159a60a503ddbecd7de52bf31869c49ba5843

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3f4308961109fc64a2d16519ebf6ac9f81b6ff55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:02 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] PPO BIOS hangs in TraceHub Disable flow

Program inbound bus timer timeout value for error handling

Hsd-es-id: 16016399175
Original commit date: Fri Apr 22 12:25:16 2022 +0530
Change-Id: I3394753b45abbb76fc704aaecb7b81169d6dd8f6
Original commit hash: af000f83590ebfd42428631ab3530e78000b6045

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubLib/PeiPchTraceHubLib.c

================================================================================ 
Commit: 35ba93085d4342a094477cc055e4ccfe347fc58c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:10:01 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.221

(cherry picked from commit cd65317247b9b97eeb1aab98b30d8712176f632b)

Fri Apr 22 07:42:03 2022 +0000
Original commit date: Fri Apr 22 07:42:03 2022 +0000
Original commit hash: cde415a884bc2c014506db5694721b92540950d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dabb560afcf69e1aa787d3a0b813e83cb6666208 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:59 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011107629][All] tMRR and tMRRMRW update

[Feature Description]
tMRR and tMRRMRW update

[Resolution]
tMRR and tMRRMRW update

[Impacted Area]
tMRR and tMRRMRW

[Register Impacted]
MC

Hsd-es-id: 15011107629
Original commit date: Fri Apr 22 14:31:52 2022 +0800
Change-Id: If1fe2a51f218904e4219455b3da540ab7116363c
Original commit hash: 9b0ea9f5d7c640617e64f2e41429284b3a15feac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 6559e03a84e3d25ead6f9f04c522fa155695484e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:57 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][CAMERA]: Modify camera BIOS default setting for RPL-P

Add hfr for RPL to Modify camera sensor BIOS as default setting.

Hsd-es-id: 16016347694
Original commit date: Wed Apr 20 17:11:48 2022 +0800
Change-Id: Ic33393f9e23ed50e05c7f8ad763ce030223eebda
Original commit hash: e5a2726670f95113cb62faa57f353aa9f0aa69b2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/MipiCameraRpl.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: d96b1b49251c86c0c030755ac46c8116d8a397d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:55 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][GPIO][IMAGING] Privacy LED is not working

Privacy LED Gpio B14 Tx state set to default as it should be toggled by driver.

Hsd-es-id: 16016435508
Original commit date: Tue Apr 19 13:36:42 2022 +0800
Change-Id: Ieeb52f72aafaf1e5940166f9955b0aa0a5f63745
Original commit hash: 01ac344305011107cebd3134417c5ff8c5c11f22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc

================================================================================ 
Commit: 7325a9e82be01413a0ad77e659cfda64616c4169 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:52 2022 +0800 
-------------------------------------------------------------------------------- 
FSP_NON_VOLATILE_HOB2 is not being populated after FSPMemInit

BuildFspNonVolatileStorageHob2 should be executed before returning to bootloader from Memory Init API.

Hsd-es-id: 22014731743
Original commit date: Wed Apr 20 16:31:54 2022 +0800
Change-Id: I05ffc096b257b7e84a95b3ee5a6224b4bce7c613
Original commit hash: 39f9f18f4c3b5f3703a1cd4ffa1d96f1a73610c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c

================================================================================ 
Commit: 59af8c244f9e0b8c43c7acda6ed0ed848ab4b3c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:50 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.220

(cherry picked from commit b49dfa994af4c3bfb4afd36a5c42244749edd7f8)

Fri Apr 22 03:22:13 2022 +0000
Original commit date: Fri Apr 22 03:22:13 2022 +0000
Original commit hash: 0781b3698591fb6042427a53f3814c29cf5a5edc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 68e1a6bcc41e0365e9528dcd74202c068829285d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:49 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011104000][All] CSR save and restore update

[Feature Description]
CSR save and restore update

[Resolution]
CSR save and restore update

[Impacted Area]
MC CSR save and restore

[Register Impacted]
MC

Hsd-es-id: 15011104000
Original commit date: Sun Apr 17 22:21:48 2022 +0800
Change-Id: Ia36242a96c305df96d952430de307a48f775b1f6
Original commit hash: 81e1ff964974a123129c5d7499cc4ce185b53cd9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiSaInitFruLib/PeiSaInitFruLib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLib/PeiGnaInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf

================================================================================ 
Commit: 05935ae334f464bf20706fa0b49b63202fe95044 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:47 2022 +0800 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - RPE support

1. Add PcdRpeOrderOfActionsPattern to define OrderOfActionPattern by platform
2. RPL projects use V2 pattern. ADL projects use V1 pattern if the platform is supported.
3. RPE driver use V2 pattern in default.
4. ADLS returns unsupported by PcdIsRpeSupported.
5. LPE should be hidden in setup menu if run on ADLS and ADL SBGA with rpls build

Hsd-es-id: 15010896881
Original commit date: Wed Apr 20 13:42:27 2022 +0800
Change-Id: I6d18431faa2efd39d0b24fdba3c85a17ce0add33
Original commit hash: 9dc0774404735deec927a1f2083a609fb52494f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: f861ce0e85123016ead5ddc31b7b52c2599a827a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:43 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Include amending value for BIOS Read Access for HSTI testing

Added BIOS Region Read Access Value for Padding Region 9 for Boot Firmware Media Protection HSTI testing

Hsd-es-id: 22014946994
Original commit date: Tue Apr 19 13:35:20 2022 -0700
Change-Id: I46734c5fbf5f0e6b29ac9eb6d83889f941d714c3
Original commit hash: d65894f4eeda99312ac84261336e357600b37f22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c

================================================================================ 
Commit: 8473670cfdeeb4c04fc8ec113182531a8749fe42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:42 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3174_00

(cherry picked from commit 07fdcdfea8e83120dfd0c29bc5beac522fc6728d)

Thu Apr 21 08:46:35 2022 -0700
Original commit date: Thu Apr 21 08:46:35 2022 -0700
Original commit hash: 70b18663a98e691b108170c59e36491e4ded2cc5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: be65e09e5e5e5333e219aa5fc899d35b4fc27fa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:40 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 5

(cherry picked from commit 9ec47b14406c514ba70b60605b267f58ab3bf59c)

Thu Apr 21 01:21:47 2022 -0700
Original commit date: Thu Apr 21 01:21:47 2022 -0700
Original commit hash: 28981aa536c8228d93cb095fcb390b377783b0be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 05d207eefed542176423a09fae410ecf1dc985fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:36 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.219

(cherry picked from commit 49cbe221dc665c6952721164b14e44fca6777072)

Thu Apr 21 05:14:03 2022 +0000
Original commit date: Thu Apr 21 05:14:03 2022 +0000
Original commit hash: 8bcc43b43aca7d56e77c4248ae1966aa1c8a37c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fca25b08d4134ae8f1fd865826cd33c0ab0012b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:33 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add WWAN Coex support as UEFI variable

Create or update IntelUefiCnvWwanSkuSupport UEFI variable when needed
for WiFi and WWAN CoEx on RPL.

Hsd-es-id: 15011062275
Original commit date: Mon Apr 18 21:59:23 2022 +0800
Change-Id: I6200538ccf97842648a07d08e5c62168175eea63
Original commit hash: 169615454ae75e5a6692ba540fa2795fabbbcea0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.h
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
AlderLakePlatSamplePkg/Include/CnvVariables.h
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 3f68fa5defd6d67f819d9e424008016381c61070 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:30 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3173_00

(cherry picked from commit b0489b05f2b3f4cd3603afb846bac11af68144f3)

Wed Apr 20 08:46:26 2022 -0700
Original commit date: Wed Apr 20 08:46:26 2022 -0700
Original commit hash: 9d8962157d9114ec67862604af4d88ce8f6b8414

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 15eb3ea381ea5aee8c7011d174cc560cc679279d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:28 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL][RPL] BIOS support for HSPHY unified FW for different ADL and RPL SKUs and steppings.

Hsd-es-id: 16015954909
Original commit date: Mon Apr 18 20:38:46 2022 +0530
Change-Id: I103f74d6578de8f95bda57428192fe7f6725a5f6
Original commit hash: 120ea171930a0dedd4b3b5b5ca20756b453ceb95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieHsPhyInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: bd83ab876aca30a30ab70a8deae8eacc5c9990d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:26 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x0000041d

Hsd-es-id: 16016444570
Original commit date: Wed Apr 20 14:44:06 2022 +0530
Change-Id: I913199c2299bb9bdaf42476d07d10b8c3d200fbc
Original commit hash: 0ad355c0501631e8925dd67acdcb196b768cf7db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b8220ade72f5f1d186db275387faa4d859ab3356 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:24 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix for the unexpected runtime modem D3/L3 transition

OSPM may invoke WWAN _DSW with arg1=1 right before Sx transition. It leads
to an unexpected modem D3/L3 transition during S0. Updated the If condition
in WWAN _DSW method for RPL mobile platform as short-term fix for the issue.

Hsd-es-id: 15011075601
Original commit date: Mon Apr 18 22:06:50 2022 +0800
Change-Id: I585197d5725888a6534e68758fc8bcf222651803
Original commit hash: 5897385b320b3e83b3ba90f829ee1b97cc38f637

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl

================================================================================ 
Commit: b31929d11d4edeeb062786d655c30813c69a9178 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:22 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 4

(cherry picked from commit b28bf408df710ec39ec9ba9c58d643a843f76eb7)

Wed Apr 20 01:21:51 2022 -0700
Original commit date: Wed Apr 20 01:21:51 2022 -0700
Original commit hash: f77a08e6d086513aeffba317d25638a8e823b577

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 832f0656519fdeacf65d5b8dc3c9ec7e5f3d3674 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:21 2022 +0800 
-------------------------------------------------------------------------------- 
[PM][RTD3] ADL-P Support for DG2 Display hotplug when DGfx is in D3Hot.

When in D3 hot a PCIE PME event should be used wake the Gfx device in the case
of a display hotplug. However, Windows OS does not support PMEs for gfx devices.
So BIOS has to provide temporary solution by adding Wake capability of PCIE Wake
GPIO when DG2 Child device goes to D3Hot.
For this temporary solution BIOS has hook the _PS0/_PS3 method of DG2 Child device
to enable the wake capability of PCIE Wake GPIO/HPD GPIO Acting as Wake GPIO.

Hsd-es-id: 16016366100
Original commit date: Tue Apr 19 20:16:06 2022 +0530
Change-Id: I43627f6a5e4f9174d3d815d3da9a063c3cb47bb4
Original commit hash: 16e90e6ddd6bf6cb10633dabfb2dad2bc57a6389

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPDdr5MrDTbtRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDiscreteGraphicsHpdAsD3WakeRtd3HotHook.asl

================================================================================ 
Commit: ba35dc11a12e92c4f3dc84dbab51e325b8dbb7b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:19 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N] Support seamless recovery with eMMC as main storage

[Description]
To support the BIOS recovery feature. Require external storage
to keep capsule image file and OBB backup files for recovery usage.
Current flow only support NVMe, UFS and SATA SSD storage to support.
Extend the support to eMMC storage.

[Change]
1. PEI phase
- Add the SdMmc HC and eMMC BlockIo driver
- eMMC read block from device maxium transfer size decide by PcdEmmcReadPeiMaxTransferSize
- Assign the MMIO address for SdMmc device
2. DXE phase
- Connect the eMMC PCI device for seamless recovery support ealier to detect eMMC
3. On ADL platform default transfer size is 64K (Value depend on DmaBufferSize)

[Impacted Platform]
ADL

Hsd-es-id: 16016240628
Original commit date: Mon Apr 18 16:49:25 2022 +0800
Change-Id: I79e44aff4323a97b43ccb83740c4538f6383baaf
Original commit hash: 06e7652b4802c2df596a60d58f6bbac4404b33d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
AlderLakePlatSamplePkg/Features/Emmc/EmmcBlockIoPei/DmaMem.c
AlderLakePlatSamplePkg/Features/Emmc/EmmcBlockIoPei/EmmcBlockIoPei.c
AlderLakePlatSamplePkg/Features/Emmc/EmmcBlockIoPei/EmmcBlockIoPei.h
AlderLakePlatSamplePkg/Features/Emmc/EmmcBlockIoPei/EmmcBlockIoPei.inf
AlderLakePlatSamplePkg/Features/Emmc/EmmcBlockIoPei/EmmcBlockIoPei.uni
AlderLakePlatSamplePkg/Features/Emmc/EmmcBlockIoPei/EmmcBlockIoPeiExtra.uni
AlderLakePlatSamplePkg/Features/Emmc/EmmcBlockIoPei/EmmcHcMem.c
AlderLakePlatSamplePkg/Features/Emmc/EmmcBlockIoPei/EmmcHcMem.h
AlderLakePlatSamplePkg/Features/Emmc/EmmcBlockIoPei/EmmcHci.c
AlderLakePlatSamplePkg/Features/Emmc/EmmcBlockIoPei/EmmcHci.h
AlderLakePlatSamplePkg/Features/Emmc/SdMmcPciHcPei/SdMmcPciHcPei.c
AlderLakePlatSamplePkg/Features/Emmc/SdMmcPciHcPei/SdMmcPciHcPei.h
AlderLakePlatSamplePkg/Features/Emmc/SdMmcPciHcPei/SdMmcPciHcPei.inf
AlderLakePlatSamplePkg/Features/Emmc/SdMmcPciHcPei/SdMmcPciHcPei.uni
AlderLakePlatSamplePkg/Features/Emmc/SdMmcPciHcPei/SdMmcPciHcPeiExtra.uni

================================================================================ 
Commit: fbdf88346987a2b87eb9d6d5f3d652e984c4ace5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:16 2022 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Original commit date: Mon Apr 25 20:54:37 2022 +0800
Change-Id: I9455877e61dae94ffeb82908ddbfa57f68d5d710
Original commit hash: 4ffd456f44077ea568c6011308b3d66ca802829f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlLp4Rvp.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHii.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: da4b276a8122c61fec0bcaeef92517981175db57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 17 12:09:09 2022 +0800 
-------------------------------------------------------------------------------- 
Revert back to 3157 with uCode 0x104

The revert is to revert the commits from:
eb33a8f5c62e df5fac185be1
to revert back to:

[RPL-S]uCode support for RPL-S B0 - 0x104

Original commit date: Mon Apr 25 17:17:07 2022 +0800
Change-Id: Ia1d0ededa58ec103496dc2c4cc3d028f0b79abeb
Original commit hash: 8d0587bbf089be806822d96bbdf35ea966a0da50

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlLp4Rvp.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHii.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
