~~~~
curCell = >
design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1
type = > LUT4
pin = >
design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1/O
dir = > OUT
net = >
design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0 / \
    xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst / \
    next_fwft_state__0[0]
drivepin = >
design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1/O
pin = >
design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1/I0
dir = > IN
net = >
design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0 / \
    xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
drivepin = >
design_1_i/face_detect_0/inst/regslice_both_input_r_U / \
    ibuf_inst/input_r_TREADY_INST_0/O

~~~~
