static int F_1 ( struct V_1 * V_2 )\r\n{\r\nreturn ( ( V_2 -> V_3 . V_4 . V_5 . V_6 >> 12 ) & 0xF ) ;\r\n}\r\nstatic int F_2 ( struct V_1 * V_2 )\r\n{\r\nreturn ( ( V_2 -> V_3 . V_4 . V_5 . V_6 ) & 0xFFF ) ;\r\n}\r\nstatic bool F_3 ( struct V_1 * V_2 )\r\n{\r\nstruct V_7 * V_8 = F_4 ( V_2 ) ;\r\nT_1 * V_9 = ( T_1 * ) & V_2 -> V_3 . V_4 ;\r\nint V_10 , V_11 = 64 ;\r\nfor ( V_10 = 0 ; V_10 < V_12 ; V_10 ++ ) {\r\nif ( ! F_5 ( V_8 , V_10 + V_11 , V_9 ) ) {\r\nF_6 ( V_8 , V_13 ,\r\nL_1 ) ;\r\nreturn false ;\r\n}\r\nV_9 ++ ;\r\n}\r\nreturn true ;\r\n}\r\nstatic bool F_7 ( struct V_1 * V_2 )\r\n{\r\nT_1 * V_9 = ( T_1 * ) & V_2 -> V_3 . V_4 ;\r\nF_8 ( V_2 , V_9 , 64 , V_12 ) ;\r\nreturn true ;\r\n}\r\nstatic bool F_9 ( struct V_1 * V_2 )\r\n{\r\nstruct V_7 * V_8 = F_4 ( V_2 ) ;\r\nif ( ! F_10 ( V_2 ) ) {\r\nF_6 ( V_8 , V_13 , L_2 ) ;\r\n}\r\nif ( V_8 -> V_14 -> V_15 == V_16 )\r\nreturn F_7 ( V_2 ) ;\r\nelse\r\nreturn F_3 ( V_2 ) ;\r\n}\r\nstatic T_2 F_11 ( char * V_17 , T_2 V_18 , T_2 V_19 ,\r\nstruct V_20 * V_21 )\r\n{\r\nF_12 ( L_3 , V_21 -> V_22 [ 0 ] ) ;\r\nF_12 ( L_4 , V_21 -> V_23 ) ;\r\nF_12 ( L_5 , V_21 -> V_24 [ 0 ] ) ;\r\nF_12 ( L_6 , V_21 -> V_25 ) ;\r\nF_12 ( L_7 , V_21 -> V_26 [ 0 ] ) ;\r\nF_12 ( L_8 , V_21 -> V_27 [ 0 ] ) ;\r\nF_12 ( L_9 , V_21 -> V_28 ) ;\r\nF_12 ( L_10 , V_21 -> V_29 ) ;\r\nF_12 ( L_11 , V_21 -> V_30 [ 0 ] ) ;\r\nF_12 ( L_12 , V_21 -> V_31 ) ;\r\nF_12 ( L_13 , V_21 -> V_32 ) ;\r\nF_12 ( L_14 , V_21 -> V_33 ) ;\r\nF_12 ( L_15 , V_21 -> V_34 ) ;\r\nF_12 ( L_16 , V_21 -> V_35 [ 0 ] ) ;\r\nF_12 ( L_17 , V_21 -> V_36 ) ;\r\nF_12 ( L_18 , V_21 -> V_37 ) ;\r\nF_12 ( L_19 , V_21 -> V_38 [ 0 ] ) ;\r\nF_12 ( L_20 , V_21 -> V_39 [ 0 ] ) ;\r\nF_12 ( L_21 , V_21 -> V_40 ) ;\r\nF_12 ( L_22 , V_21 -> V_6 ) ;\r\nF_12 ( L_23 , V_21 -> V_41 ) ;\r\nF_12 ( L_24 , V_21 -> V_42 ) ;\r\nF_12 ( L_25 , V_21 -> V_43 ) ;\r\nF_12 ( L_26 , V_21 -> V_44 ) ;\r\nF_12 ( L_27 , V_21 -> V_45 ) ;\r\nF_12 ( L_28 , V_21 -> V_46 ) ;\r\nF_12 ( L_29 , V_21 -> V_47 ) ;\r\nF_12 ( L_30 , V_21 -> V_48 ) ;\r\nF_12 ( L_31 , V_21 -> V_49 ) ;\r\nF_12 ( L_32 , V_21 -> V_50 ) ;\r\nF_12 ( L_33 , V_21 -> V_51 ) ;\r\nF_12 ( L_34 , V_21 -> V_52 ) ;\r\nF_12 ( L_35 , V_21 -> V_53 ) ;\r\nF_12 ( L_36 , V_21 -> V_54 ) ;\r\nF_12 ( L_37 , V_21 -> V_55 ) ;\r\nF_12 ( L_38 , V_21 -> V_56 ) ;\r\nF_12 ( L_39 , V_21 -> V_57 ) ;\r\nF_12 ( L_40 , V_21 -> V_58 ) ;\r\nF_12 ( L_41 , V_21 -> V_59 ) ;\r\nF_12 ( L_42 , V_21 -> V_60 [ 0 ] ) ;\r\nF_12 ( L_43 , V_21 -> V_61 [ 0 ] ) ;\r\nF_12 ( L_44 , V_21 -> V_62 ) ;\r\nF_12 ( L_45 , V_21 -> V_63 [ 0 ] ) ;\r\nF_12 ( L_46 , V_21 -> V_64 [ 0 ] ) ;\r\nF_12 ( L_47 , V_21 -> V_65 ) ;\r\nF_12 ( L_48 , V_21 -> V_66 ) ;\r\nF_12 ( L_49 , V_21 -> V_67 ) ;\r\nreturn V_18 ;\r\n}\r\nstatic T_2 F_13 ( struct V_1 * V_2 , bool V_68 ,\r\nT_3 * V_17 , T_2 V_18 , T_2 V_19 )\r\n{\r\nstruct V_69 * V_70 = & V_2 -> V_3 . V_4 ;\r\nstruct V_71 * V_72 = & V_70 -> V_5 ;\r\nif ( ! V_68 ) {\r\nV_18 += snprintf ( V_17 + V_18 , V_19 - V_18 ,\r\nL_50 , L_51 ) ;\r\nV_18 += F_11 ( V_17 , V_18 , V_19 ,\r\n& V_70 -> V_73 ) ;\r\ngoto V_74;\r\n}\r\nF_12 ( L_52 , V_72 -> V_6 >> 12 ) ;\r\nF_12 ( L_53 , V_72 -> V_6 & 0xFFF ) ;\r\nF_12 ( L_54 , V_72 -> V_75 ) ;\r\nF_12 ( L_55 , V_72 -> V_76 ) ;\r\nF_12 ( L_56 , V_72 -> V_77 [ 0 ] ) ;\r\nF_12 ( L_57 , V_72 -> V_77 [ 1 ] ) ;\r\nF_12 ( L_58 , V_72 -> V_78 ) ;\r\nF_12 ( L_59 , V_72 -> V_79 ) ;\r\nF_12 ( L_60 , ! ! ( V_72 -> V_80 & V_81 ) ) ;\r\nF_12 ( L_61 , ! ! ( V_72 -> V_80 & V_82 ) ) ;\r\nF_12 ( L_62 , ! ! ( V_72 -> V_80 &\r\nV_83 ) ) ;\r\nF_12 ( L_63 , ! ! ( V_72 -> V_80 &\r\nV_84 ) ) ;\r\nF_12 ( L_64 , ! ! ( V_72 -> V_80 &\r\nV_85 ) ) ;\r\nF_12 ( L_65 , ! ! ( V_72 -> V_80 &\r\nV_86 ) ) ;\r\nF_12 ( L_66 , ! ! ( V_72 -> V_87 & 0x01 ) ) ;\r\nF_12 ( L_67 , ( V_72 -> V_88 >> 24 ) & 0xFF ) ;\r\nF_12 ( L_68 , ( V_72 -> V_88 >> 16 ) & 0xFF ) ;\r\nF_12 ( L_69 , ( V_72 -> V_88 >> 8 ) & 0xFF ) ;\r\nF_12 ( L_70 , V_72 -> V_89 ) ;\r\nV_18 += snprintf ( V_17 + V_18 , V_19 - V_18 , L_71 , L_72 ,\r\nV_72 -> V_90 ) ;\r\nV_74:\r\nif ( V_18 > V_19 )\r\nV_18 = V_19 ;\r\nreturn V_18 ;\r\n}\r\nstatic T_2 F_13 ( struct V_1 * V_2 , bool V_68 ,\r\nT_3 * V_17 , T_2 V_18 , T_2 V_19 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int F_14 ( struct V_1 * V_2 )\r\n{\r\n#define F_15 (sizeof(struct ar5416_eeprom_4k) / sizeof(u16))\r\nstruct V_7 * V_8 = F_4 ( V_2 ) ;\r\nstruct V_69 * V_70 =\r\n(struct V_69 * ) & V_2 -> V_3 . V_4 ;\r\nT_1 * V_91 , V_92 , V_93 , V_94 ;\r\nT_2 V_95 = 0 , V_96 ;\r\nbool V_97 = false ;\r\nint V_98 , V_10 ;\r\nif ( ! F_10 ( V_2 ) ) {\r\nif ( ! F_5 ( V_8 , V_99 ,\r\n& V_93 ) ) {\r\nF_16 ( V_8 , L_73 ) ;\r\nreturn false ;\r\n}\r\nF_6 ( V_8 , V_13 , L_74 , V_93 ) ;\r\nif ( V_93 != V_100 ) {\r\nV_94 = F_17 ( V_93 ) ;\r\nif ( V_94 == V_100 ) {\r\nV_97 = true ;\r\nV_91 = ( T_1 * ) ( & V_2 -> V_3 ) ;\r\nfor ( V_10 = 0 ; V_10 < F_15 ; V_10 ++ ) {\r\nV_92 = F_17 ( * V_91 ) ;\r\n* V_91 = V_92 ;\r\nV_91 ++ ;\r\n}\r\n} else {\r\nF_16 ( V_8 ,\r\nL_75 ) ;\r\nreturn - V_101 ;\r\n}\r\n}\r\n}\r\nF_6 ( V_8 , V_13 , L_76 ,\r\nV_97 ? L_77 : L_78 ) ;\r\nif ( V_97 )\r\nV_96 = F_17 ( V_2 -> V_3 . V_4 . V_5 . V_76 ) ;\r\nelse\r\nV_96 = V_2 -> V_3 . V_4 . V_5 . V_76 ;\r\nif ( V_96 > sizeof( struct V_69 ) )\r\nV_96 = sizeof( struct V_69 ) / sizeof( T_1 ) ;\r\nelse\r\nV_96 = V_96 / sizeof( T_1 ) ;\r\nV_91 = ( T_1 * ) ( & V_2 -> V_3 ) ;\r\nfor ( V_98 = 0 ; V_98 < V_96 ; V_98 ++ )\r\nV_95 ^= * V_91 ++ ;\r\nif ( V_97 ) {\r\nT_2 integer ;\r\nT_1 V_102 ;\r\nF_6 ( V_8 , V_13 ,\r\nL_79 ) ;\r\nV_102 = F_17 ( V_70 -> V_5 . V_76 ) ;\r\nV_70 -> V_5 . V_76 = V_102 ;\r\nV_102 = F_17 ( V_70 -> V_5 . V_75 ) ;\r\nV_70 -> V_5 . V_75 = V_102 ;\r\nV_102 = F_17 ( V_70 -> V_5 . V_6 ) ;\r\nV_70 -> V_5 . V_6 = V_102 ;\r\nV_102 = F_17 ( V_70 -> V_5 . V_77 [ 0 ] ) ;\r\nV_70 -> V_5 . V_77 [ 0 ] = V_102 ;\r\nV_102 = F_17 ( V_70 -> V_5 . V_77 [ 1 ] ) ;\r\nV_70 -> V_5 . V_77 [ 1 ] = V_102 ;\r\nV_102 = F_17 ( V_70 -> V_5 . V_103 ) ;\r\nV_70 -> V_5 . V_103 = V_102 ;\r\nV_102 = F_17 ( V_70 -> V_5 . V_104 ) ;\r\nV_70 -> V_5 . V_104 = V_102 ;\r\nV_102 = F_17 ( V_70 -> V_5 . V_105 ) ;\r\nV_70 -> V_5 . V_105 = V_102 ;\r\ninteger = F_18 ( V_70 -> V_73 . V_23 ) ;\r\nV_70 -> V_73 . V_23 = integer ;\r\nfor ( V_98 = 0 ; V_98 < V_106 ; V_98 ++ ) {\r\ninteger = F_18 ( V_70 -> V_73 . V_22 [ V_98 ] ) ;\r\nV_70 -> V_73 . V_22 [ V_98 ] = integer ;\r\n}\r\nfor ( V_98 = 0 ; V_98 < V_107 ; V_98 ++ ) {\r\nV_102 = F_17 ( V_70 -> V_73 . V_108 [ V_98 ] . V_109 ) ;\r\nV_70 -> V_73 . V_108 [ V_98 ] . V_109 = V_102 ;\r\n}\r\n}\r\nif ( V_95 != 0xffff || V_2 -> V_110 -> V_111 ( V_2 ) != V_112 ||\r\nV_2 -> V_110 -> V_113 ( V_2 ) < V_114 ) {\r\nF_16 ( V_8 , L_80 ,\r\nV_95 , V_2 -> V_110 -> V_111 ( V_2 ) ) ;\r\nreturn - V_101 ;\r\n}\r\nreturn 0 ;\r\n#undef F_15\r\n}\r\nstatic T_2 F_19 ( struct V_1 * V_2 ,\r\nenum V_115 V_116 )\r\n{\r\nstruct V_69 * V_70 = & V_2 -> V_3 . V_4 ;\r\nstruct V_20 * V_117 = & V_70 -> V_73 ;\r\nstruct V_71 * V_72 = & V_70 -> V_5 ;\r\nT_1 V_118 ;\r\nV_118 = V_72 -> V_6 & V_119 ;\r\nswitch ( V_116 ) {\r\ncase V_120 :\r\nreturn V_117 -> V_35 [ 0 ] ;\r\ncase V_121 :\r\nreturn F_20 ( V_72 -> V_90 ) ;\r\ncase V_122 :\r\nreturn F_20 ( V_72 -> V_90 + 2 ) ;\r\ncase V_123 :\r\nreturn F_20 ( V_72 -> V_90 + 4 ) ;\r\ncase V_124 :\r\nreturn V_72 -> V_77 [ 0 ] ;\r\ncase V_125 :\r\nreturn V_72 -> V_105 ;\r\ncase V_126 :\r\nreturn V_72 -> V_80 ;\r\ncase V_127 :\r\nreturn V_72 -> V_103 ;\r\ncase V_128 :\r\nreturn V_117 -> V_41 ;\r\ncase V_129 :\r\nreturn V_117 -> V_47 ;\r\ncase V_130 :\r\nreturn V_118 ;\r\ncase V_131 :\r\nreturn V_72 -> V_78 ;\r\ncase V_132 :\r\nreturn V_72 -> V_79 ;\r\ncase V_133 :\r\nreturn 0 ;\r\ncase V_134 :\r\nreturn V_135 ;\r\ncase V_136 :\r\nreturn V_117 -> V_6 ;\r\ncase V_137 :\r\nreturn V_117 -> V_65 ;\r\ncase V_138 :\r\nreturn V_72 -> V_89 ;\r\ncase V_139 :\r\nreturn V_117 -> V_24 [ 0 ] ;\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nstatic void F_21 ( struct V_1 * V_2 ,\r\nstruct V_140 * V_141 )\r\n{\r\nstruct V_7 * V_8 = F_4 ( V_2 ) ;\r\nstruct V_69 * V_142 = & V_2 -> V_3 . V_4 ;\r\nstruct V_143 * V_144 ;\r\nT_3 * V_145 = NULL ;\r\nT_1 V_146 ;\r\nstatic T_3 V_147 [ V_148 ] ;\r\nT_1 V_149 [ V_150 ] ;\r\nT_1 V_151 , V_98 , V_152 ;\r\nT_1 V_153 , V_154 ;\r\nT_1 V_155 [ V_156 ] = { 0 , 0 } ;\r\nT_2 V_157 , V_158 , V_159 ;\r\nV_154 = V_142 -> V_73 . V_36 ;\r\nif ( ( V_142 -> V_5 . V_6 & V_119 ) >=\r\nV_160 ) {\r\nV_146 =\r\nV_142 -> V_73 . V_40 ;\r\n} else {\r\nV_146 = ( T_1 ) ( F_22 ( F_23 ( V_2 , V_161 ) ,\r\nV_162 ) ) ;\r\n}\r\nV_145 = V_142 -> V_163 ;\r\nV_151 = V_164 ;\r\nV_153 = 0 ;\r\nfor ( V_98 = 1 ; V_98 <= V_150 ; V_98 ++ ) {\r\nif ( ( V_154 >> ( V_150 - V_98 ) ) & 1 ) {\r\nif ( V_153 >= V_156 )\r\nbreak;\r\nV_155 [ V_153 ] =\r\n( T_1 ) ( V_150 - V_98 ) ;\r\nV_153 ++ ;\r\n}\r\n}\r\nF_24 ( V_2 , V_165 , V_166 ,\r\n( V_153 - 1 ) & 0x3 ) ;\r\nF_24 ( V_2 , V_165 , V_167 ,\r\nV_155 [ 0 ] ) ;\r\nF_24 ( V_2 , V_165 , V_168 ,\r\nV_155 [ 1 ] ) ;\r\nF_24 ( V_2 , V_165 , V_169 , 0 ) ;\r\nfor ( V_98 = 0 ; V_98 < V_106 ; V_98 ++ ) {\r\nV_159 = V_98 * 0x1000 ;\r\nif ( V_142 -> V_5 . V_78 & ( 1 << V_98 ) ) {\r\nV_144 = V_142 -> V_170 [ V_98 ] ;\r\nF_25 ( V_2 , V_141 ,\r\nV_144 , V_145 ,\r\nV_151 , V_146 ,\r\nV_149 ,\r\nV_147 , V_153 ) ;\r\nF_26 ( V_2 ) ;\r\nF_27 ( V_2 , V_161 + V_159 ,\r\nF_28 ( V_146 ,\r\nV_162 )\r\n| F_28 ( V_149 [ 0 ] ,\r\nV_171 )\r\n| F_28 ( V_149 [ 1 ] ,\r\nV_172 )\r\n| F_28 ( V_149 [ 2 ] ,\r\nV_173 )\r\n| F_28 ( V_149 [ 3 ] ,\r\nV_174 ) ) ;\r\nV_158 = V_175 + ( 672 << 2 ) + V_159 ;\r\nfor ( V_152 = 0 ; V_152 < 32 ; V_152 ++ ) {\r\nV_157 = F_29 ( & V_147 [ 4 * V_152 ] ) ;\r\nF_27 ( V_2 , V_158 , V_157 ) ;\r\nF_6 ( V_8 , V_13 ,\r\nL_81 ,\r\nV_98 , V_159 , V_158 ,\r\nV_157 ) ;\r\nF_6 ( V_8 , V_13 ,\r\nL_82\r\nL_83\r\nL_83\r\nL_83\r\nL_84 ,\r\nV_98 , 4 * V_152 , V_147 [ 4 * V_152 ] ,\r\n4 * V_152 + 1 , V_147 [ 4 * V_152 + 1 ] ,\r\n4 * V_152 + 2 , V_147 [ 4 * V_152 + 2 ] ,\r\n4 * V_152 + 3 , V_147 [ 4 * V_152 + 3 ] ) ;\r\nV_158 += 4 ;\r\n}\r\nF_30 ( V_2 ) ;\r\n}\r\n}\r\n}\r\nstatic void F_31 ( struct V_1 * V_2 ,\r\nstruct V_140 * V_141 ,\r\nT_4 * V_176 ,\r\nT_1 V_177 ,\r\nT_1 V_178 ,\r\nT_1 V_179 )\r\n{\r\n#define F_32 \\r\n(((cfgCtl & ~CTL_MODE_M)| (pCtlMode[ctlMode] & CTL_MODE_M)) == \\r\npEepData->ctlIndex[i]) \\r\n|| (((cfgCtl & ~CTL_MODE_M) | (pCtlMode[ctlMode] & CTL_MODE_M)) == \\r\n((pEepData->ctlIndex[i] & CTL_MODE_M) | SD_NO_CTL))\r\nint V_98 ;\r\nT_1 V_180 ;\r\nT_1 V_181 ;\r\nT_1 V_182 = 0 , V_183 ;\r\nT_1 V_184 ;\r\nconst T_1 * V_185 ;\r\nT_1 V_186 , V_187 ;\r\nstruct V_188 V_189 ;\r\nstruct V_190 * V_191 ;\r\nstruct V_69 * V_142 = & V_2 -> V_3 . V_4 ;\r\nstruct V_192 V_193 , V_194 = {\r\n0 , { 0 , 0 , 0 , 0 }\r\n} ;\r\nstruct V_192 V_195 = {\r\n0 , { 0 , 0 , 0 , 0 } } , V_196 = {\r\n0 , { 0 , 0 , 0 , 0 }\r\n} ;\r\nstruct V_197 V_198 , V_199 = {\r\n0 , { 0 , 0 , 0 , 0 }\r\n} ;\r\nstatic const T_1 V_200 [] = {\r\nV_201 , V_202 , V_203 ,\r\nV_204 , V_205 , V_206\r\n} ;\r\nF_33 ( V_2 , V_141 , & V_189 ) ;\r\nV_182 = V_179 - V_178 ;\r\nV_184 = F_34 ( V_200 ) - V_207 ;\r\nV_185 = V_200 ;\r\nF_35 ( V_2 , V_141 ,\r\nV_142 -> V_208 ,\r\nV_209 ,\r\n& V_194 , 4 , false ) ;\r\nF_35 ( V_2 , V_141 ,\r\nV_142 -> V_210 ,\r\nV_211 ,\r\n& V_193 , 4 , false ) ;\r\nF_36 ( V_2 , V_141 ,\r\nV_142 -> V_212 ,\r\nV_211 ,\r\n& V_198 , 8 , false ) ;\r\nif ( F_37 ( V_141 ) ) {\r\nV_184 = F_34 ( V_200 ) ;\r\nF_36 ( V_2 , V_141 ,\r\nV_142 -> V_213 ,\r\nV_214 ,\r\n& V_199 , 8 , true ) ;\r\nF_35 ( V_2 , V_141 ,\r\nV_142 -> V_208 ,\r\nV_209 ,\r\n& V_196 , 4 , true ) ;\r\nF_35 ( V_2 , V_141 ,\r\nV_142 -> V_210 ,\r\nV_211 ,\r\n& V_195 , 4 , true ) ;\r\n}\r\nfor ( V_186 = 0 ; V_186 < V_184 ; V_186 ++ ) {\r\nbool V_215 = ( V_185 [ V_186 ] == V_216 ) ||\r\n( V_185 [ V_186 ] == V_206 ) ;\r\nif ( V_215 )\r\nV_187 = V_189 . V_217 ;\r\nelse if ( V_185 [ V_186 ] & V_218 )\r\nV_187 = V_189 . V_219 ;\r\nelse\r\nV_187 = V_189 . V_220 ;\r\nV_181 = V_221 ;\r\nfor ( V_98 = 0 ; ( V_98 < V_222 ) &&\r\nV_142 -> V_223 [ V_98 ] ; V_98 ++ ) {\r\nif ( F_32 ) {\r\nV_191 = & ( V_142 -> V_224 [ V_98 ] ) ;\r\nV_180 = F_38 (\r\nV_187 ,\r\nV_191 -> V_225 [\r\nF_39 ( V_2 -> V_226 ) - 1 ] ,\r\nF_40 ( V_141 ) ,\r\nV_227 ) ;\r\nif ( ( V_177 & ~ V_228 ) == V_229 ) {\r\nV_181 =\r\nF_41 ( V_181 ,\r\nV_180 ) ;\r\n} else {\r\nV_181 = V_180 ;\r\nbreak;\r\n}\r\n}\r\n}\r\nV_183 = ( T_3 ) F_41 ( V_181 , V_182 ) ;\r\nswitch ( V_185 [ V_186 ] ) {\r\ncase V_201 :\r\nfor ( V_98 = 0 ; V_98 < F_34 ( V_194 . V_230 ) ; V_98 ++ ) {\r\nV_194 . V_230 [ V_98 ] =\r\nF_41 ( ( T_1 ) V_194 . V_230 [ V_98 ] ,\r\nV_183 ) ;\r\n}\r\nbreak;\r\ncase V_202 :\r\nfor ( V_98 = 0 ; V_98 < F_34 ( V_193 . V_230 ) ; V_98 ++ ) {\r\nV_193 . V_230 [ V_98 ] =\r\nF_41 ( ( T_1 ) V_193 . V_230 [ V_98 ] ,\r\nV_183 ) ;\r\n}\r\nbreak;\r\ncase V_203 :\r\nfor ( V_98 = 0 ; V_98 < F_34 ( V_198 . V_230 ) ; V_98 ++ ) {\r\nV_198 . V_230 [ V_98 ] =\r\nF_41 ( ( T_1 ) V_198 . V_230 [ V_98 ] ,\r\nV_183 ) ;\r\n}\r\nbreak;\r\ncase V_204 :\r\nV_196 . V_230 [ 0 ] =\r\nF_41 ( ( T_1 ) V_196 . V_230 [ 0 ] ,\r\nV_183 ) ;\r\nbreak;\r\ncase V_205 :\r\nV_195 . V_230 [ 0 ] =\r\nF_41 ( ( T_1 ) V_195 . V_230 [ 0 ] ,\r\nV_183 ) ;\r\nbreak;\r\ncase V_206 :\r\nfor ( V_98 = 0 ; V_98 < F_34 ( V_199 . V_230 ) ; V_98 ++ ) {\r\nV_199 . V_230 [ V_98 ] =\r\nF_41 ( ( T_1 ) V_199 . V_230 [ V_98 ] ,\r\nV_183 ) ;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nV_176 [ V_231 ] =\r\nV_176 [ V_232 ] =\r\nV_176 [ V_233 ] =\r\nV_176 [ V_234 ] =\r\nV_176 [ V_235 ] =\r\nV_193 . V_230 [ 0 ] ;\r\nV_176 [ V_236 ] = V_193 . V_230 [ 1 ] ;\r\nV_176 [ V_237 ] = V_193 . V_230 [ 2 ] ;\r\nV_176 [ V_238 ] = V_193 . V_230 [ 3 ] ;\r\nV_176 [ V_239 ] = V_193 . V_230 [ 0 ] ;\r\nfor ( V_98 = 0 ; V_98 < F_34 ( V_198 . V_230 ) ; V_98 ++ )\r\nV_176 [ V_240 + V_98 ] = V_198 . V_230 [ V_98 ] ;\r\nV_176 [ V_241 ] = V_194 . V_230 [ 0 ] ;\r\nV_176 [ V_242 ] = V_176 [ V_243 ] = V_194 . V_230 [ 1 ] ;\r\nV_176 [ V_244 ] = V_176 [ V_245 ] = V_194 . V_230 [ 2 ] ;\r\nV_176 [ V_246 ] = V_176 [ V_247 ] = V_194 . V_230 [ 3 ] ;\r\nif ( F_37 ( V_141 ) ) {\r\nfor ( V_98 = 0 ; V_98 < F_34 ( V_199 . V_230 ) ; V_98 ++ ) {\r\nV_176 [ V_248 + V_98 ] =\r\nV_199 . V_230 [ V_98 ] ;\r\n}\r\nV_176 [ V_249 ] = V_199 . V_230 [ 0 ] ;\r\nV_176 [ V_250 ] = V_199 . V_230 [ 0 ] ;\r\nV_176 [ V_251 ] = V_195 . V_230 [ 0 ] ;\r\nV_176 [ V_252 ] = V_196 . V_230 [ 0 ] ;\r\n}\r\n#undef F_32\r\n}\r\nstatic void F_42 ( struct V_1 * V_2 ,\r\nstruct V_140 * V_141 ,\r\nT_1 V_177 ,\r\nT_3 V_253 ,\r\nT_3 V_179 , bool V_254 )\r\n{\r\nstruct V_255 * V_256 = F_43 ( V_2 ) ;\r\nstruct V_69 * V_142 = & V_2 -> V_3 . V_4 ;\r\nstruct V_20 * V_117 = & V_142 -> V_73 ;\r\nT_4 V_176 [ V_257 ] ;\r\nT_3 V_59 = 2 ;\r\nint V_98 ;\r\nmemset ( V_176 , 0 , sizeof( V_176 ) ) ;\r\nif ( ( V_142 -> V_5 . V_6 & V_119 ) >=\r\nV_160 ) {\r\nV_59 = V_117 -> V_59 ;\r\n}\r\nF_31 ( V_2 , V_141 ,\r\n& V_176 [ 0 ] , V_177 ,\r\nV_253 ,\r\nV_179 ) ;\r\nF_21 ( V_2 , V_141 ) ;\r\nV_256 -> V_258 = 0 ;\r\nfor ( V_98 = 0 ; V_98 < F_34 ( V_176 ) ; V_98 ++ ) {\r\nif ( V_176 [ V_98 ] > V_221 )\r\nV_176 [ V_98 ] = V_221 ;\r\nif ( V_176 [ V_98 ] > V_256 -> V_258 )\r\nV_256 -> V_258 = V_176 [ V_98 ] ;\r\n}\r\nif ( V_254 )\r\nreturn;\r\nfor ( V_98 = 0 ; V_98 < V_257 ; V_98 ++ )\r\nV_176 [ V_98 ] -= V_135 * 2 ;\r\nF_26 ( V_2 ) ;\r\nF_27 ( V_2 , V_259 ,\r\nF_44 ( V_176 [ V_234 ] , 24 )\r\n| F_44 ( V_176 [ V_233 ] , 16 )\r\n| F_44 ( V_176 [ V_232 ] , 8 )\r\n| F_44 ( V_176 [ V_231 ] , 0 ) ) ;\r\nF_27 ( V_2 , V_260 ,\r\nF_44 ( V_176 [ V_238 ] , 24 )\r\n| F_44 ( V_176 [ V_237 ] , 16 )\r\n| F_44 ( V_176 [ V_236 ] , 8 )\r\n| F_44 ( V_176 [ V_235 ] , 0 ) ) ;\r\nF_27 ( V_2 , V_261 ,\r\nF_44 ( V_176 [ V_242 ] , 24 )\r\n| F_44 ( V_176 [ V_243 ] , 16 )\r\n| F_44 ( V_176 [ V_239 ] , 8 )\r\n| F_44 ( V_176 [ V_241 ] , 0 ) ) ;\r\nF_27 ( V_2 , V_262 ,\r\nF_44 ( V_176 [ V_246 ] , 24 )\r\n| F_44 ( V_176 [ V_247 ] , 16 )\r\n| F_44 ( V_176 [ V_244 ] , 8 )\r\n| F_44 ( V_176 [ V_245 ] , 0 ) ) ;\r\nF_27 ( V_2 , V_263 ,\r\nF_44 ( V_176 [ V_264 ] , 24 )\r\n| F_44 ( V_176 [ V_265 ] , 16 )\r\n| F_44 ( V_176 [ V_266 ] , 8 )\r\n| F_44 ( V_176 [ V_240 ] , 0 ) ) ;\r\nF_27 ( V_2 , V_267 ,\r\nF_44 ( V_176 [ V_268 ] , 24 )\r\n| F_44 ( V_176 [ V_269 ] , 16 )\r\n| F_44 ( V_176 [ V_270 ] , 8 )\r\n| F_44 ( V_176 [ V_271 ] , 0 ) ) ;\r\nif ( F_37 ( V_141 ) ) {\r\nF_27 ( V_2 , V_272 ,\r\nF_44 ( V_176 [ V_273 ] +\r\nV_59 , 24 )\r\n| F_44 ( V_176 [ V_274 ] +\r\nV_59 , 16 )\r\n| F_44 ( V_176 [ V_275 ] +\r\nV_59 , 8 )\r\n| F_44 ( V_176 [ V_248 ] +\r\nV_59 , 0 ) ) ;\r\nF_27 ( V_2 , V_276 ,\r\nF_44 ( V_176 [ V_277 ] +\r\nV_59 , 24 )\r\n| F_44 ( V_176 [ V_278 ] +\r\nV_59 , 16 )\r\n| F_44 ( V_176 [ V_279 ] +\r\nV_59 , 8 )\r\n| F_44 ( V_176 [ V_280 ] +\r\nV_59 , 0 ) ) ;\r\nF_27 ( V_2 , V_281 ,\r\nF_44 ( V_176 [ V_251 ] , 24 )\r\n| F_44 ( V_176 [ V_252 ] , 16 )\r\n| F_44 ( V_176 [ V_249 ] , 8 )\r\n| F_44 ( V_176 [ V_250 ] , 0 ) ) ;\r\n}\r\nF_30 ( V_2 ) ;\r\n}\r\nstatic void F_45 ( struct V_1 * V_2 ,\r\nstruct V_20 * V_117 ,\r\nstruct V_69 * V_70 ,\r\nT_3 V_282 )\r\n{\r\nF_27 ( V_2 , V_283 ,\r\nV_117 -> V_22 [ 0 ] ) ;\r\nF_27 ( V_2 , F_46 ( 0 ) ,\r\n( F_23 ( V_2 , F_46 ( 0 ) ) &\r\n~ ( V_284 |\r\nV_285 ) ) |\r\nF_28 ( V_117 -> V_38 [ 0 ] , V_285 ) |\r\nF_28 ( V_117 -> V_39 [ 0 ] , V_284 ) ) ;\r\nif ( ( V_70 -> V_5 . V_6 & V_119 ) >=\r\nV_286 ) {\r\nV_282 = V_117 -> V_26 [ 0 ] ;\r\nF_24 ( V_2 , V_287 ,\r\nV_288 , V_117 -> V_61 [ 0 ] ) ;\r\nF_24 ( V_2 , V_287 ,\r\nV_289 , V_117 -> V_60 [ 0 ] ) ;\r\nF_24 ( V_2 , V_287 ,\r\nV_290 ,\r\nV_117 -> V_64 [ 0 ] ) ;\r\nF_24 ( V_2 , V_287 ,\r\nV_291 , V_117 -> V_63 [ 0 ] ) ;\r\nF_24 ( V_2 , V_287 + 0x1000 ,\r\nV_288 ,\r\nV_117 -> V_61 [ 0 ] ) ;\r\nF_24 ( V_2 , V_287 + 0x1000 ,\r\nV_289 , V_117 -> V_60 [ 0 ] ) ;\r\nF_24 ( V_2 , V_287 + 0x1000 ,\r\nV_290 ,\r\nV_117 -> V_64 [ 0 ] ) ;\r\nF_24 ( V_2 , V_287 + 0x1000 ,\r\nV_291 ,\r\nV_117 -> V_63 [ 0 ] ) ;\r\n}\r\nF_24 ( V_2 , V_292 ,\r\nV_293 , V_282 ) ;\r\nF_24 ( V_2 , V_292 ,\r\nV_294 , V_117 -> V_27 [ 0 ] ) ;\r\nF_24 ( V_2 , V_292 + 0x1000 ,\r\nV_293 , V_282 ) ;\r\nF_24 ( V_2 , V_292 + 0x1000 ,\r\nV_294 , V_117 -> V_27 [ 0 ] ) ;\r\n}\r\nstatic void F_47 ( struct V_1 * V_2 ,\r\nstruct V_140 * V_141 )\r\n{\r\nstruct V_20 * V_117 ;\r\nstruct V_69 * V_70 = & V_2 -> V_3 . V_4 ;\r\nstruct V_71 * V_72 = & V_70 -> V_5 ;\r\nT_3 V_282 ;\r\nT_3 V_295 [ 5 ] , V_296 [ 5 ] , V_297 [ 5 ] ;\r\nT_3 V_298 , V_299 ;\r\nT_3 V_300 ;\r\nT_2 V_301 ;\r\nV_117 = & V_70 -> V_73 ;\r\nV_282 = 23 ;\r\nF_27 ( V_2 , V_302 , V_117 -> V_23 ) ;\r\nF_45 ( V_2 , V_117 , V_70 , V_282 ) ;\r\nif ( V_117 -> V_6 >= 3 ) {\r\nV_298 = V_117 -> V_65 ;\r\nV_299 = V_117 -> V_66 ;\r\nV_301 = F_23 ( V_2 , V_303 ) ;\r\nV_301 &= ( ~ ( V_304 ) ) ;\r\nV_301 |= F_28 ( V_298 ,\r\nV_305 ) ;\r\nV_301 |= F_28 ( V_299 ,\r\nV_306 ) ;\r\nV_301 |= F_28 ( ( V_299 >> 2 ) ,\r\nV_307 ) ;\r\nV_301 |= F_28 ( ( V_298 >> 1 ) ,\r\nV_308 ) ;\r\nV_301 |= F_28 ( ( V_298 >> 2 ) ,\r\nV_309 ) ;\r\nF_27 ( V_2 , V_303 , V_301 ) ;\r\nV_301 = F_23 ( V_2 , V_303 ) ;\r\nV_301 = F_23 ( V_2 , V_310 ) ;\r\nV_301 &= ( ~ V_311 ) ;\r\nV_301 |= F_28 ( ( V_298 >> 3 ) ,\r\nV_311 ) ;\r\nF_27 ( V_2 , V_310 , V_301 ) ;\r\nV_301 = F_23 ( V_2 , V_310 ) ;\r\n}\r\nif ( V_117 -> V_6 >= 2 ) {\r\nV_295 [ 0 ] = V_117 -> V_41 ;\r\nV_295 [ 1 ] = V_117 -> V_42 ;\r\nV_295 [ 2 ] = V_117 -> V_43 ;\r\nV_295 [ 3 ] = V_117 -> V_44 ;\r\nV_295 [ 4 ] = V_117 -> V_45 ;\r\nV_296 [ 0 ] = V_117 -> V_46 ;\r\nV_296 [ 1 ] = V_117 -> V_47 ;\r\nV_296 [ 2 ] = V_117 -> V_48 ;\r\nV_296 [ 3 ] = V_117 -> V_49 ;\r\nV_296 [ 4 ] = V_117 -> V_50 ;\r\nV_297 [ 0 ] = V_117 -> V_51 ;\r\nV_297 [ 1 ] = V_117 -> V_52 ;\r\nV_297 [ 2 ] = V_117 -> V_53 ;\r\nV_297 [ 3 ] = V_117 -> V_54 ;\r\nV_297 [ 4 ] = V_117 -> V_55 ;\r\n} else if ( V_117 -> V_6 == 1 ) {\r\nV_295 [ 0 ] = V_117 -> V_41 ;\r\nV_295 [ 1 ] = V_295 [ 2 ] = V_295 [ 3 ] = V_295 [ 4 ] = V_117 -> V_42 ;\r\nV_296 [ 0 ] = V_117 -> V_46 ;\r\nV_296 [ 1 ] = V_296 [ 2 ] = V_296 [ 3 ] = V_296 [ 4 ] = V_117 -> V_47 ;\r\nV_297 [ 0 ] = V_117 -> V_51 ;\r\nV_297 [ 1 ] = V_297 [ 2 ] = V_297 [ 3 ] = V_297 [ 4 ] = V_117 -> V_52 ;\r\n} else {\r\nint V_98 ;\r\nfor ( V_98 = 0 ; V_98 < 5 ; V_98 ++ ) {\r\nV_295 [ V_98 ] = V_117 -> V_41 ;\r\nV_296 [ V_98 ] = V_117 -> V_46 ;\r\nV_297 [ V_98 ] = V_117 -> V_46 ;\r\n}\r\n}\r\nif ( F_48 ( V_2 ) ) {\r\nF_49 ( V_2 ,\r\nV_312 ,\r\nV_313 ,\r\nV_314 ,\r\nV_295 [ 0 ] ) ;\r\nF_49 ( V_2 ,\r\nV_312 ,\r\nV_315 ,\r\nV_316 ,\r\nV_295 [ 1 ] ) ;\r\nF_49 ( V_2 ,\r\nV_312 ,\r\nV_317 ,\r\nV_318 ,\r\nV_295 [ 2 ] ) ;\r\nF_49 ( V_2 ,\r\nV_312 ,\r\nV_319 ,\r\nV_320 ,\r\nV_296 [ 0 ] ) ;\r\nF_49 ( V_2 ,\r\nV_321 ,\r\nV_322 ,\r\nV_323 ,\r\nV_297 [ 0 ] ) ;\r\n} else {\r\nF_49 ( V_2 ,\r\nV_312 ,\r\nV_324 ,\r\nV_325 ,\r\nV_295 [ 0 ] ) ;\r\nF_49 ( V_2 ,\r\nV_312 ,\r\nV_326 ,\r\nV_327 ,\r\nV_295 [ 1 ] ) ;\r\nF_49 ( V_2 ,\r\nV_312 ,\r\nV_328 ,\r\nV_329 ,\r\nV_295 [ 2 ] ) ;\r\nF_49 ( V_2 ,\r\nV_312 ,\r\nV_330 ,\r\nV_331 ,\r\nV_295 [ 3 ] ) ;\r\nF_49 ( V_2 ,\r\nV_312 ,\r\nV_332 ,\r\nV_333 ,\r\nV_295 [ 4 ] ) ;\r\nF_49 ( V_2 ,\r\nV_312 ,\r\nV_334 ,\r\nV_335 ,\r\nV_296 [ 0 ] ) ;\r\nF_49 ( V_2 ,\r\nV_312 ,\r\nV_336 ,\r\nV_337 ,\r\nV_296 [ 1 ] ) ;\r\nF_49 ( V_2 ,\r\nV_312 ,\r\nV_338 ,\r\nV_339 ,\r\nV_296 [ 2 ] ) ;\r\nF_49 ( V_2 ,\r\nV_321 ,\r\nV_340 ,\r\nV_341 ,\r\nV_296 [ 3 ] ) ;\r\nF_49 ( V_2 ,\r\nV_321 ,\r\nV_342 ,\r\nV_343 , V_296 [ 4 ] ) ;\r\nF_49 ( V_2 ,\r\nV_321 ,\r\nV_344 ,\r\nV_345 ,\r\nV_297 [ 0 ] ) ;\r\nF_49 ( V_2 ,\r\nV_321 ,\r\nV_346 ,\r\nV_347 ,\r\nV_297 [ 1 ] ) ;\r\nF_49 ( V_2 ,\r\nV_321 ,\r\nV_348 ,\r\nV_349 ,\r\nV_297 [ 2 ] ) ;\r\nF_49 ( V_2 ,\r\nV_321 ,\r\nV_350 ,\r\nV_351 ,\r\nV_297 [ 3 ] ) ;\r\nF_49 ( V_2 ,\r\nV_321 ,\r\nV_352 ,\r\nV_353 ,\r\nV_297 [ 4 ] ) ;\r\n}\r\nF_24 ( V_2 , V_354 , V_355 ,\r\nV_117 -> V_25 ) ;\r\nF_24 ( V_2 , V_356 , V_357 ,\r\nV_117 -> V_28 ) ;\r\nF_27 ( V_2 , V_358 ,\r\nF_28 ( V_117 -> V_31 , V_359 ) |\r\nF_28 ( V_117 -> V_31 , V_360 ) |\r\nF_28 ( V_117 -> V_33 , V_361 ) |\r\nF_28 ( V_117 -> V_33 , V_362 ) ) ;\r\nF_24 ( V_2 , V_363 , V_364 ,\r\nV_117 -> V_32 ) ;\r\nif ( F_50 ( V_2 ) )\r\nF_24 ( V_2 , V_363 , V_364 ,\r\nV_117 -> V_32 ) ;\r\nF_24 ( V_2 , V_365 , V_366 ,\r\nV_117 -> V_34 ) ;\r\nF_24 ( V_2 , V_367 , V_368 ,\r\nV_117 -> V_34 ) ;\r\nif ( ( V_70 -> V_5 . V_6 & V_119 ) >=\r\nV_160 ) {\r\nF_24 ( V_2 , V_369 , V_370 ,\r\nV_117 -> V_57 ) ;\r\nF_24 ( V_2 , V_369 , V_371 ,\r\nV_117 -> V_58 ) ;\r\n}\r\nif ( ( V_70 -> V_5 . V_6 & V_119 ) >=\r\nV_286 ) {\r\nif ( F_37 ( V_141 ) )\r\nF_24 ( V_2 , V_354 ,\r\nV_355 ,\r\nV_117 -> V_62 ) ;\r\n}\r\nV_300 = ( V_117 -> V_372 &\r\nV_373 ) ;\r\nif ( ( V_72 -> V_89 == 0 ) && ( V_300 != 0 ) ) {\r\nT_2 V_374 , V_375 , V_376 ;\r\nV_375 = F_51 ( 0 ) | F_51 ( 5 ) | F_51 ( 10 ) | F_51 ( 15 ) | F_51 ( 20 ) | F_51 ( 25 ) ;\r\nV_374 = V_375 * V_300 ;\r\nV_376 = V_375 * 0x1f ;\r\nF_52 ( V_2 , V_377 , V_374 , V_376 ) ;\r\nF_52 ( V_2 , V_378 , V_374 , V_376 ) ;\r\nF_52 ( V_2 , V_379 , V_374 , V_376 ) ;\r\nV_375 = F_51 ( 0 ) | F_51 ( 5 ) | F_51 ( 15 ) ;\r\nV_374 = V_375 * V_300 ;\r\nV_376 = V_375 * 0x1f ;\r\nF_52 ( V_2 , V_380 , V_374 , V_376 ) ;\r\nV_375 = F_51 ( 0 ) | F_51 ( 5 ) ;\r\nV_374 = V_375 * V_300 ;\r\nV_376 = V_375 * 0x1f ;\r\nF_52 ( V_2 , V_381 , V_374 , V_376 ) ;\r\nF_52 ( V_2 , V_382 , V_374 , V_376 ) ;\r\n}\r\n}\r\nstatic T_1 F_53 ( struct V_1 * V_2 , T_1 V_98 , bool V_383 )\r\n{\r\n#define F_54 \\r\n(ah->eeprom.map4k.modalHeader.spurChans[i].spurChan)\r\nstruct V_7 * V_8 = F_4 ( V_2 ) ;\r\nT_1 V_384 = V_385 ;\r\nF_6 ( V_8 , V_386 , L_85 ,\r\nV_98 , V_383 , V_2 -> V_387 . V_388 [ V_98 ] [ V_383 ] ) ;\r\nswitch ( V_2 -> V_387 . V_389 ) {\r\ncase V_390 :\r\nbreak;\r\ncase V_391 :\r\nV_384 = V_2 -> V_387 . V_388 [ V_98 ] [ V_383 ] ;\r\nF_6 ( V_8 , V_386 , L_86 ,\r\nV_384 ) ;\r\nbreak;\r\ncase V_392 :\r\nV_384 = F_54 ;\r\nbreak;\r\n}\r\nreturn V_384 ;\r\n#undef F_54\r\n}
