Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date             : Fri Feb 15 03:57:49 2019
| Host             : travis-job-75a5c2c8-7a7e-4949-a978-6eb2a204047e running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file top_power.rpt
| Design           : top
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.510        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.435        |
| Device Static (W)        | 0.076        |
| Total Off-Chip Power (W) | 0.714        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 82.6         |
| Junction Temperature (C) | 27.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.022 |       10 |       --- |             --- |
| Slice Logic              |     0.016 |    10075 |       --- |             --- |
|   LUT as Logic           |     0.014 |     4708 |     20800 |           22.63 |
|   LUT as Distributed RAM |    <0.001 |      256 |      9600 |            2.67 |
|   Register               |    <0.001 |     3915 |     41600 |            9.41 |
|   CARRY4                 |    <0.001 |      209 |      8150 |            2.56 |
|   F7/F8 Muxes            |    <0.001 |      133 |     32600 |            0.41 |
|   LUT as Shift Register  |    <0.001 |        2 |      9600 |            0.02 |
|   Others                 |     0.000 |       45 |       --- |             --- |
| Signals                  |     0.026 |     8719 |       --- |             --- |
| Block RAM                |     0.060 |     29.5 |        50 |           59.00 |
| PLL                      |     0.124 |        1 |         5 |           20.00 |
| DSPs                     |     0.003 |        3 |        90 |            3.33 |
| I/O                      |     0.182 |       70 |       210 |           33.33 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.076 |          |           |                 |
| Total                    |     0.510 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.148 |       0.136 |      0.011 |
| Vccaux    |       1.800 |     0.120 |       0.108 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.540 |       0.539 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.004 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------+-------------------+-----------------+
| Clock             | Domain            | Constraint (ns) |
+-------------------+-------------------+-----------------+
| clk100            | clk100            |            10.0 |
| soc_eth_clk       | soc_eth_clk       |            40.0 |
| soc_pll_clk200    | soc_pll_clk200    |             5.0 |
| soc_pll_fb        | soc_pll_fb        |            10.0 |
| soc_pll_sys       | soc_pll_sys       |            10.0 |
| soc_pll_sys4x     | soc_pll_sys4x     |             2.5 |
| soc_pll_sys4x_dqs | soc_pll_sys4x_dqs |             2.5 |
| sys_clk           | sys_clk           |            10.0 |
+-------------------+-------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| top                                            |     0.435 |
|   IOBUF                                        |     0.003 |
|   IOBUF_1                                      |     0.003 |
|   IOBUF_10                                     |     0.003 |
|   IOBUF_11                                     |     0.003 |
|   IOBUF_12                                     |     0.003 |
|   IOBUF_13                                     |     0.003 |
|   IOBUF_14                                     |     0.003 |
|   IOBUF_15                                     |     0.003 |
|   IOBUF_2                                      |     0.003 |
|   IOBUF_3                                      |     0.003 |
|   IOBUF_4                                      |     0.003 |
|   IOBUF_5                                      |     0.003 |
|   IOBUF_6                                      |     0.003 |
|   IOBUF_7                                      |     0.003 |
|   IOBUF_8                                      |     0.003 |
|   IOBUF_9                                      |     0.003 |
|   OBUFDS                                       |     0.002 |
|   OBUFTDS                                      |     0.002 |
|   OBUFTDS_1                                    |     0.002 |
|   mor1kx                                       |     0.045 |
|     mor1kx_cpu                                 |     0.045 |
|       cappuccino.mor1kx_cpu                    |     0.045 |
|         mor1kx_ctrl_cappuccino                 |     0.002 |
|           pic.mor1kx_pic                       |    <0.001 |
|         mor1kx_decode_execute_cappuccino       |     0.004 |
|         mor1kx_execute_alu                     |     0.007 |
|         mor1kx_execute_ctrl_cappuccino         |     0.001 |
|         mor1kx_fetch_cappuccino                |     0.007 |
|           icache_gen.mor1kx_icache             |     0.005 |
|             tag_ram                            |     0.002 |
|             way_memories[0].way_data_ram       |     0.003 |
|         mor1kx_lsu_cappuccino                  |     0.019 |
|           dcache_gen.mor1kx_dcache             |     0.010 |
|             tag_ram                            |     0.004 |
|               mem_reg_0_63_0_2                 |    <0.001 |
|               mem_reg_0_63_12_14               |    <0.001 |
|               mem_reg_0_63_15_17               |    <0.001 |
|               mem_reg_0_63_18_18               |    <0.001 |
|               mem_reg_0_63_19_19               |    <0.001 |
|               mem_reg_0_63_3_5                 |    <0.001 |
|               mem_reg_0_63_6_8                 |    <0.001 |
|               mem_reg_0_63_9_11                |    <0.001 |
|               mem_reg_128_191_0_2              |    <0.001 |
|               mem_reg_128_191_12_14            |    <0.001 |
|               mem_reg_128_191_15_17            |    <0.001 |
|               mem_reg_128_191_18_18            |    <0.001 |
|               mem_reg_128_191_19_19            |    <0.001 |
|               mem_reg_128_191_3_5              |    <0.001 |
|               mem_reg_128_191_6_8              |    <0.001 |
|               mem_reg_128_191_9_11             |    <0.001 |
|               mem_reg_192_255_0_2              |    <0.001 |
|               mem_reg_192_255_12_14            |    <0.001 |
|               mem_reg_192_255_15_17            |    <0.001 |
|               mem_reg_192_255_18_18            |    <0.001 |
|               mem_reg_192_255_19_19            |    <0.001 |
|               mem_reg_192_255_3_5              |    <0.001 |
|               mem_reg_192_255_6_8              |    <0.001 |
|               mem_reg_192_255_9_11             |    <0.001 |
|               mem_reg_64_127_0_2               |    <0.001 |
|               mem_reg_64_127_12_14             |    <0.001 |
|               mem_reg_64_127_15_17             |    <0.001 |
|               mem_reg_64_127_18_18             |    <0.001 |
|               mem_reg_64_127_19_19             |    <0.001 |
|               mem_reg_64_127_3_5               |    <0.001 |
|               mem_reg_64_127_6_8               |    <0.001 |
|               mem_reg_64_127_9_11              |    <0.001 |
|             way_memories[0].way_data_ram       |     0.005 |
|           store_buffer_gen.mor1kx_store_buffer |     0.006 |
|             fifo_ram                           |     0.006 |
|         mor1kx_rf_cappuccino                   |     0.004 |
|           rfa                                  |    <0.001 |
|           rfb                                  |    <0.001 |
|         mor1kx_wb_mux_cappuccino               |     0.001 |
|   storage_1_reg_0_15_0_5                       |    <0.001 |
|   storage_1_reg_0_15_6_9                       |    <0.001 |
|   storage_2_reg_0_7_0_5                        |    <0.001 |
|   storage_2_reg_0_7_12_17                      |    <0.001 |
|   storage_2_reg_0_7_18_21                      |    <0.001 |
|   storage_2_reg_0_7_6_11                       |    <0.001 |
|   storage_3_reg_0_7_0_5                        |    <0.001 |
|   storage_3_reg_0_7_12_17                      |    <0.001 |
|   storage_3_reg_0_7_18_21                      |    <0.001 |
|   storage_3_reg_0_7_6_11                       |    <0.001 |
|   storage_4_reg_0_7_0_5                        |    <0.001 |
|   storage_4_reg_0_7_12_17                      |    <0.001 |
|   storage_4_reg_0_7_18_21                      |    <0.001 |
|   storage_4_reg_0_7_6_11                       |    <0.001 |
|   storage_5_reg_0_7_0_5                        |    <0.001 |
|   storage_5_reg_0_7_12_17                      |    <0.001 |
|   storage_5_reg_0_7_18_21                      |    <0.001 |
|   storage_5_reg_0_7_6_11                       |    <0.001 |
|   storage_6_reg_0_7_0_5                        |    <0.001 |
|   storage_6_reg_0_7_12_17                      |    <0.001 |
|   storage_6_reg_0_7_18_21                      |    <0.001 |
|   storage_6_reg_0_7_6_11                       |    <0.001 |
|   storage_7_reg_0_7_0_5                        |    <0.001 |
|   storage_7_reg_0_7_12_17                      |    <0.001 |
|   storage_7_reg_0_7_18_21                      |    <0.001 |
|   storage_7_reg_0_7_6_11                       |    <0.001 |
|   storage_8_reg_0_7_0_5                        |    <0.001 |
|   storage_8_reg_0_7_12_17                      |    <0.001 |
|   storage_8_reg_0_7_18_21                      |    <0.001 |
|   storage_8_reg_0_7_6_11                       |    <0.001 |
|   storage_9_reg_0_7_0_5                        |    <0.001 |
|   storage_9_reg_0_7_12_17                      |    <0.001 |
|   storage_9_reg_0_7_18_21                      |    <0.001 |
|   storage_9_reg_0_7_6_11                       |    <0.001 |
|   storage_reg_0_15_0_5                         |    <0.001 |
|   storage_reg_0_15_6_9                         |    <0.001 |
+------------------------------------------------+-----------+


