# About

This project aims to provide a continuous integration (CI) environment for open-source RISC-V processors using Field-Programmable Gate Arrays (FPGAs) from various manufacturers. The CI environment is integrated with a system that connects directly to the GitHub repository to automatically fetch each new commit in a processor, facilitating a seamless CI flow across different FPGA platforms. The project is part of the [Laboratory of Computer Systems](https://www.lsc.ic.unicamp.br/) at the [Institute of Computing](https://www.ic.unicamp.br/en/) of the [University of Campinas](https://www.unicamp.br/unicamp/).

## Developers

- **Research advisor**: [Rodolfo Azevedo](https://www.ic.unicamp.br/~rodolfo/)

- **Master's student**: [Gabriel P Gomes](https://github.com/GabPGomes)

- **Undergraduate students**:
    - [Angelo Malaguti](https://github.com/llTurtle22ll)
    - [Enrico Fernandes](https://github.com/EnricoPf)
    - [Gabriel Oliveira](https://github.com/gabcro)
    - [Julio Avelar](https://github.com/JN513)
    - [Victor Lago](https://github.com/Viktor-Lake)

## Licenses

Hardware License: [CERN-OHL-P-2.0](https://github.com/LSC-Unicamp/riscv-isa-ci-controller/blob/main/LICENSE)

Software License: [MIT](https://github.com/LSC-Unicamp/riscv-isa-ci/blob/main/LICENSE)

Documentation License: [CC BY-SA 4.0](https://github.com/LSC-Unicamp/riscv-isa-ci-website/blob/main/LICENSE)
