##########################################################################
#  Title       : load design
#  Project     : gf 22 dz flow
##########################################################################
#  File        : chip.globals
#  Author      : Beat Muheim  <muheim@ee.ethz.ch>
#  Company     : Microelectronics Design Center (DZ), ETH Zurich
##########################################################################
#  Description : It will read the netlist the cell abstraction and the 
#                view definition file.
#
#                Perform:
#                source <globals-file>
#                init_design
#
#  Inputs      : ../synopsys/netlists/top.v src/chip.v lef src/chip.io src/mmmc.view.tcl
#  Outputs     : 
#  Rhesuses    : 
##########################################################################
#  Copyright (c) 2016 Microelectronics Design Center, ETH Zurich
##########################################################################
# v0.1 - <muheim@ee.ethz.ch> -Tue Jan 19 11:20:22 CET 2016
#  - copy from gf28 
##########################################################################

set defHierChar {/}
set trial_repo {../synopsys/scheremo_trial0_full}
set init_verilog ../synopsys/trial5_25_11_2021/netlists/hyperbus_chip.v
set init_design_settop 0

set REPDIR reports
set OUTDIR out
set SAVEDIR save

#set init_io_file  {src/chip.io}

set init_lef_file { ../technology/lef/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_104cpp_tech.lef  \
                    ../technology/lef/22FDSOI_DZ_VIA01_VIA02_tech.lef \
                    ../technology/lef/TGPCI_10M_2Mx_5Cx_1Jx_2Qx_LB.lef \
                    ../technology/lef/GF22FDX_SC8T_104CPP_BASE_CSC20L.lef \
                    ../technology/lef/GF22FDX_SC8T_104CPP_BASE_CSC20SL.lef \
                    ../technology/lef/GF22FDX_SC8T_104CPP_BASE_CSC24SL.lef \
                    ../technology/lef/GF22FDX_SC8T_104CPP_BASE_CSC24L.lef \
                    ../technology/lef/GF22FDX_SC8T_104CPP_BASE_CSC28SL.lef \
                    ../technology/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef \
                    ../technology/lef/GF22FDX_SC8T_104CPP_SHIFT_CSL.lef \
                    ../technology/lef/GF22FDX_SC8T_104CPP_LPK_CSSL.lef \
                    ../technology/lef/GF22FDX_SC8T_104CPP_LPK_CSL.lef \
                    ../technology/lef/GF22FDX_SC8T_104CPP_HPK_CSSL.lef \
                    ../technology/lef/GF22FDX_SC8T_104CPP_HPK_CSL.lef \
                    ../technology/lef/IN22FDX_GPIO18_10M19S40PI.lef  \
                    ../technology/lef/generic_delay_D4_O1_3P750_CG0.lef \
                    }

set init_gds_file [ list ../technology/gds/TGPCI_10M_2Mx_5Cx_1Jx_2Qx_LB.gds      \
                    ../technology/gds/GF22FDX_SC8T_104CPP_BASE_CSC20L.gds        \
                    ../technology/gds/GF22FDX_SC8T_104CPP_BASE_CSC20SL.gds       \
                    ../technology/gds/GF22FDX_SC8T_104CPP_BASE_CSC28L.gds        \
                    ../technology/gds/GF22FDX_SC8T_104CPP_BASE_CSC28SL.gds       \
                    ../technology/gds/GF22FDX_SC8T_104CPP_BASE_CSC24L.gds        \
                    ../technology/gds/GF22FDX_SC8T_104CPP_BASE_CSC24SL.gds       \
                    ../technology/gds/GF22FDX_SC8T_104CPP_SHIFT_CSL.gds          \
                    ../technology/gds/GF22FDX_SC8T_104CPP_LPK_CSSL.gds           \
                    ../technology/gds/GF22FDX_SC8T_104CPP_LPK_CSL.gds            \
                    ../technology/gds/GF22FDX_SC8T_104CPP_HPK_CSSL.gds           \
                    ../technology/gds/GF22FDX_SC8T_104CPP_HPK_CSL.gds            \
                    ../technology/gds/IN22FDX_GPIO18_10M19S40PI.gds              \
                    ../technology/gds/generic_delay_D4_O1_3P750_CG0.gds.gz       \
                  ]


set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1 -useLefDef56 1 }

set init_mmmc_file {./src/mmmc.view.tcl}

# NOTE(fschuiki): The following is needed, since otherwise Innovus refuses to
# connect VSSIO to a supply net (it thinks the net is a power net instead of a
# ground net).
set init_ignore_pgpin_polarity_check VSSIO


# when the cpf is ust this is not needet
#set init_pwr_net {VDD}
#set init_gnd_net {VSS}

# delaycal_use_default_delay_limit 1000
#
# Net default delay values are:
#   Net delay: 1 ns
#   Transition time: 0 ps
#   Net load: 0.5 pF
