# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" \
"../../../../lab2_BCD.srcs/sources_1/new/bcd_to_7seg.v" \
"../../../../lab2_BCD.srcs/sim_1/new/tb_bcd_to_7seg.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
