# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"fir_filter_tb_func_synth.v" \
"../../../../../fir_filter_tb.v" \

# Do not sort compile order
nosort
