Analysis & Synthesis report for top
Tue Nov 28 17:34:40 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|de2lcd:lcd|next_command
 11. State Machine - |top|de2lcd:lcd|state
 12. State Machine - |top|bullet:bullet2|curr_state
 13. State Machine - |top|bullet:bullet1|curr_state
 14. State Machine - |top|tank:tank2|curr_state
 15. State Machine - |top|tank:tank1|curr_state
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated
 21. Parameter Settings for User Entity Instance: pll6:pll|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component
 23. altpll Parameter Settings by Entity Instance
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "leddcd:dispscore2"
 26. Port Connectivity Checks: "leddcd:dispscore1"
 27. Port Connectivity Checks: "VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors"
 28. Port Connectivity Checks: "tank:tank2"
 29. Port Connectivity Checks: "tank:tank1"
 30. Port Connectivity Checks: "ps2:keyboard"
 31. Port Connectivity Checks: "pll6:pll"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 28 17:34:40 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; top                                            ;
; Top-level Entity Name              ; top                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 876                                            ;
;     Total combinational functions  ; 818                                            ;
;     Dedicated logic registers      ; 270                                            ;
; Total registers                    ; 270                                            ;
; Total pins                         ; 78                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 192                                            ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+-------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+-------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; move_object/move_object.vhd         ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/move_object/move_object.vhd         ;         ;
; mini_project_vga/VGA_top_level.vhd  ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/VGA_top_level.vhd  ;         ;
; mini_project_vga/vga_sync.vhd       ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/vga_sync.vhd       ;         ;
; mini_project_vga/pixelGenerator.vhd ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/pixelGenerator.vhd ;         ;
; mini_project_vga/colorROM.vhd       ; yes             ; User Wizard-Generated File             ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd       ;         ;
; tanks/tanks.vhd                     ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/tanks/tanks.vhd                     ;         ;
; score/score.vhd                     ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/score/score.vhd                     ;         ;
; ps2/ps2.vhd                         ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd                         ;         ;
; ps2/oneshot.vhd                     ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/oneshot.vhd                     ;         ;
; ps2/keyboard.vhd                    ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/keyboard.vhd                    ;         ;
; lcd/de2lcd.vhd                      ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd                      ;         ;
; gamestate/gamestate.vhd             ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/gamestate/gamestate.vhd             ;         ;
; display_score/score_const.vhd       ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/display_score/score_const.vhd       ;         ;
; display_score/leddcd.vhd            ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/display_score/leddcd.vhd            ;         ;
; bullets/tank_const.vhd              ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/tank_const.vhd              ;         ;
; bullets/bullets.vhd                 ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd                 ;         ;
; top.vhd                             ; yes             ; User VHDL File                         ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd                             ;         ;
; pll6.vhd                            ; yes             ; User Wizard-Generated File             ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/pll6.vhd                            ;         ;
; altpll.tdf                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf             ;         ;
; aglobal221.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc         ;         ;
; stratix_pll.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc        ;         ;
; stratixii_pll.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc      ;         ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc      ;         ;
; db/pll6_altpll.v                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/pll6_altpll.v                    ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_b481.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/altsyncram_b481.tdf              ;         ;
; mini_project_vga/colorROM.mif       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.mif       ;         ;
+-------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 876       ;
;                                             ;           ;
; Total combinational functions               ; 818       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 187       ;
;     -- 3 input functions                    ; 227       ;
;     -- <=2 input functions                  ; 404       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 384       ;
;     -- arithmetic mode                      ; 434       ;
;                                             ;           ;
; Total registers                             ; 270       ;
;     -- Dedicated logic registers            ; 270       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 78        ;
; Total memory bits                           ; 192       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 140       ;
; Total fan-out                               ; 3217      ;
; Average fan-out                             ; 2.52      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                            ; 818 (2)             ; 270 (0)                   ; 192         ; 0            ; 0       ; 0         ; 78   ; 0            ; |top                                                                                                                          ; top             ; work         ;
;    |VGA_top_level:vga|                          ; 322 (0)             ; 49 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VGA_top_level:vga                                                                                                        ; VGA_top_level   ; work         ;
;       |VGA_SYNC:videoSync|                      ; 59 (59)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VGA_top_level:vga|VGA_SYNC:videoSync                                                                                     ; VGA_SYNC        ; work         ;
;       |pixelGenerator:videoGen|                 ; 263 (263)           ; 3 (3)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VGA_top_level:vga|pixelGenerator:videoGen                                                                                ; pixelGenerator  ; work         ;
;          |colorROM:colors|                      ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors                                                                ; colorROM        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                |altsyncram_b481:auto_generated| ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated ; altsyncram_b481 ; work         ;
;    |bullet:bullet1|                             ; 101 (101)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|bullet:bullet1                                                                                                           ; bullet          ; work         ;
;    |bullet:bullet2|                             ; 101 (101)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|bullet:bullet2                                                                                                           ; bullet          ; work         ;
;    |de2lcd:lcd|                                 ; 94 (94)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|de2lcd:lcd                                                                                                               ; de2lcd          ; work         ;
;    |gamestate:state|                            ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|gamestate:state                                                                                                          ; gamestate       ; work         ;
;    |leddcd:dispscore1|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|leddcd:dispscore1                                                                                                        ; leddcd          ; work         ;
;    |leddcd:dispscore2|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|leddcd:dispscore2                                                                                                        ; leddcd          ; work         ;
;    |move_object:move_bullet|                    ; 28 (28)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|move_object:move_bullet                                                                                                  ; move_object     ; work         ;
;    |pll6:pll|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll6:pll                                                                                                                 ; pll6            ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll6:pll|altpll:altpll_component                                                                                         ; altpll          ; work         ;
;          |pll6_altpll:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll6:pll|altpll:altpll_component|pll6_altpll:auto_generated                                                              ; pll6_altpll     ; work         ;
;    |ps2:keyboard|                               ; 37 (12)             ; 48 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ps2:keyboard                                                                                                             ; ps2             ; work         ;
;       |keyboard:u1|                             ; 17 (17)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ps2:keyboard|keyboard:u1                                                                                                 ; keyboard        ; work         ;
;       |leddcd:speeddisp1|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ps2:keyboard|leddcd:speeddisp1                                                                                           ; leddcd          ; work         ;
;       |leddcd:speeddisp2|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ps2:keyboard|leddcd:speeddisp2                                                                                           ; leddcd          ; work         ;
;       |oneshot:pulser|                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ps2:keyboard|oneshot:pulser                                                                                              ; oneshot         ; work         ;
;    |score:tank1score|                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|score:tank1score                                                                                                         ; score           ; work         ;
;    |score:tank2score|                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|score:tank2score                                                                                                         ; score           ; work         ;
;    |tank:tank1|                                 ; 62 (62)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|tank:tank1                                                                                                               ; tank            ; work         ;
;    |tank:tank2|                                 ; 59 (59)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|tank:tank2                                                                                                               ; tank            ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------+
; VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 8            ; 30           ; --           ; --           ; 240  ; colorROM.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |top|pll6:pll   ; pll6.vhd        ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|de2lcd:lcd|next_command                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-----------------------+--------------------------+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.HOLD ; next_command.RESET1 ; next_command.TOGGLE_E ; next_command.RETURN_HOME ; next_command.WRITE_CHAR10 ; next_command.WRITE_CHAR9 ; next_command.WRITE_CHAR8 ; next_command.WRITE_CHAR7 ; next_command.WRITE_CHAR6 ; next_command.WRITE_CHAR5 ; next_command.WRITE_CHAR4 ; next_command.WRITE_CHAR3 ; next_command.WRITE_CHAR2 ; next_command.WRITE_CHAR1 ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ; next_command.RESET2 ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-----------------------+--------------------------+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 0                   ;
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 1                     ; 1                   ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 1                       ; 0                     ; 1                   ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR1   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR2   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR3   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR4   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR5   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR6   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR7   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR8   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR9   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR10  ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 1                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 1                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.TOGGLE_E      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 1                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET1        ; 0                          ; 0                        ; 0                   ; 0                 ; 1                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.HOLD          ; 0                          ; 0                        ; 0                   ; 1                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-----------------------+--------------------------+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+-------------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|de2lcd:lcd|state                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+----------------+-------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.TOGGLE_E ; state.RETURN_HOME ; state.WRITE_CHAR10 ; state.WRITE_CHAR9 ; state.WRITE_CHAR8 ; state.WRITE_CHAR7 ; state.WRITE_CHAR6 ; state.WRITE_CHAR5 ; state.WRITE_CHAR4 ; state.WRITE_CHAR3 ; state.WRITE_CHAR2 ; state.WRITE_CHAR1 ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+----------------+-------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR1   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR2   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR3   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR4   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR5   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR6   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR7   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR8   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR9   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR10  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 1                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.TOGGLE_E      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+----------------+-------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+------------------+----------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |top|bullet:bullet2|curr_state                                     ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; curr_state.s_d ; curr_state.s_c ; curr_state.s_b ; curr_state.s_a ;
+----------------+----------------+----------------+----------------+----------------+
; curr_state.s_a ; 0              ; 0              ; 0              ; 0              ;
; curr_state.s_b ; 0              ; 0              ; 1              ; 1              ;
; curr_state.s_c ; 0              ; 1              ; 0              ; 1              ;
; curr_state.s_d ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |top|bullet:bullet1|curr_state                                     ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; curr_state.s_d ; curr_state.s_c ; curr_state.s_b ; curr_state.s_a ;
+----------------+----------------+----------------+----------------+----------------+
; curr_state.s_a ; 0              ; 0              ; 0              ; 0              ;
; curr_state.s_b ; 0              ; 0              ; 1              ; 1              ;
; curr_state.s_c ; 0              ; 1              ; 0              ; 1              ;
; curr_state.s_d ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|tank:tank2|curr_state                                                                                    ;
+-----------------------+-----------------------+----------------------+-------------------+-----------------+------------------+
; Name                  ; curr_state.move_right ; curr_state.move_left ; curr_state.update ; curr_state.idle ; curr_state.reset ;
+-----------------------+-----------------------+----------------------+-------------------+-----------------+------------------+
; curr_state.reset      ; 0                     ; 0                    ; 0                 ; 0               ; 0                ;
; curr_state.idle       ; 0                     ; 0                    ; 0                 ; 1               ; 1                ;
; curr_state.update     ; 0                     ; 0                    ; 1                 ; 0               ; 1                ;
; curr_state.move_left  ; 0                     ; 1                    ; 0                 ; 0               ; 1                ;
; curr_state.move_right ; 1                     ; 0                    ; 0                 ; 0               ; 1                ;
+-----------------------+-----------------------+----------------------+-------------------+-----------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|tank:tank1|curr_state                                                                                    ;
+-----------------------+-----------------------+----------------------+-------------------+-----------------+------------------+
; Name                  ; curr_state.move_right ; curr_state.move_left ; curr_state.update ; curr_state.idle ; curr_state.reset ;
+-----------------------+-----------------------+----------------------+-------------------+-----------------+------------------+
; curr_state.reset      ; 0                     ; 0                    ; 0                 ; 0               ; 0                ;
; curr_state.idle       ; 0                     ; 0                    ; 0                 ; 1               ; 1                ;
; curr_state.update     ; 0                     ; 0                    ; 1                 ; 0               ; 1                ;
; curr_state.move_left  ; 0                     ; 1                    ; 0                 ; 0               ; 1                ;
; curr_state.move_right ; 1                     ; 0                    ; 0                 ; 0               ; 1                ;
+-----------------------+-----------------------+----------------------+-------------------+-----------------+------------------+


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+---------------------------------------------------+-------------------------------------------------+
; Register name                                     ; Reason for Removal                              ;
+---------------------------------------------------+-------------------------------------------------+
; de2lcd:lcd|LCD_RW                                 ; Stuck at GND due to stuck port data_in          ;
; ps2:keyboard|speed1inner[2]                       ; Merged with ps2:keyboard|speed1inner[3]         ;
; ps2:keyboard|speed2inner[2]                       ; Merged with ps2:keyboard|speed2inner[3]         ;
; move_object:move_tank1|pulse                      ; Merged with move_object:move_bullet|pulse       ;
; move_object:move_tank2|pulse                      ; Merged with move_object:move_bullet|pulse       ;
; move_object:move_tank1|counter[20]                ; Merged with move_object:move_bullet|counter[20] ;
; move_object:move_tank2|counter[20]                ; Merged with move_object:move_bullet|counter[20] ;
; move_object:move_tank1|counter[19]                ; Merged with move_object:move_bullet|counter[19] ;
; move_object:move_tank2|counter[19]                ; Merged with move_object:move_bullet|counter[19] ;
; move_object:move_tank1|counter[18]                ; Merged with move_object:move_bullet|counter[18] ;
; move_object:move_tank2|counter[18]                ; Merged with move_object:move_bullet|counter[18] ;
; move_object:move_tank1|counter[17]                ; Merged with move_object:move_bullet|counter[17] ;
; move_object:move_tank2|counter[17]                ; Merged with move_object:move_bullet|counter[17] ;
; move_object:move_tank1|counter[16]                ; Merged with move_object:move_bullet|counter[16] ;
; move_object:move_tank2|counter[16]                ; Merged with move_object:move_bullet|counter[16] ;
; move_object:move_tank1|counter[15]                ; Merged with move_object:move_bullet|counter[15] ;
; move_object:move_tank2|counter[15]                ; Merged with move_object:move_bullet|counter[15] ;
; move_object:move_tank1|counter[14]                ; Merged with move_object:move_bullet|counter[14] ;
; move_object:move_tank2|counter[14]                ; Merged with move_object:move_bullet|counter[14] ;
; move_object:move_tank1|counter[13]                ; Merged with move_object:move_bullet|counter[13] ;
; move_object:move_tank2|counter[13]                ; Merged with move_object:move_bullet|counter[13] ;
; move_object:move_tank1|counter[12]                ; Merged with move_object:move_bullet|counter[12] ;
; move_object:move_tank2|counter[12]                ; Merged with move_object:move_bullet|counter[12] ;
; move_object:move_tank1|counter[11]                ; Merged with move_object:move_bullet|counter[11] ;
; move_object:move_tank2|counter[11]                ; Merged with move_object:move_bullet|counter[11] ;
; move_object:move_tank1|counter[10]                ; Merged with move_object:move_bullet|counter[10] ;
; move_object:move_tank2|counter[10]                ; Merged with move_object:move_bullet|counter[10] ;
; move_object:move_tank1|counter[9]                 ; Merged with move_object:move_bullet|counter[9]  ;
; move_object:move_tank2|counter[9]                 ; Merged with move_object:move_bullet|counter[9]  ;
; move_object:move_tank1|counter[8]                 ; Merged with move_object:move_bullet|counter[8]  ;
; move_object:move_tank2|counter[8]                 ; Merged with move_object:move_bullet|counter[8]  ;
; move_object:move_tank1|counter[7]                 ; Merged with move_object:move_bullet|counter[7]  ;
; move_object:move_tank2|counter[7]                 ; Merged with move_object:move_bullet|counter[7]  ;
; move_object:move_tank1|counter[6]                 ; Merged with move_object:move_bullet|counter[6]  ;
; move_object:move_tank2|counter[6]                 ; Merged with move_object:move_bullet|counter[6]  ;
; move_object:move_tank1|counter[5]                 ; Merged with move_object:move_bullet|counter[5]  ;
; move_object:move_tank2|counter[5]                 ; Merged with move_object:move_bullet|counter[5]  ;
; move_object:move_tank1|counter[4]                 ; Merged with move_object:move_bullet|counter[4]  ;
; move_object:move_tank2|counter[4]                 ; Merged with move_object:move_bullet|counter[4]  ;
; move_object:move_tank1|counter[3]                 ; Merged with move_object:move_bullet|counter[3]  ;
; move_object:move_tank2|counter[3]                 ; Merged with move_object:move_bullet|counter[3]  ;
; move_object:move_tank1|counter[2]                 ; Merged with move_object:move_bullet|counter[2]  ;
; move_object:move_tank2|counter[2]                 ; Merged with move_object:move_bullet|counter[2]  ;
; move_object:move_tank1|counter[1]                 ; Merged with move_object:move_bullet|counter[1]  ;
; move_object:move_tank2|counter[1]                 ; Merged with move_object:move_bullet|counter[1]  ;
; move_object:move_tank1|counter[0]                 ; Merged with move_object:move_bullet|counter[0]  ;
; move_object:move_tank2|counter[0]                 ; Merged with move_object:move_bullet|counter[0]  ;
; ps2:keyboard|speed1inner[3]                       ; Stuck at GND due to stuck port data_in          ;
; ps2:keyboard|speed2inner[3]                       ; Stuck at GND due to stuck port data_in          ;
; VGA_top_level:vga|VGA_SYNC:videoSync|pixel_row[9] ; Stuck at GND due to stuck port data_in          ;
; tank:tank2|curr_state.move_right                  ; Lost fanout                                     ;
; tank:tank1|curr_state.move_right                  ; Lost fanout                                     ;
; tank:tank2|curr_state.reset                       ; Merged with tank:tank1|curr_state.reset         ;
; tank:tank2|curr_state.idle                        ; Merged with tank:tank1|curr_state.idle          ;
; tank:tank2|curr_state.update                      ; Merged with tank:tank1|curr_state.update        ;
; de2lcd:lcd|next_command.RESET1                    ; Merged with de2lcd:lcd|next_command.HOLD        ;
; de2lcd:lcd|next_command.TOGGLE_E                  ; Merged with de2lcd:lcd|next_command.HOLD        ;
; de2lcd:lcd|next_command.HOLD                      ; Stuck at GND due to stuck port data_in          ;
; Total Number of Removed Registers = 58            ;                                                 ;
+---------------------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 270   ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 85    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 110   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; ps2:keyboard|speed1inner[0]             ; 5       ;
; ps2:keyboard|speed2inner[0]             ; 5       ;
; bullet:bullet2|curr_bullet_y[8]         ; 5       ;
; bullet:bullet2|curr_bullet_y[7]         ; 5       ;
; bullet:bullet2|curr_bullet_y[3]         ; 5       ;
; bullet:bullet2|curr_bullet_y[5]         ; 6       ;
; bullet:bullet2|curr_bullet_y[2]         ; 5       ;
; bullet:bullet2|curr_bullet_y[1]         ; 6       ;
; bullet:bullet1|curr_bullet_y[4]         ; 6       ;
; bullet:bullet1|curr_bullet_y[5]         ; 6       ;
; bullet:bullet1|curr_bullet_y[1]         ; 6       ;
; Total number of inverted registers = 11 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|VGA_top_level:vga|VGA_SYNC:videoSync|v_count[3] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|de2lcd:lcd|CLK_COUNT_400HZ[7]                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ps2:keyboard|keyboard:u1|INCNT[3]               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|tank:tank2|curr_tank_x[4]                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|tank:tank1|curr_tank_x[1]                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|bullet:bullet2|curr_bullet_y[2]                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|bullet:bullet1|curr_bullet_y[3]                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|ps2:keyboard|leddcd:speeddisp1|segments_out[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|ps2:keyboard|leddcd:speeddisp1|segments_out[4]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|ps2:keyboard|leddcd:speeddisp2|segments_out[3]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|leddcd:dispscore1|segments_out[3]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|leddcd:dispscore1|segments_out[4]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|leddcd:dispscore2|segments_out[2]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|leddcd:dispscore2|segments_out[4]               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll6:pll|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------+
; Parameter Name                ; Value                  ; Type                 ;
+-------------------------------+------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped              ;
; PLL_TYPE                      ; AUTO                   ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll6 ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped              ;
; SCAN_CHAIN                    ; LONG                   ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped              ;
; LOCK_HIGH                     ; 1                      ; Untyped              ;
; LOCK_LOW                      ; 1                      ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped              ;
; SKIP_VCO                      ; OFF                    ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped              ;
; BANDWIDTH                     ; 0                      ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped              ;
; DOWN_SPREAD                   ; 0                      ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 29                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped              ;
; CLK0_DIVIDE_BY                ; 10                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped              ;
; DPA_DIVIDER                   ; 0                      ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped              ;
; VCO_MIN                       ; 0                      ; Untyped              ;
; VCO_MAX                       ; 0                      ; Untyped              ;
; VCO_CENTER                    ; 0                      ; Untyped              ;
; PFD_MIN                       ; 0                      ; Untyped              ;
; PFD_MAX                       ; 0                      ; Untyped              ;
; M_INITIAL                     ; 0                      ; Untyped              ;
; M                             ; 0                      ; Untyped              ;
; N                             ; 1                      ; Untyped              ;
; M2                            ; 1                      ; Untyped              ;
; N2                            ; 1                      ; Untyped              ;
; SS                            ; 1                      ; Untyped              ;
; C0_HIGH                       ; 0                      ; Untyped              ;
; C1_HIGH                       ; 0                      ; Untyped              ;
; C2_HIGH                       ; 0                      ; Untyped              ;
; C3_HIGH                       ; 0                      ; Untyped              ;
; C4_HIGH                       ; 0                      ; Untyped              ;
; C5_HIGH                       ; 0                      ; Untyped              ;
; C6_HIGH                       ; 0                      ; Untyped              ;
; C7_HIGH                       ; 0                      ; Untyped              ;
; C8_HIGH                       ; 0                      ; Untyped              ;
; C9_HIGH                       ; 0                      ; Untyped              ;
; C0_LOW                        ; 0                      ; Untyped              ;
; C1_LOW                        ; 0                      ; Untyped              ;
; C2_LOW                        ; 0                      ; Untyped              ;
; C3_LOW                        ; 0                      ; Untyped              ;
; C4_LOW                        ; 0                      ; Untyped              ;
; C5_LOW                        ; 0                      ; Untyped              ;
; C6_LOW                        ; 0                      ; Untyped              ;
; C7_LOW                        ; 0                      ; Untyped              ;
; C8_LOW                        ; 0                      ; Untyped              ;
; C9_LOW                        ; 0                      ; Untyped              ;
; C0_INITIAL                    ; 0                      ; Untyped              ;
; C1_INITIAL                    ; 0                      ; Untyped              ;
; C2_INITIAL                    ; 0                      ; Untyped              ;
; C3_INITIAL                    ; 0                      ; Untyped              ;
; C4_INITIAL                    ; 0                      ; Untyped              ;
; C5_INITIAL                    ; 0                      ; Untyped              ;
; C6_INITIAL                    ; 0                      ; Untyped              ;
; C7_INITIAL                    ; 0                      ; Untyped              ;
; C8_INITIAL                    ; 0                      ; Untyped              ;
; C9_INITIAL                    ; 0                      ; Untyped              ;
; C0_MODE                       ; BYPASS                 ; Untyped              ;
; C1_MODE                       ; BYPASS                 ; Untyped              ;
; C2_MODE                       ; BYPASS                 ; Untyped              ;
; C3_MODE                       ; BYPASS                 ; Untyped              ;
; C4_MODE                       ; BYPASS                 ; Untyped              ;
; C5_MODE                       ; BYPASS                 ; Untyped              ;
; C6_MODE                       ; BYPASS                 ; Untyped              ;
; C7_MODE                       ; BYPASS                 ; Untyped              ;
; C8_MODE                       ; BYPASS                 ; Untyped              ;
; C9_MODE                       ; BYPASS                 ; Untyped              ;
; C0_PH                         ; 0                      ; Untyped              ;
; C1_PH                         ; 0                      ; Untyped              ;
; C2_PH                         ; 0                      ; Untyped              ;
; C3_PH                         ; 0                      ; Untyped              ;
; C4_PH                         ; 0                      ; Untyped              ;
; C5_PH                         ; 0                      ; Untyped              ;
; C6_PH                         ; 0                      ; Untyped              ;
; C7_PH                         ; 0                      ; Untyped              ;
; C8_PH                         ; 0                      ; Untyped              ;
; C9_PH                         ; 0                      ; Untyped              ;
; L0_HIGH                       ; 1                      ; Untyped              ;
; L1_HIGH                       ; 1                      ; Untyped              ;
; G0_HIGH                       ; 1                      ; Untyped              ;
; G1_HIGH                       ; 1                      ; Untyped              ;
; G2_HIGH                       ; 1                      ; Untyped              ;
; G3_HIGH                       ; 1                      ; Untyped              ;
; E0_HIGH                       ; 1                      ; Untyped              ;
; E1_HIGH                       ; 1                      ; Untyped              ;
; E2_HIGH                       ; 1                      ; Untyped              ;
; E3_HIGH                       ; 1                      ; Untyped              ;
; L0_LOW                        ; 1                      ; Untyped              ;
; L1_LOW                        ; 1                      ; Untyped              ;
; G0_LOW                        ; 1                      ; Untyped              ;
; G1_LOW                        ; 1                      ; Untyped              ;
; G2_LOW                        ; 1                      ; Untyped              ;
; G3_LOW                        ; 1                      ; Untyped              ;
; E0_LOW                        ; 1                      ; Untyped              ;
; E1_LOW                        ; 1                      ; Untyped              ;
; E2_LOW                        ; 1                      ; Untyped              ;
; E3_LOW                        ; 1                      ; Untyped              ;
; L0_INITIAL                    ; 1                      ; Untyped              ;
; L1_INITIAL                    ; 1                      ; Untyped              ;
; G0_INITIAL                    ; 1                      ; Untyped              ;
; G1_INITIAL                    ; 1                      ; Untyped              ;
; G2_INITIAL                    ; 1                      ; Untyped              ;
; G3_INITIAL                    ; 1                      ; Untyped              ;
; E0_INITIAL                    ; 1                      ; Untyped              ;
; E1_INITIAL                    ; 1                      ; Untyped              ;
; E2_INITIAL                    ; 1                      ; Untyped              ;
; E3_INITIAL                    ; 1                      ; Untyped              ;
; L0_MODE                       ; BYPASS                 ; Untyped              ;
; L1_MODE                       ; BYPASS                 ; Untyped              ;
; G0_MODE                       ; BYPASS                 ; Untyped              ;
; G1_MODE                       ; BYPASS                 ; Untyped              ;
; G2_MODE                       ; BYPASS                 ; Untyped              ;
; G3_MODE                       ; BYPASS                 ; Untyped              ;
; E0_MODE                       ; BYPASS                 ; Untyped              ;
; E1_MODE                       ; BYPASS                 ; Untyped              ;
; E2_MODE                       ; BYPASS                 ; Untyped              ;
; E3_MODE                       ; BYPASS                 ; Untyped              ;
; L0_PH                         ; 0                      ; Untyped              ;
; L1_PH                         ; 0                      ; Untyped              ;
; G0_PH                         ; 0                      ; Untyped              ;
; G1_PH                         ; 0                      ; Untyped              ;
; G2_PH                         ; 0                      ; Untyped              ;
; G3_PH                         ; 0                      ; Untyped              ;
; E0_PH                         ; 0                      ; Untyped              ;
; E1_PH                         ; 0                      ; Untyped              ;
; E2_PH                         ; 0                      ; Untyped              ;
; E3_PH                         ; 0                      ; Untyped              ;
; M_PH                          ; 0                      ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped              ;
; CLK0_COUNTER                  ; G0                     ; Untyped              ;
; CLK1_COUNTER                  ; G0                     ; Untyped              ;
; CLK2_COUNTER                  ; G0                     ; Untyped              ;
; CLK3_COUNTER                  ; G0                     ; Untyped              ;
; CLK4_COUNTER                  ; G0                     ; Untyped              ;
; CLK5_COUNTER                  ; G0                     ; Untyped              ;
; CLK6_COUNTER                  ; E0                     ; Untyped              ;
; CLK7_COUNTER                  ; E1                     ; Untyped              ;
; CLK8_COUNTER                  ; E2                     ; Untyped              ;
; CLK9_COUNTER                  ; E3                     ; Untyped              ;
; L0_TIME_DELAY                 ; 0                      ; Untyped              ;
; L1_TIME_DELAY                 ; 0                      ; Untyped              ;
; G0_TIME_DELAY                 ; 0                      ; Untyped              ;
; G1_TIME_DELAY                 ; 0                      ; Untyped              ;
; G2_TIME_DELAY                 ; 0                      ; Untyped              ;
; G3_TIME_DELAY                 ; 0                      ; Untyped              ;
; E0_TIME_DELAY                 ; 0                      ; Untyped              ;
; E1_TIME_DELAY                 ; 0                      ; Untyped              ;
; E2_TIME_DELAY                 ; 0                      ; Untyped              ;
; E3_TIME_DELAY                 ; 0                      ; Untyped              ;
; M_TIME_DELAY                  ; 0                      ; Untyped              ;
; N_TIME_DELAY                  ; 0                      ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped              ;
; ENABLE0_COUNTER               ; L0                     ; Untyped              ;
; ENABLE1_COUNTER               ; L0                     ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped              ;
; LOOP_FILTER_C                 ; 5                      ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped              ;
; VCO_POST_SCALE                ; 0                      ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK0                     ; PORT_USED              ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped              ;
; PORT_ARESET                   ; PORT_USED              ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped              ;
; M_TEST_SOURCE                 ; 5                      ; Untyped              ;
; C0_TEST_SOURCE                ; 5                      ; Untyped              ;
; C1_TEST_SOURCE                ; 5                      ; Untyped              ;
; C2_TEST_SOURCE                ; 5                      ; Untyped              ;
; C3_TEST_SOURCE                ; 5                      ; Untyped              ;
; C4_TEST_SOURCE                ; 5                      ; Untyped              ;
; C5_TEST_SOURCE                ; 5                      ; Untyped              ;
; C6_TEST_SOURCE                ; 5                      ; Untyped              ;
; C7_TEST_SOURCE                ; 5                      ; Untyped              ;
; C8_TEST_SOURCE                ; 5                      ; Untyped              ;
; C9_TEST_SOURCE                ; 5                      ; Untyped              ;
; CBXI_PARAMETER                ; pll6_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped              ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE       ;
+-------------------------------+------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 30                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; colorROM.mif         ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_b481      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll6:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                         ;
; Entity Instance                           ; VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 30                                                                                        ;
;     -- NUMWORDS_A                         ; 8                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "leddcd:dispscore2"   ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; data_in[3..2] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "leddcd:dispscore1"   ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; data_in[3..2] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors"                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[29..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[19..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[9..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "tank:tank2"            ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; tank_in_y[8..6] ; Input ; Info     ; Stuck at VCC ;
; tank_in_y[5..2] ; Input ; Info     ; Stuck at GND ;
; tank_in_y[9]    ; Input ; Info     ; Stuck at GND ;
; tank_in_y[1]    ; Input ; Info     ; Stuck at VCC ;
; tank_in_y[0]    ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "tank:tank1"            ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; tank_in_y[4..1] ; Input ; Info     ; Stuck at VCC ;
; tank_in_y[9..5] ; Input ; Info     ; Stuck at GND ;
; tank_in_y[0]    ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2:keyboard"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; key  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll6:pll"                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 78                          ;
; cycloneiii_ff         ; 270                         ;
;     CLR               ; 51                          ;
;     ENA               ; 56                          ;
;     ENA CLR           ; 34                          ;
;     ENA SLD           ; 20                          ;
;     SCLR              ; 22                          ;
;     plain             ; 87                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 826                         ;
;     arith             ; 434                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 259                         ;
;         3 data inputs ; 169                         ;
;     normal            ; 392                         ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 104                         ;
;         3 data inputs ; 58                          ;
;         4 data inputs ; 187                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.14                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue Nov 28 17:34:32 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file move_object/move_object.vhd
    Info (12022): Found design unit 1: move_object-behavioral File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/move_object/move_object.vhd Line: 15
    Info (12023): Found entity 1: move_object File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/move_object/move_object.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mini_project_vga/vga_top_level.vhd
    Info (12022): Found design unit 1: VGA_top_level-structural File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/VGA_top_level.vhd Line: 26
    Info (12023): Found entity 1: VGA_top_level File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/VGA_top_level.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mini_project_vga/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-behavioral File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/vga_sync.vhd Line: 16
    Info (12023): Found entity 1: VGA_SYNC File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/vga_sync.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mini_project_vga/pixelgenerator.vhd
    Info (12022): Found design unit 1: pixelGenerator-behavioral File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/pixelGenerator.vhd Line: 20
    Info (12023): Found entity 1: pixelGenerator File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/pixelGenerator.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mini_project_vga/colorrom.vhd
    Info (12022): Found design unit 1: colorrom-SYN File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd Line: 52
    Info (12023): Found entity 1: colorROM File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file tanks/tanks.vhd
    Info (12022): Found design unit 1: tank-behavioral File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/tanks/tanks.vhd Line: 22
    Info (12023): Found entity 1: tank File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/tanks/tanks.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file score/score.vhd
    Info (12022): Found design unit 1: score-behavioral File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/score/score.vhd Line: 19
    Info (12023): Found entity 1: score File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/score/score.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file ps2/ps2.vhd
    Info (12022): Found design unit 1: ps2-structural File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd Line: 18
    Info (12023): Found entity 1: ps2 File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ps2/oneshot.vhd
    Info (12022): Found design unit 1: oneshot-dd File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/oneshot.vhd Line: 14
    Info (12023): Found entity 1: oneshot File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/oneshot.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ps2/keyboard.vhd
    Info (12022): Found design unit 1: keyboard-a File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/keyboard.vhd Line: 14
    Info (12023): Found entity 1: keyboard File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/keyboard.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lcd/de2lcd.vhd
    Info (12022): Found design unit 1: de2lcd-a File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd Line: 15
    Info (12023): Found entity 1: de2lcd File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file gamestate/gamestate.vhd
    Info (12022): Found design unit 1: gamestate-behavioral File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/gamestate/gamestate.vhd Line: 20
    Info (12023): Found entity 1: gamestate File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/gamestate/gamestate.vhd Line: 8
Info (12021): Found 2 design units, including 0 entities, in source file display_score/score_const.vhd
    Info (12022): Found design unit 1: score_const File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/display_score/score_const.vhd Line: 5
    Info (12022): Found design unit 2: score_const-body File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/display_score/score_const.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file display_score/leddcd.vhd
    Info (12022): Found design unit 1: leddcd-data_flow File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/display_score/leddcd.vhd Line: 11
    Info (12023): Found entity 1: leddcd File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/display_score/leddcd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file display_score/display_score.vhd
    Info (12022): Found design unit 1: display_score-structural File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/display_score/display_score.vhd Line: 24
    Info (12023): Found entity 1: display_score File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/display_score/display_score.vhd Line: 9
Info (12021): Found 2 design units, including 0 entities, in source file bullets/tank_const.vhd
    Info (12022): Found design unit 1: tank_const File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/tank_const.vhd Line: 5
    Info (12022): Found design unit 2: tank_const-body File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/tank_const.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file bullets/bullets.vhd
    Info (12022): Found design unit 1: bullet-behavioral File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 28
    Info (12023): Found entity 1: bullet File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-structural File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 42
    Info (12023): Found entity 1: top File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file pll2.vhd
    Info (12022): Found design unit 1: pll2-SYN File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/pll2.vhd Line: 54
    Info (12023): Found entity 1: pll2 File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/pll2.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pll3.vhd
    Info (12022): Found design unit 1: pll3-SYN File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/pll3.vhd Line: 54
    Info (12023): Found entity 1: pll3 File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/pll3.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pll4.vhd
    Info (12022): Found design unit 1: pll4-SYN File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/pll4.vhd Line: 54
    Info (12023): Found entity 1: pll4 File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/pll4.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pll5.v
    Info (12023): Found entity 1: pll5 File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/pll5.v Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file pll6.vhd
    Info (12022): Found design unit 1: pll6-SYN File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/pll6.vhd Line: 54
    Info (12023): Found entity 1: pll6 File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/pll6.vhd Line: 43
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(226): object "inter_key" assigned a value but never read File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 226
Warning (10036): Verilog HDL or VHDL warning at top.vhd(257): object "clk_lock" assigned a value but never read File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 257
Info (12128): Elaborating entity "pll6" for hierarchy "pll6:pll" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 265
Info (12128): Elaborating entity "altpll" for hierarchy "pll6:pll|altpll:altpll_component" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/pll6.vhd Line: 141
Info (12130): Elaborated megafunction instantiation "pll6:pll|altpll:altpll_component" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/pll6.vhd Line: 141
Info (12133): Instantiated megafunction "pll6:pll|altpll:altpll_component" with the following parameter: File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/pll6.vhd Line: 141
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "29"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll6"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll6_altpll.v
    Info (12023): Found entity 1: pll6_altpll File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/pll6_altpll.v Line: 31
Info (12128): Elaborating entity "pll6_altpll" for hierarchy "pll6:pll|altpll:altpll_component|pll6_altpll:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ps2" for hierarchy "ps2:keyboard" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 273
Warning (10036): Verilog HDL or VHDL warning at ps2.vhd(50): object "hist3" assigned a value but never read File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at ps2.vhd(51): object "hist2" assigned a value but never read File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at ps2.vhd(52): object "hist1" assigned a value but never read File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd Line: 52
Warning (10036): Verilog HDL or VHDL warning at ps2.vhd(53): object "hist0" assigned a value but never read File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at ps2.vhd(54): object "scan_code" assigned a value but never read File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at ps2.vhd(55): object "scan_readyo" assigned a value but never read File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd Line: 55
Info (12128): Elaborating entity "keyboard" for hierarchy "ps2:keyboard|keyboard:u1" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd Line: 59
Info (12128): Elaborating entity "oneshot" for hierarchy "ps2:keyboard|oneshot:pulser" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd Line: 69
Info (12128): Elaborating entity "leddcd" for hierarchy "ps2:keyboard|leddcd:speeddisp1" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd Line: 131
Info (12128): Elaborating entity "move_object" for hierarchy "move_object:move_tank1" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 287
Info (12128): Elaborating entity "tank" for hierarchy "tank:tank1" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 301
Info (12128): Elaborating entity "bullet" for hierarchy "bullet:bullet1" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 330
Warning (10492): VHDL Process Statement warning at bullets.vhd(55): signal "curr_tank_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 55
Warning (10492): VHDL Process Statement warning at bullets.vhd(56): signal "curr_tank_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 56
Warning (10492): VHDL Process Statement warning at bullets.vhd(57): signal "curr_tank_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 57
Warning (10492): VHDL Process Statement warning at bullets.vhd(59): signal "curr_tank_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 59
Info (12128): Elaborating entity "score" for hierarchy "score:tank1score" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 360
Info (12128): Elaborating entity "gamestate" for hierarchy "gamestate:state" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 376
Info (12128): Elaborating entity "VGA_top_level" for hierarchy "VGA_top_level:vga" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 386
Info (12128): Elaborating entity "pixelGenerator" for hierarchy "VGA_top_level:vga|pixelGenerator:videoGen" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/VGA_top_level.vhd Line: 61
Info (12128): Elaborating entity "colorROM" for hierarchy "VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/pixelGenerator.vhd Line: 71
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd Line: 84
Info (12133): Instantiated megafunction "VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "colorROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "30"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b481.tdf
    Info (12023): Found entity 1: altsyncram_b481 File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/altsyncram_b481.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b481" for hierarchy "VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_top_level:vga|VGA_SYNC:videoSync" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/VGA_top_level.vhd Line: 90
Info (12128): Elaborating entity "de2lcd" for hierarchy "de2lcd:lcd" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 409
Warning (10541): VHDL Signal Declaration warning at de2lcd.vhd(9): used implicit default value for signal "SEC_LED" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd Line: 9
Warning (10631): VHDL Process Statement warning at de2lcd.vhd(47): inferring latch(es) for signal or variable "init", which holds its previous value in one or more paths through the process File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd Line: 47
Info (10041): Inferred latch for "init" at de2lcd.vhd(51) File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd Line: 51
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|q_a[8]" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/altsyncram_b481.tdf Line: 195
        Warning (14320): Synthesized away node "VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|q_a[9]" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/altsyncram_b481.tdf Line: 215
        Warning (14320): Synthesized away node "VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|q_a[18]" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/altsyncram_b481.tdf Line: 395
        Warning (14320): Synthesized away node "VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|q_a[19]" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/altsyncram_b481.tdf Line: 415
        Warning (14320): Synthesized away node "VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|q_a[28]" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/altsyncram_b481.tdf Line: 595
        Warning (14320): Synthesized away node "VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|q_a[29]" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/altsyncram_b481.tdf Line: 615
Info (13000): Registers with preset signals will power-up high File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd Line: 95
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "bullet:bullet2|curr_bullet_x[9]" is converted into an equivalent circuit using register "bullet:bullet2|curr_bullet_x[9]~_emulated" and latch "bullet:bullet2|curr_bullet_x[9]~1" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet2|curr_bullet_x[8]" is converted into an equivalent circuit using register "bullet:bullet2|curr_bullet_x[8]~_emulated" and latch "bullet:bullet2|curr_bullet_x[8]~5" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet2|curr_bullet_x[7]" is converted into an equivalent circuit using register "bullet:bullet2|curr_bullet_x[7]~_emulated" and latch "bullet:bullet2|curr_bullet_x[7]~9" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet2|curr_bullet_x[6]" is converted into an equivalent circuit using register "bullet:bullet2|curr_bullet_x[6]~_emulated" and latch "bullet:bullet2|curr_bullet_x[6]~13" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet2|curr_bullet_x[5]" is converted into an equivalent circuit using register "bullet:bullet2|curr_bullet_x[5]~_emulated" and latch "bullet:bullet2|curr_bullet_x[5]~17" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet2|curr_bullet_x[4]" is converted into an equivalent circuit using register "bullet:bullet2|curr_bullet_x[4]~_emulated" and latch "bullet:bullet2|curr_bullet_x[4]~21" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet2|curr_bullet_x[3]" is converted into an equivalent circuit using register "bullet:bullet2|curr_bullet_x[3]~_emulated" and latch "bullet:bullet2|curr_bullet_x[3]~25" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet2|curr_bullet_x[2]" is converted into an equivalent circuit using register "bullet:bullet2|curr_bullet_x[2]~_emulated" and latch "bullet:bullet2|curr_bullet_x[2]~29" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet2|curr_bullet_x[1]" is converted into an equivalent circuit using register "bullet:bullet2|curr_bullet_x[1]~_emulated" and latch "bullet:bullet2|curr_bullet_x[1]~33" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet2|curr_bullet_x[0]" is converted into an equivalent circuit using register "bullet:bullet2|curr_bullet_x[0]~_emulated" and latch "bullet:bullet2|curr_bullet_x[0]~37" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet1|curr_bullet_x[9]" is converted into an equivalent circuit using register "bullet:bullet1|curr_bullet_x[9]~_emulated" and latch "bullet:bullet1|curr_bullet_x[9]~1" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet1|curr_bullet_x[8]" is converted into an equivalent circuit using register "bullet:bullet1|curr_bullet_x[8]~_emulated" and latch "bullet:bullet1|curr_bullet_x[8]~5" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet1|curr_bullet_x[7]" is converted into an equivalent circuit using register "bullet:bullet1|curr_bullet_x[7]~_emulated" and latch "bullet:bullet1|curr_bullet_x[7]~9" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet1|curr_bullet_x[6]" is converted into an equivalent circuit using register "bullet:bullet1|curr_bullet_x[6]~_emulated" and latch "bullet:bullet1|curr_bullet_x[6]~13" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet1|curr_bullet_x[5]" is converted into an equivalent circuit using register "bullet:bullet1|curr_bullet_x[5]~_emulated" and latch "bullet:bullet1|curr_bullet_x[5]~17" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet1|curr_bullet_x[4]" is converted into an equivalent circuit using register "bullet:bullet1|curr_bullet_x[4]~_emulated" and latch "bullet:bullet1|curr_bullet_x[4]~21" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet1|curr_bullet_x[3]" is converted into an equivalent circuit using register "bullet:bullet1|curr_bullet_x[3]~_emulated" and latch "bullet:bullet1|curr_bullet_x[3]~25" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet1|curr_bullet_x[2]" is converted into an equivalent circuit using register "bullet:bullet1|curr_bullet_x[2]~_emulated" and latch "bullet:bullet1|curr_bullet_x[2]~29" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet1|curr_bullet_x[1]" is converted into an equivalent circuit using register "bullet:bullet1|curr_bullet_x[1]~_emulated" and latch "bullet:bullet1|curr_bullet_x[1]~33" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
    Warning (13310): Register "bullet:bullet1|curr_bullet_x[0]" is converted into an equivalent circuit using register "bullet:bullet1|curr_bullet_x[0]~_emulated" and latch "bullet:bullet1|curr_bullet_x[0]~37" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd Line: 53
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "de2lcd:lcd|DATA_BUS[0]~synth" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd Line: 11
    Warning (13010): Node "de2lcd:lcd|DATA_BUS[1]~synth" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd Line: 11
    Warning (13010): Node "de2lcd:lcd|DATA_BUS[2]~synth" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd Line: 11
    Warning (13010): Node "de2lcd:lcd|DATA_BUS[3]~synth" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd Line: 11
    Warning (13010): Node "de2lcd:lcd|DATA_BUS[4]~synth" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd Line: 11
    Warning (13010): Node "de2lcd:lcd|DATA_BUS[5]~synth" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd Line: 11
    Warning (13010): Node "de2lcd:lcd|DATA_BUS[6]~synth" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd Line: 11
    Warning (13010): Node "de2lcd:lcd|DATA_BUS[7]~synth" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd Line: 11
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "inter_speed1disp[1]" is stuck at GND File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 25
    Warning (13410): Pin "inter_speed2disp[1]" is stuck at GND File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 25
    Warning (13410): Pin "lcd_on" is stuck at VCC File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 32
    Warning (13410): Pin "sec_led" is stuck at GND File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 32
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 33
    Warning (13410): Pin "p1_score[1]" is stuck at GND File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 37
    Warning (13410): Pin "p2_score[1]" is stuck at GND File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 38
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst_n" File: C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd Line: 21
Info (21057): Implemented 982 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 63 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 879 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4916 megabytes
    Info: Processing ended: Tue Nov 28 17:34:40 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:10


