// Seed: 1861517069
module module_0;
  tri id_1 = 1;
  assign module_2.id_10 = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  wire  id_1,
    output logic id_2
);
  always #1 begin : LABEL_0
    id_2 <= 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1  = 32'd14,
    parameter id_10 = 32'd21,
    parameter id_16 = 32'd60,
    parameter id_5  = 32'd4
) (
    input supply1 id_0,
    input supply1 _id_1,
    input tri id_2,
    input uwire id_3,
    output wand id_4,
    input uwire _id_5,
    output uwire id_6,
    output wire id_7,
    output wand id_8,
    input tri id_9,
    input uwire _id_10,
    output uwire id_11,
    input tri1 id_12
);
  wire [id_5 : id_10] id_14;
  xor primCall (id_11, id_12, id_14, id_15, id_2, id_3, id_9);
  assign id_6 = id_9;
  localparam id_15 = -1;
  wire _id_16;
  module_0 modCall_1 ();
  wire  [  id_16  :  !  {  id_10  {  id_1  }  }  ]  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
endmodule
