

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary_x1'
================================================================
* Date:           Sun Sep  4 23:16:08 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.391 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  3231746|  53572610|  10.771 ms|  0.179 sec|  3231746|  53572610|     none|
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------+---------+----------+--------------+-----------+-----------+------+----------+
        |                                                                                                 |  Latency (cycles)  |   Iteration  |  Initiation Interval  | Trip |          |
        |                                            Loop Name                                            |   min   |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------------------------------------+---------+----------+--------------+-----------+-----------+------+----------+
        |- A_IO_L2_in_boundary_x1_loop_1_A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3      |  3158016|  53498880|  1028 ~ 17415|          -|          -|  3072|        no|
        | + A_IO_L2_in_boundary_x1_loop_5_A_IO_L2_in_boundary_x1_loop_6_A_IO_L2_in_boundary_x1_loop_7     |     1024|      1024|             3|          2|          2|   512|       yes|
        | + A_IO_L2_in_boundary_x1_loop_8_A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11   |    16386|     16386|             5|          2|          2|  8192|       yes|
        | + A_IO_L2_in_boundary_x1_loop_14_A_IO_L2_in_boundary_x1_loop_15_A_IO_L2_in_boundary_x1_loop_16  |     1024|      1024|             3|          2|          2|   512|       yes|
        | + A_IO_L2_in_boundary_x1_loop_17_A_IO_L2_in_boundary_x1_loop_19_A_IO_L2_in_boundary_x1_loop_20  |    16386|     16386|             5|          2|          2|  8192|       yes|
        |- A_IO_L2_in_boundary_x1_loop_22_A_IO_L2_in_boundary_x1_loop_24_A_IO_L2_in_boundary_x1_loop_25   |    73728|     73728|             9|          -|          -|  8192|        no|
        | + A_IO_L2_in_boundary_x1_loop_26                                                                |        4|         4|             3|          2|          2|     2|       yes|
        +-------------------------------------------------------------------------------------------------+---------+----------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 5
  * Pipeline-2: initiation interval (II) = 2, depth = 3
  * Pipeline-3: initiation interval (II) = 2, depth = 5
  * Pipeline-4: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 5
  Pipeline-0 : II = 2, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 2, D = 5, States = { 7 8 9 10 11 }
  Pipeline-2 : II = 2, D = 3, States = { 13 14 15 }
  Pipeline-3 : II = 2, D = 5, States = { 17 18 19 20 21 }
  Pipeline-4 : II = 2, D = 3, States = { 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 13 22 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 12 7 
7 --> 12 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 7 
12 --> 2 
13 --> 16 14 
14 --> 15 
15 --> 13 
16 --> 12 17 
17 --> 12 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 17 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 28 26 
26 --> 27 
27 --> 25 
28 --> 22 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_0_x152, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x18, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_0_x152, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x18, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%local_A_ping_V = alloca i64 1" [./dut.cpp:14667]   --->   Operation 33 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:14668]   --->   Operation 34 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_split_V_34 = alloca i64 1" [./dut.cpp:14706]   --->   Operation 35 'alloca' 'data_split_V_34' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_split_V_33 = alloca i64 1" [./dut.cpp:14756]   --->   Operation 36 'alloca' 'data_split_V_33' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:14793]   --->   Operation 37 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln14667 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:14667]   --->   Operation 38 'specmemcore' 'specmemcore_ln14667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln14668 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:14668]   --->   Operation 39 'specmemcore' 'specmemcore_ln14668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_split_V_33_addr = getelementptr i256 %data_split_V_33, i64 0, i64 0" [./dut.cpp:14773]   --->   Operation 40 'getelementptr' 'data_split_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_split_V_33_addr_1 = getelementptr i256 %data_split_V_33, i64 0, i64 1" [./dut.cpp:14773]   --->   Operation 41 'getelementptr' 'data_split_V_33_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_split_V_34_addr = getelementptr i256 %data_split_V_34, i64 0, i64 0" [./dut.cpp:14723]   --->   Operation 42 'getelementptr' 'data_split_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_split_V_34_addr_1 = getelementptr i256 %data_split_V_34, i64 0, i64 1" [./dut.cpp:14723]   --->   Operation 43 'getelementptr' 'data_split_V_34_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln14678 = br void" [./dut.cpp:14678]   --->   Operation 44 'br' 'br_ln14678' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten159 = phi i12 0, void, i12 %add_ln890_406, void %.loopexit1110"   --->   Operation 45 'phi' 'indvar_flatten159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten145 = phi i11 0, void, i11 %select_ln890_620, void %.loopexit1110"   --->   Operation 46 'phi' 'indvar_flatten145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1110"   --->   Operation 47 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%arb_33 = phi i1 0, void, i1 %arb, void %.loopexit1110"   --->   Operation 48 'phi' 'arb_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void, i8 %c2_V_127, void %.loopexit1110"   --->   Operation 49 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.74ns)   --->   "%add_ln890_406 = add i12 %indvar_flatten159, i12 1"   --->   Operation 50 'add' 'add_ln890_406' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.62ns)   --->   "%icmp_ln890 = icmp_eq  i12 %indvar_flatten159, i12 3072"   --->   Operation 51 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split62, void %.preheader.preheader.preheader"   --->   Operation 52 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_1_A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.61ns)   --->   "%icmp_ln890336 = icmp_eq  i11 %indvar_flatten145, i11 768"   --->   Operation 55 'icmp' 'icmp_ln890336' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln14679)   --->   "%or_ln14678 = or i1 %icmp_ln890336, i1 %intra_trans_en" [./dut.cpp:14678]   --->   Operation 56 'or' 'or_ln14678' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.12ns)   --->   "%xor_ln14678 = xor i1 %icmp_ln890336, i1 1" [./dut.cpp:14678]   --->   Operation 57 'xor' 'xor_ln14678' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln14679)   --->   "%and_ln14678 = and i1 %arb_33, i1 %xor_ln14678" [./dut.cpp:14678]   --->   Operation 58 'and' 'and_ln14678' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.58ns)   --->   "%icmp_ln14680 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:14680]   --->   Operation 59 'icmp' 'icmp_ln14680' <Predicate = (!icmp_ln890)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.12ns)   --->   "%and_ln14678_1 = and i1 %icmp_ln14680, i1 %xor_ln14678" [./dut.cpp:14678]   --->   Operation 60 'and' 'and_ln14678_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln14679 = or i1 %and_ln14678_1, i1 %or_ln14678" [./dut.cpp:14679]   --->   Operation 62 'or' 'or_ln14679' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln14679)   --->   "%xor_ln14679 = xor i1 %icmp_ln14680, i1 1" [./dut.cpp:14679]   --->   Operation 63 'xor' 'xor_ln14679' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln14679)   --->   "%or_ln14679_1 = or i1 %icmp_ln890336, i1 %xor_ln14679" [./dut.cpp:14679]   --->   Operation 64 'or' 'or_ln14679_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln14679 = and i1 %and_ln14678, i1 %or_ln14679_1" [./dut.cpp:14679]   --->   Operation 65 'and' 'and_ln14679' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln14680 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1485" [./dut.cpp:14680]   --->   Operation 66 'specloopname' 'specloopname_ln14680' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln14684 = br i1 %and_ln14679, void %.preheader9.preheader.preheader, void %.preheader6.preheader.preheader" [./dut.cpp:14684]   --->   Operation 67 'br' 'br_ln14684' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln14690 = br void %.preheader9.preheader" [./dut.cpp:14690]   --->   Operation 68 'br' 'br_ln14690' <Predicate = (!icmp_ln890 & !and_ln14679)> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%br_ln14740 = br void %.preheader6.preheader" [./dut.cpp:14740]   --->   Operation 69 'br' 'br_ln14740' <Predicate = (!icmp_ln890 & and_ln14679)> <Delay = 0.38>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln14797 = br void %.preheader.preheader" [./dut.cpp:14797]   --->   Operation 70 'br' 'br_ln14797' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i10 %add_ln890_395, void %.preheader9, i10 0, void %.preheader9.preheader.preheader"   --->   Operation 71 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%c4_V_103 = phi i5 %select_ln890_602, void %.preheader9, i5 0, void %.preheader9.preheader.preheader"   --->   Operation 72 'phi' 'c4_V_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %select_ln890_605, void %.preheader9, i7 0, void %.preheader9.preheader.preheader"   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%c5_V_140 = phi i2 %select_ln890_604, void %.preheader9, i2 0, void %.preheader9.preheader.preheader"   --->   Operation 74 'phi' 'c5_V_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%c6_V_176 = phi i5 %add_ln691_1697, void %.preheader9, i5 0, void %.preheader9.preheader.preheader"   --->   Operation 75 'phi' 'c6_V_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.72ns)   --->   "%add_ln890_395 = add i10 %indvar_flatten13, i10 1"   --->   Operation 76 'add' 'add_ln890_395' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.60ns)   --->   "%icmp_ln890_1779 = icmp_eq  i10 %indvar_flatten13, i10 512"   --->   Operation 77 'icmp' 'icmp_ln890_1779' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1779, void %.preheader9, void %.loopexit1108"   --->   Operation 78 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.70ns)   --->   "%add_ln691_1695 = add i5 %c4_V_103, i5 1"   --->   Operation 79 'add' 'add_ln691_1695' <Predicate = (!icmp_ln890_1779)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.59ns)   --->   "%icmp_ln890_1782 = icmp_eq  i7 %indvar_flatten, i7 32"   --->   Operation 80 'icmp' 'icmp_ln890_1782' <Predicate = (!icmp_ln890_1779)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.27ns)   --->   "%select_ln890_601 = select i1 %icmp_ln890_1782, i2 0, i2 %c5_V_140"   --->   Operation 81 'select' 'select_ln890_601' <Predicate = (!icmp_ln890_1779)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.27ns)   --->   "%select_ln890_602 = select i1 %icmp_ln890_1782, i5 %add_ln691_1695, i5 %c4_V_103"   --->   Operation 82 'select' 'select_ln890_602' <Predicate = (!icmp_ln890_1779)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln890_3)   --->   "%xor_ln890_2 = xor i1 %icmp_ln890_1782, i1 1"   --->   Operation 83 'xor' 'xor_ln890_2' <Predicate = (!icmp_ln890_1779)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.63ns)   --->   "%icmp_ln890_1783 = icmp_eq  i5 %c6_V_176, i5 16"   --->   Operation 84 'icmp' 'icmp_ln890_1783' <Predicate = (!icmp_ln890_1779)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln890_3 = and i1 %icmp_ln890_1783, i1 %xor_ln890_2"   --->   Operation 85 'and' 'and_ln890_3' <Predicate = (!icmp_ln890_1779)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.43ns)   --->   "%add_ln691_1696 = add i2 %select_ln890_601, i2 1"   --->   Operation 86 'add' 'add_ln691_1696' <Predicate = (!icmp_ln890_1779)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_603)   --->   "%or_ln890_65 = or i1 %and_ln890_3, i1 %icmp_ln890_1782"   --->   Operation 87 'or' 'or_ln890_65' <Predicate = (!icmp_ln890_1779)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln890_603 = select i1 %or_ln890_65, i5 0, i5 %c6_V_176"   --->   Operation 88 'select' 'select_ln890_603' <Predicate = (!icmp_ln890_1779)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.27ns)   --->   "%select_ln890_604 = select i1 %and_ln890_3, i2 %add_ln691_1696, i2 %select_ln890_601"   --->   Operation 89 'select' 'select_ln890_604' <Predicate = (!icmp_ln890_1779)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln890_394 = add i7 %indvar_flatten, i7 1"   --->   Operation 90 'add' 'add_ln890_394' <Predicate = (!icmp_ln890_1779)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.30ns)   --->   "%select_ln890_605 = select i1 %icmp_ln890_1782, i7 1, i7 %add_ln890_394"   --->   Operation 91 'select' 'select_ln890_605' <Predicate = (!icmp_ln890_1779)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln14700)   --->   "%shl_ln14700 = shl i5 %select_ln890_602, i5 1" [./dut.cpp:14700]   --->   Operation 92 'shl' 'shl_ln14700' <Predicate = (!icmp_ln890_1779)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln14700)   --->   "%zext_ln14700 = zext i2 %select_ln890_604" [./dut.cpp:14700]   --->   Operation 93 'zext' 'zext_ln14700' <Predicate = (!icmp_ln890_1779)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14700 = add i5 %shl_ln14700, i5 %zext_ln14700" [./dut.cpp:14700]   --->   Operation 94 'add' 'add_ln14700' <Predicate = (!icmp_ln890_1779)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_719_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14700, i4 0"   --->   Operation 95 'bitconcatenate' 'tmp_719_cast' <Predicate = (!icmp_ln890_1779)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln14700_1 = zext i5 %select_ln890_603" [./dut.cpp:14700]   --->   Operation 96 'zext' 'zext_ln14700_1' <Predicate = (!icmp_ln890_1779)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.71ns)   --->   "%add_ln14700_1 = add i9 %tmp_719_cast, i9 %zext_ln14700_1" [./dut.cpp:14700]   --->   Operation 97 'add' 'add_ln14700_1' <Predicate = (!icmp_ln890_1779)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x18" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 98 'read' 'tmp' <Predicate = (!icmp_ln890_1779)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln691_1697 = add i5 %select_ln890_603, i5 1"   --->   Operation 99 'add' 'add_ln691_1697' <Predicate = (!icmp_ln890_1779)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_5_A_IO_L2_in_boundary_x1_loop_6_A_IO_L2_in_boundary_x1_loop_7_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1779)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1779)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_6_A_IO_L2_in_boundary_x1_loop_7_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1779)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln14700_2 = zext i9 %add_ln14700_1" [./dut.cpp:14700]   --->   Operation 103 'zext' 'zext_ln14700_2' <Predicate = (!icmp_ln890_1779)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln14700_2" [./dut.cpp:14700]   --->   Operation 104 'getelementptr' 'local_A_pong_V_addr' <Predicate = (!icmp_ln890_1779)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln14693 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295" [./dut.cpp:14693]   --->   Operation 105 'specpipeline' 'specpipeline_ln14693' <Predicate = (!icmp_ln890_1779)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln14693 = specloopname void @_ssdm_op_SpecLoopName, void @empty_130" [./dut.cpp:14693]   --->   Operation 106 'specloopname' 'specloopname_ln14693' <Predicate = (!icmp_ln890_1779)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.64ns)   --->   "%store_ln14700 = store i512 %tmp, i9 %local_A_pong_V_addr" [./dut.cpp:14700]   --->   Operation 107 'store' 'store_ln14700' <Predicate = (!icmp_ln890_1779)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9.preheader"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln890_1779)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.38>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln14709 = br i1 %or_ln14679, void %.loopexit1110, void %.preheader7.preheader.preheader" [./dut.cpp:14709]   --->   Operation 109 'br' 'br_ln14709' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.38ns)   --->   "%br_ln14710 = br void %.preheader7.preheader" [./dut.cpp:14710]   --->   Operation 110 'br' 'br_ln14710' <Predicate = (or_ln14679)> <Delay = 0.38>

State 7 <SV = 4> <Delay = 2.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%indvar_flatten64 = phi i14 %add_ln890_404, void %.preheader7, i14 0, void %.preheader7.preheader.preheader"   --->   Operation 111 'phi' 'indvar_flatten64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%c5_V_142 = phi i2 %select_ln890_615, void %.preheader7, i2 0, void %.preheader7.preheader.preheader"   --->   Operation 112 'phi' 'c5_V_142' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%indvar_flatten34 = phi i14 %select_ln890_619, void %.preheader7, i14 0, void %.preheader7.preheader.preheader"   --->   Operation 113 'phi' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%c6_V_178 = phi i6 %select_ln890_617, void %.preheader7, i6 0, void %.preheader7.preheader.preheader"   --->   Operation 114 'phi' 'c6_V_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i9 %select_ln890_618, void %.preheader7, i9 0, void %.preheader7.preheader.preheader"   --->   Operation 115 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%c8_V_2 = phi i5 %add_ln691_1705, void %.preheader7, i5 0, void %.preheader7.preheader.preheader"   --->   Operation 116 'phi' 'c8_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.76ns)   --->   "%add_ln890_404 = add i14 %indvar_flatten64, i14 1"   --->   Operation 117 'add' 'add_ln890_404' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%div_i_i2 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_178, i32 1, i32 4"   --->   Operation 118 'partselect' 'div_i_i2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_178"   --->   Operation 119 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.65ns)   --->   "%icmp_ln890_1785 = icmp_eq  i14 %indvar_flatten64, i14 8192"   --->   Operation 120 'icmp' 'icmp_ln890_1785' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1785, void %.preheader7, void %.loopexit1110.loopexit389"   --->   Operation 121 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.43ns)   --->   "%add_ln691_1703 = add i2 %c5_V_142, i2 1"   --->   Operation 122 'add' 'add_ln691_1703' <Predicate = (!icmp_ln890_1785)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.65ns)   --->   "%icmp_ln890_1789 = icmp_eq  i14 %indvar_flatten34, i14 4096"   --->   Operation 123 'icmp' 'icmp_ln890_1789' <Predicate = (!icmp_ln890_1785)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.29ns)   --->   "%select_ln890_614 = select i1 %icmp_ln890_1789, i6 0, i6 %c6_V_178"   --->   Operation 124 'select' 'select_ln890_614' <Predicate = (!icmp_ln890_1785)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.27ns)   --->   "%select_ln890_615 = select i1 %icmp_ln890_1789, i2 %add_ln691_1703, i2 %c5_V_142"   --->   Operation 125 'select' 'select_ln890_615' <Predicate = (!icmp_ln890_1785)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln14711)   --->   "%select_ln890_616 = select i1 %icmp_ln890_1789, i4 0, i4 %div_i_i2"   --->   Operation 126 'select' 'select_ln890_616' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln14711_1)   --->   "%xor_ln890_7 = xor i1 %icmp_ln890_1789, i1 1"   --->   Operation 127 'xor' 'xor_ln890_7' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln14711_1)   --->   "%and_ln890_10 = and i1 %empty, i1 %xor_ln890_7"   --->   Operation 128 'and' 'and_ln890_10' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.12ns)   --->   "%xor_ln890_4 = xor i1 %icmp_ln890_1789, i1 1"   --->   Operation 129 'xor' 'xor_ln890_4' <Predicate = (!icmp_ln890_1785)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.63ns)   --->   "%icmp_ln890_1790 = icmp_eq  i5 %c8_V_2, i5 16"   --->   Operation 130 'icmp' 'icmp_ln890_1790' <Predicate = (!icmp_ln890_1785)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln14713_1)   --->   "%and_ln890_6 = and i1 %icmp_ln890_1790, i1 %xor_ln890_4"   --->   Operation 131 'and' 'and_ln890_6' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.59ns)   --->   "%icmp_ln890_1791 = icmp_eq  i9 %indvar_flatten21, i9 128"   --->   Operation 132 'icmp' 'icmp_ln890_1791' <Predicate = (!icmp_ln890_1785)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.12ns)   --->   "%and_ln890_7 = and i1 %icmp_ln890_1791, i1 %xor_ln890_4"   --->   Operation 133 'and' 'and_ln890_7' <Predicate = (!icmp_ln890_1785)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.70ns)   --->   "%add_ln691_1704 = add i6 %select_ln890_614, i6 1"   --->   Operation 134 'add' 'add_ln691_1704' <Predicate = (!icmp_ln890_1785)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln14711)   --->   "%div_i_i579_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1704, i32 1, i32 4"   --->   Operation 135 'partselect' 'div_i_i579_mid1' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln14711 = select i1 %and_ln890_7, i4 %div_i_i579_mid1, i4 %select_ln890_616" [./dut.cpp:14711]   --->   Operation 136 'select' 'select_ln14711' <Predicate = (!icmp_ln890_1785)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln14711_1)   --->   "%empty_2537 = trunc i6 %add_ln691_1704"   --->   Operation 137 'trunc' 'empty_2537' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14711_1 = select i1 %and_ln890_7, i1 %empty_2537, i1 %and_ln890_10" [./dut.cpp:14711]   --->   Operation 138 'select' 'select_ln14711_1' <Predicate = (!icmp_ln890_1785)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln14713_1)   --->   "%xor_ln14711 = xor i1 %icmp_ln890_1791, i1 1" [./dut.cpp:14711]   --->   Operation 139 'xor' 'xor_ln14711' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln14713_1)   --->   "%or_ln14711 = or i1 %icmp_ln890_1789, i1 %xor_ln14711" [./dut.cpp:14711]   --->   Operation 140 'or' 'or_ln14711' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln14713_1)   --->   "%and_ln14711 = and i1 %and_ln890_6, i1 %or_ln14711" [./dut.cpp:14711]   --->   Operation 141 'and' 'and_ln14711' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.29ns)   --->   "%select_ln890_617 = select i1 %and_ln890_7, i6 %add_ln691_1704, i6 %select_ln890_614"   --->   Operation 142 'select' 'select_ln890_617' <Predicate = (!icmp_ln890_1785)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln14713_1)   --->   "%or_ln14713 = or i1 %and_ln14711, i1 %and_ln890_7" [./dut.cpp:14713]   --->   Operation 143 'or' 'or_ln14713' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln14713_1 = or i1 %or_ln14713, i1 %icmp_ln890_1789" [./dut.cpp:14713]   --->   Operation 144 'or' 'or_ln14713_1' <Predicate = (!icmp_ln890_1785)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14713 = select i1 %or_ln14713_1, i5 0, i5 %c8_V_2" [./dut.cpp:14713]   --->   Operation 145 'select' 'select_ln14713' <Predicate = (!icmp_ln890_1785)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.71ns)   --->   "%add_ln890_402 = add i9 %indvar_flatten21, i9 1"   --->   Operation 146 'add' 'add_ln890_402' <Predicate = (!icmp_ln890_1785)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_618)   --->   "%or_ln890_68 = or i1 %and_ln890_7, i1 %icmp_ln890_1789"   --->   Operation 147 'or' 'or_ln890_68' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_618 = select i1 %or_ln890_68, i9 1, i9 %add_ln890_402"   --->   Operation 148 'select' 'select_ln890_618' <Predicate = (!icmp_ln890_1785)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.76ns)   --->   "%add_ln890_403 = add i14 %indvar_flatten34, i14 1"   --->   Operation 149 'add' 'add_ln890_403' <Predicate = (!icmp_ln890_1785)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.34ns)   --->   "%select_ln890_619 = select i1 %icmp_ln890_1789, i14 1, i14 %add_ln890_403"   --->   Operation 150 'select' 'select_ln890_619' <Predicate = (!icmp_ln890_1785)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 5> <Delay = 2.35>
ST_8 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln14721)   --->   "%zext_ln14721 = zext i2 %select_ln890_615" [./dut.cpp:14721]   --->   Operation 151 'zext' 'zext_ln14721' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln14721)   --->   "%shl_ln14721 = shl i5 %select_ln14713, i5 1" [./dut.cpp:14721]   --->   Operation 152 'shl' 'shl_ln14721' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14721 = add i5 %shl_ln14721, i5 %zext_ln14721" [./dut.cpp:14721]   --->   Operation 153 'add' 'add_ln14721' <Predicate = (!icmp_ln890_1785)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14721, i4 %select_ln14711" [./dut.cpp:14721]   --->   Operation 154 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln14721_1 = zext i9 %or_ln2" [./dut.cpp:14721]   --->   Operation 155 'zext' 'zext_ln14721_1' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_2 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14721_1" [./dut.cpp:14721]   --->   Operation 156 'getelementptr' 'local_A_ping_V_addr_2' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_8 : Operation 157 [2/2] (1.64ns)   --->   "%in_data_V_84 = load i9 %local_A_ping_V_addr_2" [./dut.cpp:14721]   --->   Operation 157 'load' 'in_data_V_84' <Predicate = (!icmp_ln890_1785)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_8 : Operation 158 [1/1] (0.70ns)   --->   "%add_ln691_1705 = add i5 %select_ln14713, i5 1"   --->   Operation 158 'add' 'add_ln691_1705' <Predicate = (!icmp_ln890_1785)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 2.39>
ST_9 : Operation 159 [1/2] (1.64ns)   --->   "%in_data_V_84 = load i9 %local_A_ping_V_addr_2" [./dut.cpp:14721]   --->   Operation 159 'load' 'in_data_V_84' <Predicate = (!icmp_ln890_1785)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln674_66 = trunc i512 %in_data_V_84"   --->   Operation 160 'trunc' 'trunc_ln674_66' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.74ns)   --->   "%store_ln14723 = store i256 %trunc_ln674_66, i1 %data_split_V_34_addr" [./dut.cpp:14723]   --->   Operation 161 'store' 'store_ln14723' <Predicate = (!icmp_ln890_1785)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_84, i32 256, i32 511"   --->   Operation 162 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.74ns)   --->   "%store_ln14723 = store i256 %p_Result_1, i1 %data_split_V_34_addr_1" [./dut.cpp:14723]   --->   Operation 163 'store' 'store_ln14723' <Predicate = (!icmp_ln890_1785)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 10 <SV = 7> <Delay = 0.74>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln14711 = zext i1 %select_ln14711_1" [./dut.cpp:14711]   --->   Operation 164 'zext' 'zext_ln14711' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%data_split_V_34_addr_2 = getelementptr i256 %data_split_V_34, i64 0, i64 %zext_ln14711" [./dut.cpp:14711]   --->   Operation 165 'getelementptr' 'data_split_V_34_addr_2' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_10 : Operation 166 [2/2] (0.74ns)   --->   "%data_split_V_34_load = load i1 %data_split_V_34_addr_2" [./dut.cpp:14727]   --->   Operation 166 'load' 'data_split_V_34_load' <Predicate = (!icmp_ln890_1785)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 11 <SV = 8> <Delay = 1.96>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_8_A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11_str"   --->   Operation 167 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 168 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_9_A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11_str"   --->   Operation 169 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11_str"   --->   Operation 170 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%specpipeline_ln14715 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295" [./dut.cpp:14715]   --->   Operation 171 'specpipeline' 'specpipeline_ln14715' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln14715 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1374" [./dut.cpp:14715]   --->   Operation 172 'specloopname' 'specloopname_ln14715' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>
ST_11 : Operation 173 [1/2] (0.74ns)   --->   "%data_split_V_34_load = load i1 %data_split_V_34_addr_2" [./dut.cpp:14727]   --->   Operation 173 'load' 'data_split_V_34_load' <Predicate = (!icmp_ln890_1785)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_11 : Operation 174 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x152, i256 %data_split_V_34_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'write' 'write_ln174' <Predicate = (!icmp_ln890_1785)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7.preheader"   --->   Operation 175 'br' 'br_ln0' <Predicate = (!icmp_ln890_1785)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.03>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1110"   --->   Operation 176 'br' 'br_ln0' <Predicate = (!and_ln14679 & or_ln14679)> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1110"   --->   Operation 177 'br' 'br_ln0' <Predicate = (and_ln14679 & or_ln14679)> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln14679, i1 1" [./dut.cpp:14786]   --->   Operation 178 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.70ns)   --->   "%add_ln691_1706 = add i8 %c2_V, i8 1"   --->   Operation 179 'add' 'add_ln691_1706' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node c2_V_127)   --->   "%or_ln691 = or i1 %and_ln14678_1, i1 %icmp_ln890336"   --->   Operation 180 'or' 'or_ln691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.30ns) (out node of the LUT)   --->   "%c2_V_127 = select i1 %or_ln691, i8 1, i8 %add_ln691_1706"   --->   Operation 181 'select' 'c2_V_127' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 182 [1/1] (0.73ns)   --->   "%add_ln890_405 = add i11 %indvar_flatten145, i11 1"   --->   Operation 182 'add' 'add_ln890_405' <Predicate = (!icmp_ln890336)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.30ns)   --->   "%select_ln890_620 = select i1 %icmp_ln890336, i11 1, i11 %add_ln890_405"   --->   Operation 183 'select' 'select_ln890_620' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 184 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 2> <Delay = 1.59>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%indvar_flatten86 = phi i10 %add_ln890_393, void %.preheader6, i10 0, void %.preheader6.preheader.preheader"   --->   Operation 185 'phi' 'indvar_flatten86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %select_ln890_597, void %.preheader6, i5 0, void %.preheader6.preheader.preheader"   --->   Operation 186 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%indvar_flatten72 = phi i7 %select_ln890_600, void %.preheader6, i7 0, void %.preheader6.preheader.preheader"   --->   Operation 187 'phi' 'indvar_flatten72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%c5_V_139 = phi i2 %select_ln890_599, void %.preheader6, i2 0, void %.preheader6.preheader.preheader"   --->   Operation 188 'phi' 'c5_V_139' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%c6_V_175 = phi i5 %add_ln691_1694, void %.preheader6, i5 0, void %.preheader6.preheader.preheader"   --->   Operation 189 'phi' 'c6_V_175' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.72ns)   --->   "%add_ln890_393 = add i10 %indvar_flatten86, i10 1"   --->   Operation 190 'add' 'add_ln890_393' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.60ns)   --->   "%icmp_ln890_1778 = icmp_eq  i10 %indvar_flatten86, i10 512"   --->   Operation 191 'icmp' 'icmp_ln890_1778' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1778, void %.preheader6, void %.loopexit1109"   --->   Operation 192 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.70ns)   --->   "%add_ln691_1692 = add i5 %c4_V, i5 1"   --->   Operation 193 'add' 'add_ln691_1692' <Predicate = (!icmp_ln890_1778)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.59ns)   --->   "%icmp_ln890_1780 = icmp_eq  i7 %indvar_flatten72, i7 32"   --->   Operation 194 'icmp' 'icmp_ln890_1780' <Predicate = (!icmp_ln890_1778)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.27ns)   --->   "%select_ln890_596 = select i1 %icmp_ln890_1780, i2 0, i2 %c5_V_139"   --->   Operation 195 'select' 'select_ln890_596' <Predicate = (!icmp_ln890_1778)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.27ns)   --->   "%select_ln890_597 = select i1 %icmp_ln890_1780, i5 %add_ln691_1692, i5 %c4_V"   --->   Operation 196 'select' 'select_ln890_597' <Predicate = (!icmp_ln890_1778)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln890_2)   --->   "%xor_ln890_1 = xor i1 %icmp_ln890_1780, i1 1"   --->   Operation 197 'xor' 'xor_ln890_1' <Predicate = (!icmp_ln890_1778)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.63ns)   --->   "%icmp_ln890_1781 = icmp_eq  i5 %c6_V_175, i5 16"   --->   Operation 198 'icmp' 'icmp_ln890_1781' <Predicate = (!icmp_ln890_1778)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln890_2 = and i1 %icmp_ln890_1781, i1 %xor_ln890_1"   --->   Operation 199 'and' 'and_ln890_2' <Predicate = (!icmp_ln890_1778)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.43ns)   --->   "%add_ln691_1693 = add i2 %select_ln890_596, i2 1"   --->   Operation 200 'add' 'add_ln691_1693' <Predicate = (!icmp_ln890_1778)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_598)   --->   "%or_ln890 = or i1 %and_ln890_2, i1 %icmp_ln890_1780"   --->   Operation 201 'or' 'or_ln890' <Predicate = (!icmp_ln890_1778)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln890_598 = select i1 %or_ln890, i5 0, i5 %c6_V_175"   --->   Operation 202 'select' 'select_ln890_598' <Predicate = (!icmp_ln890_1778)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (0.27ns)   --->   "%select_ln890_599 = select i1 %and_ln890_2, i2 %add_ln691_1693, i2 %select_ln890_596"   --->   Operation 203 'select' 'select_ln890_599' <Predicate = (!icmp_ln890_1778)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten72, i7 1"   --->   Operation 204 'add' 'add_ln890' <Predicate = (!icmp_ln890_1778)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.30ns)   --->   "%select_ln890_600 = select i1 %icmp_ln890_1780, i7 1, i7 %add_ln890"   --->   Operation 205 'select' 'select_ln890_600' <Predicate = (!icmp_ln890_1778)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 3> <Delay = 1.42>
ST_14 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln14750)   --->   "%shl_ln14750 = shl i5 %select_ln890_597, i5 1" [./dut.cpp:14750]   --->   Operation 206 'shl' 'shl_ln14750' <Predicate = (!icmp_ln890_1778)> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln14750)   --->   "%zext_ln14750 = zext i2 %select_ln890_599" [./dut.cpp:14750]   --->   Operation 207 'zext' 'zext_ln14750' <Predicate = (!icmp_ln890_1778)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14750 = add i5 %shl_ln14750, i5 %zext_ln14750" [./dut.cpp:14750]   --->   Operation 208 'add' 'add_ln14750' <Predicate = (!icmp_ln890_1778)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_716_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14750, i4 0"   --->   Operation 209 'bitconcatenate' 'tmp_716_cast' <Predicate = (!icmp_ln890_1778)> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln14750_1 = zext i5 %select_ln890_598" [./dut.cpp:14750]   --->   Operation 210 'zext' 'zext_ln14750_1' <Predicate = (!icmp_ln890_1778)> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.71ns)   --->   "%add_ln14750_1 = add i9 %tmp_716_cast, i9 %zext_ln14750_1" [./dut.cpp:14750]   --->   Operation 211 'add' 'add_ln14750_1' <Predicate = (!icmp_ln890_1778)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [1/1] (1.21ns)   --->   "%tmp_719 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x18" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 212 'read' 'tmp_719' <Predicate = (!icmp_ln890_1778)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_14 : Operation 213 [1/1] (0.70ns)   --->   "%add_ln691_1694 = add i5 %select_ln890_598, i5 1"   --->   Operation 213 'add' 'add_ln691_1694' <Predicate = (!icmp_ln890_1778)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 4> <Delay = 1.64>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_14_A_IO_L2_in_boundary_x1_loop_15_A_IO_L2_in_boundary_x1_loop_16_str"   --->   Operation 214 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1778)> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 215 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1778)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_15_A_IO_L2_in_boundary_x1_loop_16_str"   --->   Operation 216 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1778)> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln14750_2 = zext i9 %add_ln14750_1" [./dut.cpp:14750]   --->   Operation 217 'zext' 'zext_ln14750_2' <Predicate = (!icmp_ln890_1778)> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_1 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14750_2" [./dut.cpp:14750]   --->   Operation 218 'getelementptr' 'local_A_ping_V_addr_1' <Predicate = (!icmp_ln890_1778)> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%specpipeline_ln14743 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295" [./dut.cpp:14743]   --->   Operation 219 'specpipeline' 'specpipeline_ln14743' <Predicate = (!icmp_ln890_1778)> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln14743 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1501" [./dut.cpp:14743]   --->   Operation 220 'specloopname' 'specloopname_ln14743' <Predicate = (!icmp_ln890_1778)> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (1.64ns)   --->   "%store_ln14750 = store i512 %tmp_719, i9 %local_A_ping_V_addr_1" [./dut.cpp:14750]   --->   Operation 221 'store' 'store_ln14750' <Predicate = (!icmp_ln890_1778)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 222 'br' 'br_ln0' <Predicate = (!icmp_ln890_1778)> <Delay = 0.00>

State 16 <SV = 3> <Delay = 0.38>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln14759 = br i1 %or_ln14679, void %.loopexit1110, void %.preheader5.preheader.preheader" [./dut.cpp:14759]   --->   Operation 223 'br' 'br_ln14759' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.38ns)   --->   "%br_ln14760 = br void %.preheader5.preheader" [./dut.cpp:14760]   --->   Operation 224 'br' 'br_ln14760' <Predicate = (or_ln14679)> <Delay = 0.38>

State 17 <SV = 4> <Delay = 2.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%indvar_flatten137 = phi i14 %add_ln890_401, void %.preheader5, i14 0, void %.preheader5.preheader.preheader"   --->   Operation 225 'phi' 'indvar_flatten137' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%c5_V_141 = phi i2 %select_ln890_609, void %.preheader5, i2 0, void %.preheader5.preheader.preheader"   --->   Operation 226 'phi' 'c5_V_141' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%indvar_flatten107 = phi i14 %select_ln890_613, void %.preheader5, i14 0, void %.preheader5.preheader.preheader"   --->   Operation 227 'phi' 'indvar_flatten107' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%c6_V_177 = phi i6 %select_ln890_611, void %.preheader5, i6 0, void %.preheader5.preheader.preheader"   --->   Operation 228 'phi' 'c6_V_177' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%indvar_flatten94 = phi i9 %select_ln890_612, void %.preheader5, i9 0, void %.preheader5.preheader.preheader"   --->   Operation 229 'phi' 'indvar_flatten94' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%c8_V_1 = phi i5 %add_ln691_1702, void %.preheader5, i5 0, void %.preheader5.preheader.preheader"   --->   Operation 230 'phi' 'c8_V_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.76ns)   --->   "%add_ln890_401 = add i14 %indvar_flatten137, i14 1"   --->   Operation 231 'add' 'add_ln890_401' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%div_i_i1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_177, i32 1, i32 4"   --->   Operation 232 'partselect' 'div_i_i1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%empty_2538 = trunc i6 %c6_V_177"   --->   Operation 233 'trunc' 'empty_2538' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.65ns)   --->   "%icmp_ln890_1784 = icmp_eq  i14 %indvar_flatten137, i14 8192"   --->   Operation 234 'icmp' 'icmp_ln890_1784' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1784, void %.preheader5, void %.loopexit1110.loopexit"   --->   Operation 235 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.43ns)   --->   "%add_ln691_1700 = add i2 %c5_V_141, i2 1"   --->   Operation 236 'add' 'add_ln691_1700' <Predicate = (!icmp_ln890_1784)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 237 [1/1] (0.65ns)   --->   "%icmp_ln890_1786 = icmp_eq  i14 %indvar_flatten107, i14 4096"   --->   Operation 237 'icmp' 'icmp_ln890_1786' <Predicate = (!icmp_ln890_1784)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 238 [1/1] (0.29ns)   --->   "%select_ln890_608 = select i1 %icmp_ln890_1786, i6 0, i6 %c6_V_177"   --->   Operation 238 'select' 'select_ln890_608' <Predicate = (!icmp_ln890_1784)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (0.27ns)   --->   "%select_ln890_609 = select i1 %icmp_ln890_1786, i2 %add_ln691_1700, i2 %c5_V_141"   --->   Operation 239 'select' 'select_ln890_609' <Predicate = (!icmp_ln890_1784)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln14761)   --->   "%select_ln890_610 = select i1 %icmp_ln890_1786, i4 0, i4 %div_i_i1"   --->   Operation 240 'select' 'select_ln890_610' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln14761_1)   --->   "%xor_ln890_6 = xor i1 %icmp_ln890_1786, i1 1"   --->   Operation 241 'xor' 'xor_ln890_6' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln14761_1)   --->   "%and_ln890_9 = and i1 %empty_2538, i1 %xor_ln890_6"   --->   Operation 242 'and' 'and_ln890_9' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.12ns)   --->   "%xor_ln890_3 = xor i1 %icmp_ln890_1786, i1 1"   --->   Operation 243 'xor' 'xor_ln890_3' <Predicate = (!icmp_ln890_1784)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 244 [1/1] (0.63ns)   --->   "%icmp_ln890_1787 = icmp_eq  i5 %c8_V_1, i5 16"   --->   Operation 244 'icmp' 'icmp_ln890_1787' <Predicate = (!icmp_ln890_1784)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node or_ln14763_1)   --->   "%and_ln890_4 = and i1 %icmp_ln890_1787, i1 %xor_ln890_3"   --->   Operation 245 'and' 'and_ln890_4' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 246 [1/1] (0.59ns)   --->   "%icmp_ln890_1788 = icmp_eq  i9 %indvar_flatten94, i9 128"   --->   Operation 246 'icmp' 'icmp_ln890_1788' <Predicate = (!icmp_ln890_1784)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 247 [1/1] (0.12ns)   --->   "%and_ln890_5 = and i1 %icmp_ln890_1788, i1 %xor_ln890_3"   --->   Operation 247 'and' 'and_ln890_5' <Predicate = (!icmp_ln890_1784)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 248 [1/1] (0.70ns)   --->   "%add_ln691_1701 = add i6 %select_ln890_608, i6 1"   --->   Operation 248 'add' 'add_ln691_1701' <Predicate = (!icmp_ln890_1784)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln14761)   --->   "%div_i_i367_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1701, i32 1, i32 4"   --->   Operation 249 'partselect' 'div_i_i367_mid1' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_17 : Operation 250 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln14761 = select i1 %and_ln890_5, i4 %div_i_i367_mid1, i4 %select_ln890_610" [./dut.cpp:14761]   --->   Operation 250 'select' 'select_ln14761' <Predicate = (!icmp_ln890_1784)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln14761_1)   --->   "%empty_2539 = trunc i6 %add_ln691_1701"   --->   Operation 251 'trunc' 'empty_2539' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14761_1 = select i1 %and_ln890_5, i1 %empty_2539, i1 %and_ln890_9" [./dut.cpp:14761]   --->   Operation 252 'select' 'select_ln14761_1' <Predicate = (!icmp_ln890_1784)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln14763_1)   --->   "%xor_ln14761 = xor i1 %icmp_ln890_1788, i1 1" [./dut.cpp:14761]   --->   Operation 253 'xor' 'xor_ln14761' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node or_ln14763_1)   --->   "%or_ln14761 = or i1 %icmp_ln890_1786, i1 %xor_ln14761" [./dut.cpp:14761]   --->   Operation 254 'or' 'or_ln14761' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node or_ln14763_1)   --->   "%and_ln14761 = and i1 %and_ln890_4, i1 %or_ln14761" [./dut.cpp:14761]   --->   Operation 255 'and' 'and_ln14761' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 256 [1/1] (0.29ns)   --->   "%select_ln890_611 = select i1 %and_ln890_5, i6 %add_ln691_1701, i6 %select_ln890_608"   --->   Operation 256 'select' 'select_ln890_611' <Predicate = (!icmp_ln890_1784)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln14763_1)   --->   "%or_ln14763 = or i1 %and_ln14761, i1 %and_ln890_5" [./dut.cpp:14763]   --->   Operation 257 'or' 'or_ln14763' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln14763_1 = or i1 %or_ln14763, i1 %icmp_ln890_1786" [./dut.cpp:14763]   --->   Operation 258 'or' 'or_ln14763_1' <Predicate = (!icmp_ln890_1784)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 259 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14763 = select i1 %or_ln14763_1, i5 0, i5 %c8_V_1" [./dut.cpp:14763]   --->   Operation 259 'select' 'select_ln14763' <Predicate = (!icmp_ln890_1784)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 260 [1/1] (0.71ns)   --->   "%add_ln890_399 = add i9 %indvar_flatten94, i9 1"   --->   Operation 260 'add' 'add_ln890_399' <Predicate = (!icmp_ln890_1784)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_612)   --->   "%or_ln890_67 = or i1 %and_ln890_5, i1 %icmp_ln890_1786"   --->   Operation 261 'or' 'or_ln890_67' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 262 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_612 = select i1 %or_ln890_67, i9 1, i9 %add_ln890_399"   --->   Operation 262 'select' 'select_ln890_612' <Predicate = (!icmp_ln890_1784)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 263 [1/1] (0.76ns)   --->   "%add_ln890_400 = add i14 %indvar_flatten107, i14 1"   --->   Operation 263 'add' 'add_ln890_400' <Predicate = (!icmp_ln890_1784)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 264 [1/1] (0.34ns)   --->   "%select_ln890_613 = select i1 %icmp_ln890_1786, i14 1, i14 %add_ln890_400"   --->   Operation 264 'select' 'select_ln890_613' <Predicate = (!icmp_ln890_1784)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 5> <Delay = 2.35>
ST_18 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node add_ln14771)   --->   "%zext_ln14771 = zext i2 %select_ln890_609" [./dut.cpp:14771]   --->   Operation 265 'zext' 'zext_ln14771' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node add_ln14771)   --->   "%shl_ln14771 = shl i5 %select_ln14763, i5 1" [./dut.cpp:14771]   --->   Operation 266 'shl' 'shl_ln14771' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_18 : Operation 267 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14771 = add i5 %shl_ln14771, i5 %zext_ln14771" [./dut.cpp:14771]   --->   Operation 267 'add' 'add_ln14771' <Predicate = (!icmp_ln890_1784)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14771, i4 %select_ln14761" [./dut.cpp:14771]   --->   Operation 268 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln14771_1 = zext i9 %or_ln1" [./dut.cpp:14771]   --->   Operation 269 'zext' 'zext_ln14771_1' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_1 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln14771_1" [./dut.cpp:14771]   --->   Operation 270 'getelementptr' 'local_A_pong_V_addr_1' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_18 : Operation 271 [2/2] (1.64ns)   --->   "%in_data_V_83 = load i9 %local_A_pong_V_addr_1" [./dut.cpp:14771]   --->   Operation 271 'load' 'in_data_V_83' <Predicate = (!icmp_ln890_1784)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_18 : Operation 272 [1/1] (0.70ns)   --->   "%add_ln691_1702 = add i5 %select_ln14763, i5 1"   --->   Operation 272 'add' 'add_ln691_1702' <Predicate = (!icmp_ln890_1784)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 6> <Delay = 2.39>
ST_19 : Operation 273 [1/2] (1.64ns)   --->   "%in_data_V_83 = load i9 %local_A_pong_V_addr_1" [./dut.cpp:14771]   --->   Operation 273 'load' 'in_data_V_83' <Predicate = (!icmp_ln890_1784)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_19 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln674_65 = trunc i512 %in_data_V_83"   --->   Operation 274 'trunc' 'trunc_ln674_65' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_19 : Operation 275 [1/1] (0.74ns)   --->   "%store_ln14773 = store i256 %trunc_ln674_65, i1 %data_split_V_33_addr" [./dut.cpp:14773]   --->   Operation 275 'store' 'store_ln14773' <Predicate = (!icmp_ln890_1784)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_19 : Operation 276 [1/1] (0.00ns)   --->   "%p_Result_4583_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_83, i32 256, i32 511"   --->   Operation 276 'partselect' 'p_Result_4583_1' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (0.74ns)   --->   "%store_ln14773 = store i256 %p_Result_4583_1, i1 %data_split_V_33_addr_1" [./dut.cpp:14773]   --->   Operation 277 'store' 'store_ln14773' <Predicate = (!icmp_ln890_1784)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 20 <SV = 7> <Delay = 0.74>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln14761 = zext i1 %select_ln14761_1" [./dut.cpp:14761]   --->   Operation 278 'zext' 'zext_ln14761' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%data_split_V_33_addr_2 = getelementptr i256 %data_split_V_33, i64 0, i64 %zext_ln14761" [./dut.cpp:14761]   --->   Operation 279 'getelementptr' 'data_split_V_33_addr_2' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_20 : Operation 280 [2/2] (0.74ns)   --->   "%data_split_V_33_load = load i1 %data_split_V_33_addr_2" [./dut.cpp:14777]   --->   Operation 280 'load' 'data_split_V_33_load' <Predicate = (!icmp_ln890_1784)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 21 <SV = 8> <Delay = 1.96>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_17_A_IO_L2_in_boundary_x1_loop_19_A_IO_L2_in_boundary_x1_loop_20_str"   --->   Operation 281 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 282 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_18_A_IO_L2_in_boundary_x1_loop_19_A_IO_L2_in_boundary_x1_loop_20_str"   --->   Operation 283 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_21 : Operation 284 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_19_A_IO_L2_in_boundary_x1_loop_20_str"   --->   Operation 284 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%specpipeline_ln14765 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295" [./dut.cpp:14765]   --->   Operation 285 'specpipeline' 'specpipeline_ln14765' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (0.00ns)   --->   "%specloopname_ln14765 = specloopname void @_ssdm_op_SpecLoopName, void @empty_421" [./dut.cpp:14765]   --->   Operation 286 'specloopname' 'specloopname_ln14765' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>
ST_21 : Operation 287 [1/2] (0.74ns)   --->   "%data_split_V_33_load = load i1 %data_split_V_33_addr_2" [./dut.cpp:14777]   --->   Operation 287 'load' 'data_split_V_33_load' <Predicate = (!icmp_ln890_1784)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_21 : Operation 288 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x152, i256 %data_split_V_33_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 288 'write' 'write_ln174' <Predicate = (!icmp_ln890_1784)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_21 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5.preheader"   --->   Operation 289 'br' 'br_ln0' <Predicate = (!icmp_ln890_1784)> <Delay = 0.00>

State 22 <SV = 2> <Delay = 2.00>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%indvar_flatten210 = phi i14 %add_ln890_398, void, i14 0, void %.preheader.preheader.preheader"   --->   Operation 290 'phi' 'indvar_flatten210' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %select_ln890_593, void, i2 0, void %.preheader.preheader.preheader"   --->   Operation 291 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%indvar_flatten180 = phi i14 %select_ln890_607, void, i14 0, void %.preheader.preheader.preheader"   --->   Operation 292 'phi' 'indvar_flatten180' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %select_ln890_595, void, i6 0, void %.preheader.preheader.preheader"   --->   Operation 293 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%indvar_flatten167 = phi i9 %select_ln890_606, void, i9 0, void %.preheader.preheader.preheader"   --->   Operation 294 'phi' 'indvar_flatten167' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 295 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1698, void, i5 0, void %.preheader.preheader.preheader"   --->   Operation 295 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 296 [1/1] (0.76ns)   --->   "%add_ln890_398 = add i14 %indvar_flatten210, i14 1"   --->   Operation 296 'add' 'add_ln890_398' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 297 [1/1] (0.00ns)   --->   "%div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 297 'partselect' 'div_i_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 298 [1/1] (0.00ns)   --->   "%empty_2540 = trunc i6 %c6_V"   --->   Operation 298 'trunc' 'empty_2540' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 299 [1/1] (0.65ns)   --->   "%icmp_ln890_1774 = icmp_eq  i14 %indvar_flatten210, i14 8192"   --->   Operation 299 'icmp' 'icmp_ln890_1774' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1774, void %.preheader, void %.loopexit"   --->   Operation 300 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 301 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %c5_V, i2 1"   --->   Operation 301 'add' 'add_ln691' <Predicate = (!icmp_ln890_1774)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 302 [1/1] (0.65ns)   --->   "%icmp_ln890_1775 = icmp_eq  i14 %indvar_flatten180, i14 4096"   --->   Operation 302 'icmp' 'icmp_ln890_1775' <Predicate = (!icmp_ln890_1774)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 303 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %icmp_ln890_1775, i6 0, i6 %c6_V"   --->   Operation 303 'select' 'select_ln890' <Predicate = (!icmp_ln890_1774)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 304 [1/1] (0.27ns)   --->   "%select_ln890_593 = select i1 %icmp_ln890_1775, i2 %add_ln691, i2 %c5_V"   --->   Operation 304 'select' 'select_ln890_593' <Predicate = (!icmp_ln890_1774)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln14798)   --->   "%select_ln890_594 = select i1 %icmp_ln890_1775, i4 0, i4 %div_i_i"   --->   Operation 305 'select' 'select_ln890_594' <Predicate = (!icmp_ln890_1774)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln14798_1)   --->   "%xor_ln890_5 = xor i1 %icmp_ln890_1775, i1 1"   --->   Operation 306 'xor' 'xor_ln890_5' <Predicate = (!icmp_ln890_1774)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln14798_1)   --->   "%and_ln890_8 = and i1 %empty_2540, i1 %xor_ln890_5"   --->   Operation 307 'and' 'and_ln890_8' <Predicate = (!icmp_ln890_1774)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 308 [1/1] (0.12ns)   --->   "%xor_ln890 = xor i1 %icmp_ln890_1775, i1 1"   --->   Operation 308 'xor' 'xor_ln890' <Predicate = (!icmp_ln890_1774)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 309 [1/1] (0.63ns)   --->   "%icmp_ln890_1776 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 309 'icmp' 'icmp_ln890_1776' <Predicate = (!icmp_ln890_1774)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node or_ln14800_1)   --->   "%and_ln890 = and i1 %icmp_ln890_1776, i1 %xor_ln890"   --->   Operation 310 'and' 'and_ln890' <Predicate = (!icmp_ln890_1774)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 311 [1/1] (0.59ns)   --->   "%icmp_ln890_1777 = icmp_eq  i9 %indvar_flatten167, i9 128"   --->   Operation 311 'icmp' 'icmp_ln890_1777' <Predicate = (!icmp_ln890_1774)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 312 [1/1] (0.12ns)   --->   "%and_ln890_1 = and i1 %icmp_ln890_1777, i1 %xor_ln890"   --->   Operation 312 'and' 'and_ln890_1' <Predicate = (!icmp_ln890_1774)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 313 [1/1] (0.70ns)   --->   "%add_ln691_1691 = add i6 %select_ln890, i6 1"   --->   Operation 313 'add' 'add_ln691_1691' <Predicate = (!icmp_ln890_1774)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln14798)   --->   "%div_i_i203_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1691, i32 1, i32 4"   --->   Operation 314 'partselect' 'div_i_i203_mid1' <Predicate = (!icmp_ln890_1774)> <Delay = 0.00>
ST_22 : Operation 315 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln14798 = select i1 %and_ln890_1, i4 %div_i_i203_mid1, i4 %select_ln890_594" [./dut.cpp:14798]   --->   Operation 315 'select' 'select_ln14798' <Predicate = (!icmp_ln890_1774)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln14798_1)   --->   "%empty_2541 = trunc i6 %add_ln691_1691"   --->   Operation 316 'trunc' 'empty_2541' <Predicate = (!icmp_ln890_1774)> <Delay = 0.00>
ST_22 : Operation 317 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14798_1 = select i1 %and_ln890_1, i1 %empty_2541, i1 %and_ln890_8" [./dut.cpp:14798]   --->   Operation 317 'select' 'select_ln14798_1' <Predicate = (!icmp_ln890_1774)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln14800_1)   --->   "%xor_ln14798 = xor i1 %icmp_ln890_1777, i1 1" [./dut.cpp:14798]   --->   Operation 318 'xor' 'xor_ln14798' <Predicate = (!icmp_ln890_1774)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln14800_1)   --->   "%or_ln14798 = or i1 %icmp_ln890_1775, i1 %xor_ln14798" [./dut.cpp:14798]   --->   Operation 319 'or' 'or_ln14798' <Predicate = (!icmp_ln890_1774)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node or_ln14800_1)   --->   "%and_ln14798 = and i1 %and_ln890, i1 %or_ln14798" [./dut.cpp:14798]   --->   Operation 320 'and' 'and_ln14798' <Predicate = (!icmp_ln890_1774)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 321 [1/1] (0.29ns)   --->   "%select_ln890_595 = select i1 %and_ln890_1, i6 %add_ln691_1691, i6 %select_ln890"   --->   Operation 321 'select' 'select_ln890_595' <Predicate = (!icmp_ln890_1774)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node or_ln14800_1)   --->   "%or_ln14800 = or i1 %and_ln14798, i1 %and_ln890_1" [./dut.cpp:14800]   --->   Operation 322 'or' 'or_ln14800' <Predicate = (!icmp_ln890_1774)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 323 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln14800_1 = or i1 %or_ln14800, i1 %icmp_ln890_1775" [./dut.cpp:14800]   --->   Operation 323 'or' 'or_ln14800_1' <Predicate = (!icmp_ln890_1774)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 324 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14800 = select i1 %or_ln14800_1, i5 0, i5 %c8_V" [./dut.cpp:14800]   --->   Operation 324 'select' 'select_ln14800' <Predicate = (!icmp_ln890_1774)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 325 [1/1] (0.00ns)   --->   "%ret_ln14852 = ret" [./dut.cpp:14852]   --->   Operation 325 'ret' 'ret_ln14852' <Predicate = (icmp_ln890_1774)> <Delay = 0.00>

State 23 <SV = 3> <Delay = 2.35>
ST_23 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln14808)   --->   "%zext_ln14808 = zext i2 %select_ln890_593" [./dut.cpp:14808]   --->   Operation 326 'zext' 'zext_ln14808' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln14808)   --->   "%shl_ln14808 = shl i5 %select_ln14800, i5 1" [./dut.cpp:14808]   --->   Operation 327 'shl' 'shl_ln14808' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 328 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14808 = add i5 %shl_ln14808, i5 %zext_ln14808" [./dut.cpp:14808]   --->   Operation 328 'add' 'add_ln14808' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14808, i4 %select_ln14798" [./dut.cpp:14808]   --->   Operation 329 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln14808_1 = zext i9 %or_ln" [./dut.cpp:14808]   --->   Operation 330 'zext' 'zext_ln14808_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 331 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14808_1" [./dut.cpp:14808]   --->   Operation 331 'getelementptr' 'local_A_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 332 [2/2] (1.64ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:14808]   --->   Operation 332 'load' 'in_data_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 24 <SV = 4> <Delay = 1.64>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_22_A_IO_L2_in_boundary_x1_loop_24_A_IO_L2_in_boundary_x1_loop_25_str"   --->   Operation 333 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 334 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_23_A_IO_L2_in_boundary_x1_loop_24_A_IO_L2_in_boundary_x1_loop_25_str"   --->   Operation 335 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln14798 = zext i1 %select_ln14798_1" [./dut.cpp:14798]   --->   Operation 336 'zext' 'zext_ln14798' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 337 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_24_A_IO_L2_in_boundary_x1_loop_25_str"   --->   Operation 337 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 338 [1/1] (0.00ns)   --->   "%specloopname_ln14802 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1458" [./dut.cpp:14802]   --->   Operation 338 'specloopname' 'specloopname_ln14802' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 339 [1/2] (1.64ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:14808]   --->   Operation 339 'load' 'in_data_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_24 : Operation 340 [1/1] (0.00ns)   --->   "%data_split_V_addr170 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln14798" [./dut.cpp:14798]   --->   Operation 340 'getelementptr' 'data_split_V_addr170' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 341 [1/1] (0.38ns)   --->   "%br_ln14809 = br void" [./dut.cpp:14809]   --->   Operation 341 'br' 'br_ln14809' <Predicate = true> <Delay = 0.38>

State 25 <SV = 5> <Delay = 1.08>
ST_25 : Operation 342 [1/1] (0.00ns)   --->   "%n_V = phi i2 %add_ln691_1699, void %ifFalse, i2 0, void %.preheader"   --->   Operation 342 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 343 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 %zext_ln1497, void %ifFalse, i512 %in_data_V, void %.preheader"   --->   Operation 343 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 344 [1/1] (0.43ns)   --->   "%add_ln691_1699 = add i2 %n_V, i2 1"   --->   Operation 344 'add' 'add_ln691_1699' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 345 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 345 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 346 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 346 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln14809 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:14809]   --->   Operation 347 'br' 'br_ln14809' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i2 %n_V"   --->   Operation 348 'zext' 'zext_ln878' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_25 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %p_Val2_s"   --->   Operation 349 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_25 : Operation 350 [1/1] (0.00ns)   --->   "%data_split_V_addr_353 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:14810]   --->   Operation 350 'getelementptr' 'data_split_V_addr_353' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_25 : Operation 351 [1/1] (0.74ns)   --->   "%store_ln14810 = store i256 %trunc_ln674, i1 %data_split_V_addr_353" [./dut.cpp:14810]   --->   Operation 351 'store' 'store_ln14810' <Predicate = (!icmp_ln878)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_25 : Operation 352 [1/1] (0.00ns)   --->   "%r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 352 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_25 : Operation 353 [1/1] (0.34ns)   --->   "%icmp_ln878_29 = icmp_eq  i2 %add_ln691_1699, i2 2"   --->   Operation 353 'icmp' 'icmp_ln878_29' <Predicate = (!icmp_ln878)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %icmp_ln878_29, void %ifFalse, void %ifTrue"   --->   Operation 354 'br' 'br_ln878' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 355 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 26 <SV = 6> <Delay = 0.74>
ST_26 : Operation 356 [1/1] (0.00ns)   --->   "%specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295"   --->   Operation 356 'specpipeline' 'specpipeline_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_26 : Operation 357 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_553"   --->   Operation 357 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_26 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i256 %r"   --->   Operation 358 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_26 : Operation 359 [2/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr170" [./dut.cpp:14814]   --->   Operation 359 'load' 'data_split_V_load' <Predicate = (!icmp_ln878 & icmp_ln878_29)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 27 <SV = 7> <Delay = 1.96>
ST_27 : Operation 360 [1/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr170" [./dut.cpp:14814]   --->   Operation 360 'load' 'data_split_V_load' <Predicate = (icmp_ln878_29)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_27 : Operation 361 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x152, i256 %data_split_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 361 'write' 'write_ln174' <Predicate = (icmp_ln878_29)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_27 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 362 'br' 'br_ln0' <Predicate = (icmp_ln878_29)> <Delay = 0.00>

State 28 <SV = 6> <Delay = 1.10>
ST_28 : Operation 363 [1/1] (0.70ns)   --->   "%add_ln691_1698 = add i5 %select_ln14800, i5 1"   --->   Operation 363 'add' 'add_ln691_1698' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 364 [1/1] (0.71ns)   --->   "%add_ln890_396 = add i9 %indvar_flatten167, i9 1"   --->   Operation 364 'add' 'add_ln890_396' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_606)   --->   "%or_ln890_66 = or i1 %and_ln890_1, i1 %icmp_ln890_1775"   --->   Operation 365 'or' 'or_ln890_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 366 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_606 = select i1 %or_ln890_66, i9 1, i9 %add_ln890_396"   --->   Operation 366 'select' 'select_ln890_606' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 367 [1/1] (0.76ns)   --->   "%add_ln890_397 = add i14 %indvar_flatten180, i14 1"   --->   Operation 367 'add' 'add_ln890_397' <Predicate = (!icmp_ln890_1775)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 368 [1/1] (0.34ns)   --->   "%select_ln890_607 = select i1 %icmp_ln890_1775, i14 1, i14 %add_ln890_397"   --->   Operation 368 'select' 'select_ln890_607' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 369 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten159') with incoming values : ('add_ln890_406') [20]  (0.387 ns)

 <State 2>: 0.983ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten145') with incoming values : ('select_ln890_620') [21]  (0 ns)
	'icmp' operation ('icmp_ln890336') [31]  (0.617 ns)
	'xor' operation ('xor_ln14678', ./dut.cpp:14678) [33]  (0.122 ns)
	'and' operation ('and_ln14678_1', ./dut.cpp:14678) [36]  (0.122 ns)
	'or' operation ('or_ln14679', ./dut.cpp:14679) [38]  (0.122 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('select_ln890_605') [49]  (0 ns)
	'icmp' operation ('icmp_ln890_1782') [59]  (0.6 ns)
	'select' operation ('select_ln890_601') [60]  (0.278 ns)
	'add' operation ('add_ln691_1696') [66]  (0.436 ns)
	'select' operation ('select_ln890_604') [70]  (0.278 ns)

 <State 4>: 1.42ns
The critical path consists of the following:
	'shl' operation ('shl_ln14700', ./dut.cpp:14700) [62]  (0 ns)
	'add' operation ('add_ln14700', ./dut.cpp:14700) [72]  (0.707 ns)
	'add' operation ('add_ln14700_1', ./dut.cpp:14700) [75]  (0.715 ns)

 <State 5>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('local_A_pong_V_addr', ./dut.cpp:14700) [77]  (0 ns)
	'store' operation ('store_ln14700', ./dut.cpp:14700) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:14668 [81]  (1.65 ns)

 <State 6>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten64') with incoming values : ('add_ln890_404') [91]  (0.387 ns)

 <State 7>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten34') with incoming values : ('select_ln890_619') [93]  (0 ns)
	'icmp' operation ('icmp_ln890_1789') [106]  (0.652 ns)
	'select' operation ('select_ln890_614') [107]  (0.293 ns)
	'add' operation ('add_ln691_1704') [118]  (0.706 ns)
	'select' operation ('select_ln14711', ./dut.cpp:14711) [121]  (0.351 ns)

 <State 8>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln14721', ./dut.cpp:14721) [134]  (0.707 ns)
	'getelementptr' operation ('local_A_ping_V_addr_2', ./dut.cpp:14721) [137]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:14721) on array 'local_A_ping.V', ./dut.cpp:14667 [140]  (1.65 ns)

 <State 9>: 2.39ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:14721) on array 'local_A_ping.V', ./dut.cpp:14667 [140]  (1.65 ns)
	'store' operation ('store_ln14723', ./dut.cpp:14723) of variable 'trunc_ln674_66' on array 'data_split.V', ./dut.cpp:14706 [142]  (0.746 ns)

 <State 10>: 0.746ns
The critical path consists of the following:
	'getelementptr' operation ('data_split_V_34_addr_2', ./dut.cpp:14711) [145]  (0 ns)
	'load' operation ('data_split_V_34_load', ./dut.cpp:14727) on array 'data_split.V', ./dut.cpp:14706 [146]  (0.746 ns)

 <State 11>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_34_load', ./dut.cpp:14727) on array 'data_split.V', ./dut.cpp:14706 [146]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x152' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [147]  (1.22 ns)

 <State 12>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_405') [275]  (0.735 ns)
	'select' operation ('select_ln890_620') [276]  (0.301 ns)

 <State 13>: 1.59ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten72') with incoming values : ('select_ln890_600') [162]  (0 ns)
	'icmp' operation ('icmp_ln890_1780') [172]  (0.6 ns)
	'select' operation ('select_ln890_596') [173]  (0.278 ns)
	'add' operation ('add_ln691_1693') [179]  (0.436 ns)
	'select' operation ('select_ln890_599') [183]  (0.278 ns)

 <State 14>: 1.42ns
The critical path consists of the following:
	'shl' operation ('shl_ln14750', ./dut.cpp:14750) [175]  (0 ns)
	'add' operation ('add_ln14750', ./dut.cpp:14750) [185]  (0.707 ns)
	'add' operation ('add_ln14750_1', ./dut.cpp:14750) [188]  (0.715 ns)

 <State 15>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('local_A_ping_V_addr_1', ./dut.cpp:14750) [190]  (0 ns)
	'store' operation ('store_ln14750', ./dut.cpp:14750) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:14667 [194]  (1.65 ns)

 <State 16>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten137') with incoming values : ('add_ln890_401') [204]  (0.387 ns)

 <State 17>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten107') with incoming values : ('select_ln890_613') [206]  (0 ns)
	'icmp' operation ('icmp_ln890_1786') [219]  (0.652 ns)
	'select' operation ('select_ln890_608') [220]  (0.293 ns)
	'add' operation ('add_ln691_1701') [231]  (0.706 ns)
	'select' operation ('select_ln14761', ./dut.cpp:14761) [234]  (0.351 ns)

 <State 18>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln14771', ./dut.cpp:14771) [247]  (0.707 ns)
	'getelementptr' operation ('local_A_pong_V_addr_1', ./dut.cpp:14771) [250]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:14771) on array 'local_A_pong.V', ./dut.cpp:14668 [253]  (1.65 ns)

 <State 19>: 2.39ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:14771) on array 'local_A_pong.V', ./dut.cpp:14668 [253]  (1.65 ns)
	'store' operation ('store_ln14773', ./dut.cpp:14773) of variable 'trunc_ln674_65' on array 'data_split.V', ./dut.cpp:14756 [255]  (0.746 ns)

 <State 20>: 0.746ns
The critical path consists of the following:
	'getelementptr' operation ('data_split_V_33_addr_2', ./dut.cpp:14761) [258]  (0 ns)
	'load' operation ('data_split_V_33_load', ./dut.cpp:14777) on array 'data_split.V', ./dut.cpp:14756 [259]  (0.746 ns)

 <State 21>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_33_load', ./dut.cpp:14777) on array 'data_split.V', ./dut.cpp:14756 [259]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x152' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [260]  (1.22 ns)

 <State 22>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten180') with incoming values : ('select_ln890_607') [283]  (0 ns)
	'icmp' operation ('icmp_ln890_1775') [296]  (0.652 ns)
	'select' operation ('select_ln890') [297]  (0.293 ns)
	'add' operation ('add_ln691_1691') [308]  (0.706 ns)
	'select' operation ('select_ln14798', ./dut.cpp:14798) [311]  (0.351 ns)

 <State 23>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln14808', ./dut.cpp:14808) [324]  (0.707 ns)
	'getelementptr' operation ('local_A_ping_V_addr', ./dut.cpp:14808) [327]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:14808) on array 'local_A_ping.V', ./dut.cpp:14667 [329]  (1.65 ns)

 <State 24>: 1.65ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:14808) on array 'local_A_ping.V', ./dut.cpp:14667 [329]  (1.65 ns)

 <State 25>: 1.09ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1699') [333]  (0 ns)
	'add' operation ('add_ln691_1699') [335]  (0.436 ns)
	'icmp' operation ('icmp_ln878_29') [348]  (0.343 ns)
	blocking operation 0.31 ns on control path)

 <State 26>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:14814) on array 'data_split.V', ./dut.cpp:14793 [351]  (0.746 ns)

 <State 27>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:14814) on array 'data_split.V', ./dut.cpp:14793 [351]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x152' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [352]  (1.22 ns)

 <State 28>: 1.11ns
The critical path consists of the following:
	'add' operation ('add_ln890_397') [361]  (0.765 ns)
	'select' operation ('select_ln890_607') [362]  (0.342 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
