LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY LAB304 IS

PORT ( Clk,D: IN STD_LOGIC;
		 Q : OUT STD_LOGIC);
END LAB304;

ARCHITECTURE Behavior OF LAB304 IS
	COMPONENT D_gate
		PORT ( Clk,D: IN STD_LOGIC;
				 Q : OUT STD_LOGIC);
	END COMPONENT;
	
SIGNAL Qm: STD_LOGIC;
	
BEGIN


	
END Behavior;



--D_gate
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY D_gate IS
	PORT ( D, Clk : IN STD_LOGIC ;
			 Q : OUT STD_LOGIC) ;
	END D_gate;
ARCHITECTURE Behavior OF D_gate IS

BEGIN
	PROCESS ( D, Clk )
		BEGIN
			IF Clk = ’1’ THEN
				Q <= D ;
		END IF;
	END PROCESS;
END Behavior;



--positive
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY p_D_gate IS
	PORT ( D, Clk : IN STD_LOGIC ;
			 Q : OUT STD_LOGIC) ;
	END p_D_gate;
ARCHITECTURE Behavior OF p_D_gate IS

BEGIN
	PROCESS (Clk)
		BEGIN
			IF Clk'event AND Clk = '1'THEN
				Q <= D ;
		END IF;
	END PROCESS;
END Behavior;




