module display (
    input clk,  // clock
    input rst,  // reset
    output out
 
    
  ) {
  const SIZE = 14;

  dff counter[SIZE](#INIT(3192), .clk(clk), .rst(rst));
  
  always {
    
    //bit = c{1, counter.q[13]};\
    out = counter.q[13];
    counter.d = counter.q + 1;
    
  }
}
