<stg><name>perform_conv</name>


<trans_list>

<trans id="636" from="1" to="2">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="2" to="2">
<condition id="250">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="2" to="3">
<condition id="252">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="3" to="26">
<condition id="297">
<or_exp><and_exp><literal name="exitcond_flatten4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="3" to="4">
<condition id="320">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="4" to="5">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="5" to="6">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="6" to="7">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="7" to="8">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="8" to="9">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="9" to="10">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="10" to="11">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="11" to="12">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="12" to="13">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="13" to="14">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="14" to="15">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="15" to="16">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="16" to="17">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="17" to="18">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="18" to="19">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="19" to="20">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="20" to="21">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="21" to="22">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="22" to="23">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="23" to="24">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="24" to="25">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="25" to="3">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="26" to="27">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="27" to="28">
<condition id="282">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="28" to="29">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="29" to="30">
<condition id="287">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="29" to="27">
<condition id="296">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="30" to="31">
<condition id="288">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="30" to="29">
<condition id="294">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="31" to="32">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="32" to="30">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i = phi i10 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond1 = icmp eq i10 %i, -224

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_1 = add i10 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader79.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_s = zext i10 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_V_addr = getelementptr [576 x i14]* %output_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
:2  store i14 0, i14* %output_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.preheader79.preheader.preheader:0  br label %.preheader79.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader79.preheader:0  %indvar_flatten3 = phi i15 [ %indvar_flatten_next4, %.preheader79.loopexit ], [ 0, %.preheader79.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader79.preheader:1  %x = phi i2 [ %x_cast2_mid2, %.preheader79.loopexit ], [ 0, %.preheader79.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader79.preheader:2  %indvar_flatten4 = phi i14 [ %indvar_flatten_next3, %.preheader79.loopexit ], [ 0, %.preheader79.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader79.preheader:3  %y = phi i2 [ %y_cast_mid2, %.preheader79.loopexit ], [ 0, %.preheader79.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader79.preheader:4  %indvar_flatten = phi i13 [ %indvar_flatten_next, %.preheader79.loopexit ], [ 0, %.preheader79.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader79.preheader:5  %n = phi i7 [ %n_mid2, %.preheader79.loopexit ], [ 0, %.preheader79.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader79.preheader:6  %m = phi i6 [ %m_1, %.preheader79.loopexit ], [ 0, %.preheader79.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="2">
<![CDATA[
.preheader79.preheader:7  %x_cast3 = zext i2 %x to i5

]]></Node>
<StgValue><ssdm name="x_cast3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader79.preheader:8  %x_4 = add i2 1, %x

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="2">
<![CDATA[
.preheader79.preheader:9  %y_cast2 = zext i2 %y to i5

]]></Node>
<StgValue><ssdm name="y_cast2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader79.preheader:10  %p_shl1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %y, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="4">
<![CDATA[
.preheader79.preheader:11  %p_shl1_cast = zext i4 %p_shl1 to i5

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.preheader:12  %tmp_4 = sub i5 %p_shl1_cast, %y_cast2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.preheader:13  %tmp4 = add i5 %x_cast3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="5">
<![CDATA[
.preheader79.preheader:14  %tmp4_cast = sext i5 %tmp4 to i11

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="7">
<![CDATA[
.preheader79.preheader:15  %n_cast = zext i7 %n to i10

]]></Node>
<StgValue><ssdm name="n_cast"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="7">
<![CDATA[
.preheader79.preheader:16  %tmp = trunc i7 %n to i6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader79.preheader:17  %tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader79.preheader:18  %p_shl2 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.preheader:19  %p_shl2_cast = zext i9 %p_shl2 to i10

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.preheader:20  %tmp3 = add i10 %n_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="10">
<![CDATA[
.preheader79.preheader:21  %tmp3_cast = zext i10 %tmp3 to i11

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader79.preheader:22  %o_index = add i11 %tmp3_cast, %tmp4_cast

]]></Node>
<StgValue><ssdm name="o_index"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="11">
<![CDATA[
.preheader79.preheader:23  %o_index_cast = sext i11 %o_index to i32

]]></Node>
<StgValue><ssdm name="o_index_cast"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.preheader:24  %exitcond_flatten4 = icmp eq i15 %indvar_flatten3, -14336

]]></Node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.preheader:25  %indvar_flatten_next4 = add i15 1, %indvar_flatten3

]]></Node>
<StgValue><ssdm name="indvar_flatten_next4"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader79.preheader:26  br i1 %exitcond_flatten4, label %.preheader76.preheader, label %.preheader79.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:1  %exitcond_flatten = icmp eq i14 %indvar_flatten4, 6144

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader79.loopexit:2  %y_mid = select i1 %exitcond_flatten, i2 0, i2 %y

]]></Node>
<StgValue><ssdm name="y_mid"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader79.loopexit:6  %x_4_mid1 = xor i2 %x, -2

]]></Node>
<StgValue><ssdm name="x_4_mid1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader79.loopexit:7  %tmp_25_1_cast_mid2 = select i1 %exitcond_flatten, i2 %x_4_mid1, i2 %x_4

]]></Node>
<StgValue><ssdm name="tmp_25_1_cast_mid2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:16  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader79.loopexit:17  %exitcond2 = icmp eq i6 %m, -32

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:18  %exitcond9_mid = and i1 %exitcond2, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond9_mid"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader79.loopexit:19  %exitcond_flatten2 = icmp eq i13 %indvar_flatten, 2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:20  %exitcond_flatten_mid = and i1 %exitcond_flatten2, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader79.loopexit:21  %y_2 = add i2 1, %y_mid

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:23  %tmp_22 = or i1 %exitcond_flatten_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader79.loopexit:24  %n_mid = select i1 %tmp_22, i7 0, i7 %n

]]></Node>
<StgValue><ssdm name="n_mid"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader79.loopexit:25  %y_cast_mid2 = select i1 %exitcond_flatten_mid, i2 %y_2, i2 %y_mid

]]></Node>
<StgValue><ssdm name="y_cast_mid2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:26  %y_cast_mid2_cast = zext i2 %y_cast_mid2 to i6

]]></Node>
<StgValue><ssdm name="y_cast_mid2_cast"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:37  %exitcond_flatten_not = xor i1 %exitcond_flatten2, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten_not"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:38  %not_exitcond_flatten_2 = or i1 %exitcond_flatten, %exitcond_flatten_not

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:39  %exitcond9_mid1 = and i1 %exitcond9_mid, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="exitcond9_mid1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:42  %tmp_25 = or i1 %exitcond9_mid1, %exitcond_flatten_mid

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader79.loopexit:43  %tmp_47 = or i1 %tmp_25, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader79.loopexit:44  %m_mid2 = select i1 %tmp_47, i6 0, i6 %m

]]></Node>
<StgValue><ssdm name="m_mid2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="6">
<![CDATA[
.preheader79.loopexit:62  %tmp_49 = trunc i6 %m_mid2 to i5

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader79.loopexit:70  %tmp5 = add i6 %y_cast_mid2_cast, %m_mid2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader79.loopexit:334  %indvar_flatten_op = add i13 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:336  %indvar_flatten35_op = add i14 1, %indvar_flatten4

]]></Node>
<StgValue><ssdm name="indvar_flatten35_op"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="95" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader79.loopexit:3  %x_cast2_mid2 = select i1 %exitcond_flatten, i2 %x_4, i2 %x

]]></Node>
<StgValue><ssdm name="x_cast2_mid2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:4  %x_cast2_mid2_cast = zext i2 %x_cast2_mid2 to i10

]]></Node>
<StgValue><ssdm name="x_cast2_mid2_cast"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:5  %x_cast3_mid2_cast = zext i2 %x_cast2_mid2 to i5

]]></Node>
<StgValue><ssdm name="x_cast3_mid2_cast"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:8  %tmp_25_1_cast_mid2_c = zext i2 %tmp_25_1_cast_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_25_1_cast_mid2_c"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:12  %tmp4_cast_mid_cast = zext i2 %x_4 to i5

]]></Node>
<StgValue><ssdm name="tmp4_cast_mid_cast"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader79.loopexit:13  %tmp4_cast_mid3 = select i1 %exitcond_flatten, i5 %tmp4_cast_mid_cast, i5 %tmp4

]]></Node>
<StgValue><ssdm name="tmp4_cast_mid3"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:14  %tmp_12_mid_cast = zext i2 %x_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_mid_cast"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79.loopexit:15  %tmp_12_mid3 = select i1 %exitcond_flatten, i32 %tmp_12_mid_cast, i32 %o_index_cast

]]></Node>
<StgValue><ssdm name="tmp_12_mid3"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:27  %y_cast2_mid1 = zext i2 %y_2 to i5

]]></Node>
<StgValue><ssdm name="y_cast2_mid1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader79.loopexit:28  %p_shl1_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %y_2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1_mid1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="4">
<![CDATA[
.preheader79.loopexit:29  %p_shl1_cast_mid1 = zext i4 %p_shl1_mid1 to i5

]]></Node>
<StgValue><ssdm name="p_shl1_cast_mid1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.loopexit:30  %tmp_4_mid1 = sub i5 %p_shl1_cast_mid1, %y_cast2_mid1

]]></Node>
<StgValue><ssdm name="tmp_4_mid1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79.loopexit:31  %tmp4_mid1 = add i5 %x_cast3_mid2_cast, %tmp_4_mid1

]]></Node>
<StgValue><ssdm name="tmp4_mid1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader79.loopexit:32  %tmp4_cast_mid2 = select i1 %exitcond_flatten_mid, i5 %tmp4_mid1, i5 %tmp4_cast_mid3

]]></Node>
<StgValue><ssdm name="tmp4_cast_mid2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="5">
<![CDATA[
.preheader79.loopexit:33  %tmp4_cast_mid2_cast = sext i5 %tmp4_cast_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp4_cast_mid2_cast"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader79.loopexit:34  %tmp_9_mid = select i1 %tmp_22, i11 0, i11 %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_9_mid"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="5">
<![CDATA[
.preheader79.loopexit:35  %o_index_cast_mid = sext i5 %tmp4_mid1 to i32

]]></Node>
<StgValue><ssdm name="o_index_cast_mid"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond9_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79.loopexit:36  %tmp_12_mid5 = select i1 %exitcond_flatten_mid, i32 %o_index_cast_mid, i32 %tmp_12_mid3

]]></Node>
<StgValue><ssdm name="tmp_12_mid5"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader79.loopexit:40  %n_2 = add i7 1, %n_mid

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="7">
<![CDATA[
.preheader79.loopexit:45  %n_cast_mid1 = zext i7 %n_2 to i10

]]></Node>
<StgValue><ssdm name="n_cast_mid1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="7">
<![CDATA[
.preheader79.loopexit:46  %tmp_48 = trunc i7 %n_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader79.loopexit:47  %tmp_9_mid1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_48, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_9_mid1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader79.loopexit:48  %tmp_9_mid2 = select i1 %exitcond9_mid1, i11 %tmp_9_mid1, i11 %tmp_9_mid

]]></Node>
<StgValue><ssdm name="tmp_9_mid2"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader79.loopexit:49  %p_shl2_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_48, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2_mid1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:50  %p_shl2_cast_mid1 = zext i9 %p_shl2_mid1 to i10

]]></Node>
<StgValue><ssdm name="p_shl2_cast_mid1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:51  %tmp3_mid1 = add i10 %n_cast_mid1, %p_shl2_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp3_mid1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:52  %tmp3_cast_mid1 = zext i10 %tmp3_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp3_cast_mid1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader79.loopexit:53  %o_index_mid1 = add i11 %tmp3_cast_mid1, %tmp4_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="o_index_mid1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond9_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="11">
<![CDATA[
.preheader79.loopexit:54  %o_index_cast_mid1 = sext i11 %o_index_mid1 to i32

]]></Node>
<StgValue><ssdm name="o_index_cast_mid1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader79.loopexit:55  %tmp_12_mid2 = select i1 %exitcond9_mid1, i32 %o_index_cast_mid1, i32 %tmp_12_mid5

]]></Node>
<StgValue><ssdm name="tmp_12_mid2"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="32">
<![CDATA[
.preheader79.loopexit:56  %tmp_12_mid2_cast = zext i32 %tmp_12_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_12_mid2_cast"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader79.loopexit:57  %n_mid2 = select i1 %exitcond9_mid1, i7 %n_2, i7 %n_mid

]]></Node>
<StgValue><ssdm name="n_mid2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="6">
<![CDATA[
.preheader79.loopexit:58  %m_cast1 = zext i6 %m_mid2 to i11

]]></Node>
<StgValue><ssdm name="m_cast1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader79.loopexit:63  %p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_49, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="7">
<![CDATA[
.preheader79.loopexit:64  %p_shl4_cast = zext i7 %p_shl4 to i8

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader79.loopexit:65  %tmp_14 = add i11 %tmp_9_mid2, %m_cast1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="6">
<![CDATA[
.preheader79.loopexit:71  %tmp5_cast = zext i6 %tmp5 to i8

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader79.loopexit:72  %tmp2 = add i8 %p_shl4_cast, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:73  %tmp2_cast = zext i8 %tmp2 to i10

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader79.loopexit:74  %p_shl3 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:75  %tmp1 = add i10 %tmp2_cast, %p_shl3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:76  %i_index = add i10 %tmp1, %x_cast2_mid2_cast

]]></Node>
<StgValue><ssdm name="i_index"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:78  %arrayNo11 = urem i10 %i_index, 5

]]></Node>
<StgValue><ssdm name="arrayNo11"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:102  %output_V_addr_3 = getelementptr [576 x i14]* %output_V, i64 0, i64 %tmp_12_mid2_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_3"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:160  %i_index_1 = add i10 %tmp1, %tmp_25_1_cast_mid2_c

]]></Node>
<StgValue><ssdm name="i_index_1"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:163  %arrayNo14 = urem i10 %i_index_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo14"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader79.loopexit:335  %indvar_flatten_next = select i1 %tmp_22, i13 1, i13 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader79.loopexit:337  %indvar_flatten_next3 = select i1 %exitcond_flatten, i14 1, i14 %indvar_flatten35_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="2">
<![CDATA[
.preheader79.loopexit:9  %tmp_25_2_cast_mid2_v_2 = zext i2 %x_cast2_mid2 to i3

]]></Node>
<StgValue><ssdm name="tmp_25_2_cast_mid2_v_2"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader79.loopexit:10  %tmp_25_2_cast_mid2_v = add i3 2, %tmp_25_2_cast_mid2_v_2

]]></Node>
<StgValue><ssdm name="tmp_25_2_cast_mid2_v"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="3">
<![CDATA[
.preheader79.loopexit:11  %tmp_25_2_cast_mid2 = zext i3 %tmp_25_2_cast_mid2_v to i10

]]></Node>
<StgValue><ssdm name="tmp_25_2_cast_mid2"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:78  %arrayNo11 = urem i10 %i_index, 5

]]></Node>
<StgValue><ssdm name="arrayNo11"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:104  %tmp1_0_1 = add i10 5, %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_0_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:105  %i_index_0_1 = add i10 %tmp1_0_1, %x_cast2_mid2_cast

]]></Node>
<StgValue><ssdm name="i_index_0_1"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:108  %arrayNo12 = urem i10 %i_index_0_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo12"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:163  %arrayNo14 = urem i10 %i_index_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo14"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:241  %i_index_2 = add i10 %tmp1, %tmp_25_2_cast_mid2

]]></Node>
<StgValue><ssdm name="i_index_2"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:244  %arrayNo17 = urem i10 %i_index_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo17"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="153" st_id="6" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:78  %arrayNo11 = urem i10 %i_index, 5

]]></Node>
<StgValue><ssdm name="arrayNo11"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:108  %arrayNo12 = urem i10 %i_index_0_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo12"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:132  %tmp1_0_2 = add i10 10, %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_0_2"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:133  %i_index_0_2 = add i10 %tmp1_0_2, %x_cast2_mid2_cast

]]></Node>
<StgValue><ssdm name="i_index_0_2"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:136  %arrayNo13 = urem i10 %i_index_0_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo13"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:163  %arrayNo14 = urem i10 %i_index_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo14"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:187  %i_index_1_1 = add i10 %tmp1_0_1, %tmp_25_1_cast_mid2_c

]]></Node>
<StgValue><ssdm name="i_index_1_1"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:190  %arrayNo15 = urem i10 %i_index_1_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo15"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:214  %i_index_1_2 = add i10 %tmp1_0_2, %tmp_25_1_cast_mid2_c

]]></Node>
<StgValue><ssdm name="i_index_1_2"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:244  %arrayNo17 = urem i10 %i_index_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo17"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:268  %i_index_2_1 = add i10 %tmp1_0_1, %tmp_25_2_cast_mid2

]]></Node>
<StgValue><ssdm name="i_index_2_1"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:295  %i_index_2_2 = add i10 %tmp1_0_2, %tmp_25_2_cast_mid2

]]></Node>
<StgValue><ssdm name="i_index_2_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="165" st_id="7" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:78  %arrayNo11 = urem i10 %i_index, 5

]]></Node>
<StgValue><ssdm name="arrayNo11"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:108  %arrayNo12 = urem i10 %i_index_0_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo12"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:136  %arrayNo13 = urem i10 %i_index_0_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo13"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:163  %arrayNo14 = urem i10 %i_index_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo14"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:190  %arrayNo15 = urem i10 %i_index_1_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo15"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:217  %arrayNo16 = urem i10 %i_index_1_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo16"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:244  %arrayNo17 = urem i10 %i_index_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo17"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:271  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader79.loopexit:333  %m_1 = add i6 1, %m_mid2

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="174" st_id="8" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:78  %arrayNo11 = urem i10 %i_index, 5

]]></Node>
<StgValue><ssdm name="arrayNo11"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:108  %arrayNo12 = urem i10 %i_index_0_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo12"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:136  %arrayNo13 = urem i10 %i_index_0_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo13"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:163  %arrayNo14 = urem i10 %i_index_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo14"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:190  %arrayNo15 = urem i10 %i_index_1_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo15"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:217  %arrayNo16 = urem i10 %i_index_1_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo16"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:244  %arrayNo17 = urem i10 %i_index_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo17"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:271  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:298  %arrayNo = urem i10 %i_index_2_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="183" st_id="9" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:78  %arrayNo11 = urem i10 %i_index, 5

]]></Node>
<StgValue><ssdm name="arrayNo11"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:108  %arrayNo12 = urem i10 %i_index_0_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo12"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:136  %arrayNo13 = urem i10 %i_index_0_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo13"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:163  %arrayNo14 = urem i10 %i_index_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo14"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:190  %arrayNo15 = urem i10 %i_index_1_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo15"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:217  %arrayNo16 = urem i10 %i_index_1_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo16"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:244  %arrayNo17 = urem i10 %i_index_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo17"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:271  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:298  %arrayNo = urem i10 %i_index_2_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="192" st_id="10" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:78  %arrayNo11 = urem i10 %i_index, 5

]]></Node>
<StgValue><ssdm name="arrayNo11"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:108  %arrayNo12 = urem i10 %i_index_0_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo12"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:136  %arrayNo13 = urem i10 %i_index_0_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo13"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:163  %arrayNo14 = urem i10 %i_index_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo14"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:165  %zext17_cast = zext i10 %i_index_1 to i22

]]></Node>
<StgValue><ssdm name="zext17_cast"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:166  %mul16 = mul i22 1639, %zext17_cast

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:167  %tmp_53 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul16, i32 13, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:190  %arrayNo15 = urem i10 %i_index_1_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo15"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:217  %arrayNo16 = urem i10 %i_index_1_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo16"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:244  %arrayNo17 = urem i10 %i_index_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo17"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:271  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:298  %arrayNo = urem i10 %i_index_2_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="204" st_id="11" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:78  %arrayNo11 = urem i10 %i_index, 5

]]></Node>
<StgValue><ssdm name="arrayNo11"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:108  %arrayNo12 = urem i10 %i_index_0_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo12"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:136  %arrayNo13 = urem i10 %i_index_0_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo13"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:163  %arrayNo14 = urem i10 %i_index_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo14"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:190  %arrayNo15 = urem i10 %i_index_1_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo15"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:217  %arrayNo16 = urem i10 %i_index_1_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo16"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:244  %arrayNo17 = urem i10 %i_index_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo17"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:246  %zext20_cast = zext i10 %i_index_2 to i22

]]></Node>
<StgValue><ssdm name="zext20_cast"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:247  %mul19 = mul i22 1639, %zext20_cast

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:248  %tmp_56 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul19, i32 13, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:271  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:298  %arrayNo = urem i10 %i_index_2_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="216" st_id="12" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:78  %arrayNo11 = urem i10 %i_index, 5

]]></Node>
<StgValue><ssdm name="arrayNo11"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:108  %arrayNo12 = urem i10 %i_index_0_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo12"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:136  %arrayNo13 = urem i10 %i_index_0_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo13"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:163  %arrayNo14 = urem i10 %i_index_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo14"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:168  %newIndex29 = sext i9 %tmp_53 to i10

]]></Node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:169  %newIndex30 = zext i10 %newIndex29 to i64

]]></Node>
<StgValue><ssdm name="newIndex30"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:170  %input_0_V_addr_3 = getelementptr [160 x i14]* %input_0_V, i64 0, i64 %newIndex30

]]></Node>
<StgValue><ssdm name="input_0_V_addr_3"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:171  %input_0_V_load_3 = load i14* %input_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_3"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:172  %input_1_V_addr_3 = getelementptr [160 x i14]* %input_1_V, i64 0, i64 %newIndex30

]]></Node>
<StgValue><ssdm name="input_1_V_addr_3"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:173  %input_1_V_load_3 = load i14* %input_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_3"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:174  %input_2_V_addr_3 = getelementptr [160 x i14]* %input_2_V, i64 0, i64 %newIndex30

]]></Node>
<StgValue><ssdm name="input_2_V_addr_3"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:175  %input_2_V_load_3 = load i14* %input_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_3"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:176  %input_3_V_addr_3 = getelementptr [160 x i14]* %input_3_V, i64 0, i64 %newIndex30

]]></Node>
<StgValue><ssdm name="input_3_V_addr_3"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:177  %input_3_V_load_3 = load i14* %input_3_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_3"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:178  %input_4_V_addr_3 = getelementptr [160 x i14]* %input_4_V, i64 0, i64 %newIndex30

]]></Node>
<StgValue><ssdm name="input_4_V_addr_3"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:179  %input_4_V_load_3 = load i14* %input_4_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_3"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:190  %arrayNo15 = urem i10 %i_index_1_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo15"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:217  %arrayNo16 = urem i10 %i_index_1_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo16"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:244  %arrayNo17 = urem i10 %i_index_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo17"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:271  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:298  %arrayNo = urem i10 %i_index_2_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="237" st_id="13" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:78  %arrayNo11 = urem i10 %i_index, 5

]]></Node>
<StgValue><ssdm name="arrayNo11"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:108  %arrayNo12 = urem i10 %i_index_0_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo12"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:136  %arrayNo13 = urem i10 %i_index_0_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo13"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:163  %arrayNo14 = urem i10 %i_index_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo14"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:171  %input_0_V_load_3 = load i14* %input_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_3"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:173  %input_1_V_load_3 = load i14* %input_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_3"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:175  %input_2_V_load_3 = load i14* %input_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_3"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:177  %input_3_V_load_3 = load i14* %input_3_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_3"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:179  %input_4_V_load_3 = load i14* %input_4_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_3"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:190  %arrayNo15 = urem i10 %i_index_1_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo15"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:217  %arrayNo16 = urem i10 %i_index_1_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo16"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:244  %arrayNo17 = urem i10 %i_index_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo17"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:271  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:298  %arrayNo = urem i10 %i_index_2_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="11">
<![CDATA[
.preheader79.loopexit:66  %tmp_15_cast2 = zext i11 %tmp_14 to i15

]]></Node>
<StgValue><ssdm name="tmp_15_cast2"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader79.loopexit:67  %p_shl = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_14, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:68  %p_shl_cast = zext i14 %p_shl to i15

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:69  %tmp_15 = add i15 %p_shl_cast, %tmp_15_cast2

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:77  %tmp_16 = zext i15 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:78  %arrayNo11 = urem i10 %i_index, 5

]]></Node>
<StgValue><ssdm name="arrayNo11"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:97  %w_conv23_addr = getelementptr [18432 x i12]* @w_conv23, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="w_conv23_addr"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:98  %w_conv23_load = load i12* %w_conv23_addr, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:106  %w_index_0_1 = add i15 3, %tmp_15

]]></Node>
<StgValue><ssdm name="w_index_0_1"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:107  %tmp_29_0_1 = zext i15 %w_index_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_0_1"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:108  %arrayNo12 = urem i10 %i_index_0_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo12"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:127  %w_conv23_addr_1 = getelementptr [18432 x i12]* @w_conv23, i64 0, i64 %tmp_29_0_1

]]></Node>
<StgValue><ssdm name="w_conv23_addr_1"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:128  %w_conv23_load_1 = load i12* %w_conv23_addr_1, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_1"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:136  %arrayNo13 = urem i10 %i_index_0_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo13"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:163  %arrayNo14 = urem i10 %i_index_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo14"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:190  %arrayNo15 = urem i10 %i_index_1_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo15"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:217  %arrayNo16 = urem i10 %i_index_1_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo16"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:244  %arrayNo17 = urem i10 %i_index_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo17"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:249  %newIndex19 = sext i9 %tmp_56 to i10

]]></Node>
<StgValue><ssdm name="newIndex19"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:250  %newIndex34 = zext i10 %newIndex19 to i64

]]></Node>
<StgValue><ssdm name="newIndex34"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:251  %input_0_V_addr_6 = getelementptr [160 x i14]* %input_0_V, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="input_0_V_addr_6"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:252  %input_0_V_load_6 = load i14* %input_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_6"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:253  %input_1_V_addr_6 = getelementptr [160 x i14]* %input_1_V, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="input_1_V_addr_6"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:254  %input_1_V_load_6 = load i14* %input_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_6"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:255  %input_2_V_addr_6 = getelementptr [160 x i14]* %input_2_V, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="input_2_V_addr_6"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:256  %input_2_V_load_6 = load i14* %input_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_6"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:257  %input_3_V_addr_6 = getelementptr [160 x i14]* %input_3_V, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="input_3_V_addr_6"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:258  %input_3_V_load_6 = load i14* %input_3_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_6"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:259  %input_4_V_addr_6 = getelementptr [160 x i14]* %input_4_V, i64 0, i64 %newIndex34

]]></Node>
<StgValue><ssdm name="input_4_V_addr_6"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:260  %input_4_V_load_6 = load i14* %input_4_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_6"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:271  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:298  %arrayNo = urem i10 %i_index_2_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="283" st_id="15" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:78  %arrayNo11 = urem i10 %i_index, 5

]]></Node>
<StgValue><ssdm name="arrayNo11"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:80  %zext14_cast = zext i10 %i_index to i22

]]></Node>
<StgValue><ssdm name="zext14_cast"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:81  %mul13 = mul i22 1639, %zext14_cast

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:82  %tmp_50 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul13, i32 13, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:98  %w_conv23_load = load i12* %w_conv23_addr, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:108  %arrayNo12 = urem i10 %i_index_0_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo12"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:110  %zext15_cast = zext i10 %i_index_0_1 to i22

]]></Node>
<StgValue><ssdm name="zext15_cast"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:111  %mul14 = mul i22 1639, %zext15_cast

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:112  %tmp_51 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul14, i32 13, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:128  %w_conv23_load_1 = load i12* %w_conv23_addr_1, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_1"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:136  %arrayNo13 = urem i10 %i_index_0_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo13"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:138  %zext16_cast = zext i10 %i_index_0_2 to i22

]]></Node>
<StgValue><ssdm name="zext16_cast"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:139  %mul15 = mul i22 1639, %zext16_cast

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:140  %tmp_52 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul15, i32 13, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:161  %w_index_1 = add i15 1, %tmp_15

]]></Node>
<StgValue><ssdm name="w_index_1"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:162  %tmp_29_1 = zext i15 %w_index_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:163  %arrayNo14 = urem i10 %i_index_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo14"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:182  %w_conv23_addr_3 = getelementptr [18432 x i12]* @w_conv23, i64 0, i64 %tmp_29_1

]]></Node>
<StgValue><ssdm name="w_conv23_addr_3"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:183  %w_conv23_load_3 = load i12* %w_conv23_addr_3, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_3"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:190  %arrayNo15 = urem i10 %i_index_1_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo15"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:217  %arrayNo16 = urem i10 %i_index_1_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo16"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:244  %arrayNo17 = urem i10 %i_index_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo17"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:252  %input_0_V_load_6 = load i14* %input_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_6"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:254  %input_1_V_load_6 = load i14* %input_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_6"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:256  %input_2_V_load_6 = load i14* %input_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_6"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:258  %input_3_V_load_6 = load i14* %input_3_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_6"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:260  %input_4_V_load_6 = load i14* %input_4_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_6"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:271  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:298  %arrayNo = urem i10 %i_index_2_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="312" st_id="16" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:78  %arrayNo11 = urem i10 %i_index, 5

]]></Node>
<StgValue><ssdm name="arrayNo11"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:83  %newIndex22 = sext i9 %tmp_50 to i10

]]></Node>
<StgValue><ssdm name="newIndex22"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:84  %newIndex23 = zext i10 %newIndex22 to i64

]]></Node>
<StgValue><ssdm name="newIndex23"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:85  %input_0_V_addr = getelementptr [160 x i14]* %input_0_V, i64 0, i64 %newIndex23

]]></Node>
<StgValue><ssdm name="input_0_V_addr"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:86  %input_0_V_load = load i14* %input_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:87  %input_1_V_addr = getelementptr [160 x i14]* %input_1_V, i64 0, i64 %newIndex23

]]></Node>
<StgValue><ssdm name="input_1_V_addr"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:88  %input_1_V_load = load i14* %input_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:89  %input_2_V_addr = getelementptr [160 x i14]* %input_2_V, i64 0, i64 %newIndex23

]]></Node>
<StgValue><ssdm name="input_2_V_addr"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:90  %input_2_V_load = load i14* %input_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:91  %input_3_V_addr = getelementptr [160 x i14]* %input_3_V, i64 0, i64 %newIndex23

]]></Node>
<StgValue><ssdm name="input_3_V_addr"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:92  %input_3_V_load = load i14* %input_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:93  %input_4_V_addr = getelementptr [160 x i14]* %input_4_V, i64 0, i64 %newIndex23

]]></Node>
<StgValue><ssdm name="input_4_V_addr"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:94  %input_4_V_load = load i14* %input_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:108  %arrayNo12 = urem i10 %i_index_0_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo12"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:113  %newIndex24 = sext i9 %tmp_51 to i10

]]></Node>
<StgValue><ssdm name="newIndex24"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:114  %newIndex25 = zext i10 %newIndex24 to i64

]]></Node>
<StgValue><ssdm name="newIndex25"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:115  %input_0_V_addr_1 = getelementptr [160 x i14]* %input_0_V, i64 0, i64 %newIndex25

]]></Node>
<StgValue><ssdm name="input_0_V_addr_1"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:116  %input_0_V_load_1 = load i14* %input_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_1"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:117  %input_1_V_addr_1 = getelementptr [160 x i14]* %input_1_V, i64 0, i64 %newIndex25

]]></Node>
<StgValue><ssdm name="input_1_V_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:118  %input_1_V_load_1 = load i14* %input_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_1"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:119  %input_2_V_addr_1 = getelementptr [160 x i14]* %input_2_V, i64 0, i64 %newIndex25

]]></Node>
<StgValue><ssdm name="input_2_V_addr_1"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:120  %input_2_V_load_1 = load i14* %input_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_1"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:121  %input_3_V_addr_1 = getelementptr [160 x i14]* %input_3_V, i64 0, i64 %newIndex25

]]></Node>
<StgValue><ssdm name="input_3_V_addr_1"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:122  %input_3_V_load_1 = load i14* %input_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_1"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:123  %input_4_V_addr_1 = getelementptr [160 x i14]* %input_4_V, i64 0, i64 %newIndex25

]]></Node>
<StgValue><ssdm name="input_4_V_addr_1"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:124  %input_4_V_load_1 = load i14* %input_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_1"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:136  %arrayNo13 = urem i10 %i_index_0_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo13"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:163  %arrayNo14 = urem i10 %i_index_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo14"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:183  %w_conv23_load_3 = load i12* %w_conv23_addr_3, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_3"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:188  %w_index_1_1 = add i15 4, %tmp_15

]]></Node>
<StgValue><ssdm name="w_index_1_1"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:189  %tmp_29_1_1 = zext i15 %w_index_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_1_1"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:190  %arrayNo15 = urem i10 %i_index_1_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo15"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:192  %zext18_cast = zext i10 %i_index_1_1 to i22

]]></Node>
<StgValue><ssdm name="zext18_cast"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:193  %mul17 = mul i22 1639, %zext18_cast

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:194  %tmp_54 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul17, i32 13, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:209  %w_conv23_addr_4 = getelementptr [18432 x i12]* @w_conv23, i64 0, i64 %tmp_29_1_1

]]></Node>
<StgValue><ssdm name="w_conv23_addr_4"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:210  %w_conv23_load_4 = load i12* %w_conv23_addr_4, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_4"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:215  %w_index_1_2 = add i15 7, %tmp_15

]]></Node>
<StgValue><ssdm name="w_index_1_2"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:216  %tmp_29_1_2 = zext i15 %w_index_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_1_2"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:217  %arrayNo16 = urem i10 %i_index_1_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo16"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:219  %zext19_cast = zext i10 %i_index_1_2 to i22

]]></Node>
<StgValue><ssdm name="zext19_cast"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:220  %mul18 = mul i22 1639, %zext19_cast

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:221  %tmp_55 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul18, i32 13, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:236  %w_conv23_addr_5 = getelementptr [18432 x i12]* @w_conv23, i64 0, i64 %tmp_29_1_2

]]></Node>
<StgValue><ssdm name="w_conv23_addr_5"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:237  %w_conv23_load_5 = load i12* %w_conv23_addr_5, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_5"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:244  %arrayNo17 = urem i10 %i_index_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo17"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:271  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:273  %zext21_cast = zext i10 %i_index_2_1 to i22

]]></Node>
<StgValue><ssdm name="zext21_cast"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:274  %mul20 = mul i22 1639, %zext21_cast

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:275  %tmp_57 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul20, i32 13, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:298  %arrayNo = urem i10 %i_index_2_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="363" st_id="17" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:78  %arrayNo11 = urem i10 %i_index, 5

]]></Node>
<StgValue><ssdm name="arrayNo11"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:79  %arrayNo12_cast = zext i10 %arrayNo11 to i32

]]></Node>
<StgValue><ssdm name="arrayNo12_cast"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:86  %input_0_V_load = load i14* %input_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:88  %input_1_V_load = load i14* %input_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:90  %input_2_V_load = load i14* %input_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:92  %input_3_V_load = load i14* %input_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:94  %input_4_V_load = load i14* %input_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:95  %tmp_21 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_0_V_load, i14 %input_1_V_load, i14 %input_2_V_load, i14 %input_3_V_load, i14 %input_4_V_load, i32 %arrayNo12_cast)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:108  %arrayNo12 = urem i10 %i_index_0_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo12"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:116  %input_0_V_load_1 = load i14* %input_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_1"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:118  %input_1_V_load_1 = load i14* %input_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_1"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:120  %input_2_V_load_1 = load i14* %input_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_1"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:122  %input_3_V_load_1 = load i14* %input_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_1"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:124  %input_4_V_load_1 = load i14* %input_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_1"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:136  %arrayNo13 = urem i10 %i_index_0_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo13"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:141  %newIndex26 = sext i9 %tmp_52 to i10

]]></Node>
<StgValue><ssdm name="newIndex26"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:142  %newIndex28 = zext i10 %newIndex26 to i64

]]></Node>
<StgValue><ssdm name="newIndex28"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:143  %input_0_V_addr_2 = getelementptr [160 x i14]* %input_0_V, i64 0, i64 %newIndex28

]]></Node>
<StgValue><ssdm name="input_0_V_addr_2"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:144  %input_0_V_load_2 = load i14* %input_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_2"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:145  %input_1_V_addr_2 = getelementptr [160 x i14]* %input_1_V, i64 0, i64 %newIndex28

]]></Node>
<StgValue><ssdm name="input_1_V_addr_2"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:146  %input_1_V_load_2 = load i14* %input_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_2"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:147  %input_2_V_addr_2 = getelementptr [160 x i14]* %input_2_V, i64 0, i64 %newIndex28

]]></Node>
<StgValue><ssdm name="input_2_V_addr_2"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:148  %input_2_V_load_2 = load i14* %input_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_2"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:149  %input_3_V_addr_2 = getelementptr [160 x i14]* %input_3_V, i64 0, i64 %newIndex28

]]></Node>
<StgValue><ssdm name="input_3_V_addr_2"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:150  %input_3_V_load_2 = load i14* %input_3_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_2"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:151  %input_4_V_addr_2 = getelementptr [160 x i14]* %input_4_V, i64 0, i64 %newIndex28

]]></Node>
<StgValue><ssdm name="input_4_V_addr_2"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:152  %input_4_V_load_2 = load i14* %input_4_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_2"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:163  %arrayNo14 = urem i10 %i_index_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo14"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:164  %arrayNo15_cast = zext i10 %arrayNo14 to i32

]]></Node>
<StgValue><ssdm name="arrayNo15_cast"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:180  %tmp_26 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_0_V_load_3, i14 %input_1_V_load_3, i14 %input_2_V_load_3, i14 %input_3_V_load_3, i14 %input_4_V_load_3, i32 %arrayNo15_cast)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:190  %arrayNo15 = urem i10 %i_index_1_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo15"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:210  %w_conv23_load_4 = load i12* %w_conv23_addr_4, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_4"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:217  %arrayNo16 = urem i10 %i_index_1_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo16"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:237  %w_conv23_load_5 = load i12* %w_conv23_addr_5, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_5"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:242  %w_index_2 = add i15 2, %tmp_15

]]></Node>
<StgValue><ssdm name="w_index_2"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:243  %tmp_29_2 = zext i15 %w_index_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:244  %arrayNo17 = urem i10 %i_index_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo17"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:263  %w_conv23_addr_6 = getelementptr [18432 x i12]* @w_conv23, i64 0, i64 %tmp_29_2

]]></Node>
<StgValue><ssdm name="w_conv23_addr_6"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:264  %w_conv23_load_6 = load i12* %w_conv23_addr_6, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_6"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:269  %w_index_2_1 = add i15 5, %tmp_15

]]></Node>
<StgValue><ssdm name="w_index_2_1"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:270  %tmp_29_2_1 = zext i15 %w_index_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_2_1"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:271  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:290  %w_conv23_addr_7 = getelementptr [18432 x i12]* @w_conv23, i64 0, i64 %tmp_29_2_1

]]></Node>
<StgValue><ssdm name="w_conv23_addr_7"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:291  %w_conv23_load_7 = load i12* %w_conv23_addr_7, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_7"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:298  %arrayNo = urem i10 %i_index_2_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="22" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:300  %zext_cast = zext i10 %i_index_2_2 to i22

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader79.loopexit:301  %mul = mul i22 1639, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:302  %tmp_58 = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul, i32 13, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="411" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:96  %OP1_V_cast = sext i14 %tmp_21 to i26

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:99  %OP2_V_cast = sext i12 %w_conv23_load to i26

]]></Node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:100  %p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:101  %p_Val2_5 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_s, i32 12, i32 25)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:108  %arrayNo12 = urem i10 %i_index_0_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo12"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:109  %arrayNo13_cast = zext i10 %arrayNo12 to i32

]]></Node>
<StgValue><ssdm name="arrayNo13_cast"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:125  %tmp_23 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_0_V_load_1, i14 %input_1_V_load_1, i14 %input_2_V_load_1, i14 %input_3_V_load_1, i14 %input_4_V_load_1, i32 %arrayNo13_cast)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:136  %arrayNo13 = urem i10 %i_index_0_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo13"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:144  %input_0_V_load_2 = load i14* %input_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_2"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:146  %input_1_V_load_2 = load i14* %input_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_2"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:148  %input_2_V_load_2 = load i14* %input_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_2"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:150  %input_3_V_load_2 = load i14* %input_3_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_2"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:152  %input_4_V_load_2 = load i14* %input_4_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_2"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:181  %OP1_V_1_cast = sext i14 %tmp_26 to i26

]]></Node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:184  %OP2_V_1_cast = sext i12 %w_conv23_load_3 to i26

]]></Node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:185  %p_Val2_3_1 = mul i26 %OP1_V_1_cast, %OP2_V_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_1"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:186  %p_Val2_5_1 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_1, i32 12, i32 25)

]]></Node>
<StgValue><ssdm name="p_Val2_5_1"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:190  %arrayNo15 = urem i10 %i_index_1_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo15"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:195  %newIndex31 = sext i9 %tmp_54 to i10

]]></Node>
<StgValue><ssdm name="newIndex31"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:196  %newIndex32 = zext i10 %newIndex31 to i64

]]></Node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:197  %input_0_V_addr_4 = getelementptr [160 x i14]* %input_0_V, i64 0, i64 %newIndex32

]]></Node>
<StgValue><ssdm name="input_0_V_addr_4"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:198  %input_0_V_load_4 = load i14* %input_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_4"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:199  %input_1_V_addr_4 = getelementptr [160 x i14]* %input_1_V, i64 0, i64 %newIndex32

]]></Node>
<StgValue><ssdm name="input_1_V_addr_4"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:200  %input_1_V_load_4 = load i14* %input_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_4"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:201  %input_2_V_addr_4 = getelementptr [160 x i14]* %input_2_V, i64 0, i64 %newIndex32

]]></Node>
<StgValue><ssdm name="input_2_V_addr_4"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:202  %input_2_V_load_4 = load i14* %input_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_4"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:203  %input_3_V_addr_4 = getelementptr [160 x i14]* %input_3_V, i64 0, i64 %newIndex32

]]></Node>
<StgValue><ssdm name="input_3_V_addr_4"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:204  %input_3_V_load_4 = load i14* %input_3_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_4"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:205  %input_4_V_addr_4 = getelementptr [160 x i14]* %input_4_V, i64 0, i64 %newIndex32

]]></Node>
<StgValue><ssdm name="input_4_V_addr_4"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:206  %input_4_V_load_4 = load i14* %input_4_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_4"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:217  %arrayNo16 = urem i10 %i_index_1_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo16"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:222  %newIndex27 = sext i9 %tmp_55 to i10

]]></Node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:223  %newIndex33 = zext i10 %newIndex27 to i64

]]></Node>
<StgValue><ssdm name="newIndex33"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:224  %input_0_V_addr_5 = getelementptr [160 x i14]* %input_0_V, i64 0, i64 %newIndex33

]]></Node>
<StgValue><ssdm name="input_0_V_addr_5"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:225  %input_0_V_load_5 = load i14* %input_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_5"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:226  %input_1_V_addr_5 = getelementptr [160 x i14]* %input_1_V, i64 0, i64 %newIndex33

]]></Node>
<StgValue><ssdm name="input_1_V_addr_5"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:227  %input_1_V_load_5 = load i14* %input_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_5"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:228  %input_2_V_addr_5 = getelementptr [160 x i14]* %input_2_V, i64 0, i64 %newIndex33

]]></Node>
<StgValue><ssdm name="input_2_V_addr_5"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:229  %input_2_V_load_5 = load i14* %input_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_5"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:230  %input_3_V_addr_5 = getelementptr [160 x i14]* %input_3_V, i64 0, i64 %newIndex33

]]></Node>
<StgValue><ssdm name="input_3_V_addr_5"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:231  %input_3_V_load_5 = load i14* %input_3_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_5"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:232  %input_4_V_addr_5 = getelementptr [160 x i14]* %input_4_V, i64 0, i64 %newIndex33

]]></Node>
<StgValue><ssdm name="input_4_V_addr_5"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:233  %input_4_V_load_5 = load i14* %input_4_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_5"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:244  %arrayNo17 = urem i10 %i_index_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo17"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:245  %arrayNo18_cast = zext i10 %arrayNo17 to i32

]]></Node>
<StgValue><ssdm name="arrayNo18_cast"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:261  %tmp_29 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_0_V_load_6, i14 %input_1_V_load_6, i14 %input_2_V_load_6, i14 %input_3_V_load_6, i14 %input_4_V_load_6, i32 %arrayNo18_cast)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:264  %w_conv23_load_6 = load i12* %w_conv23_addr_6, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_6"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:271  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:291  %w_conv23_load_7 = load i12* %w_conv23_addr_7, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_7"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:296  %w_index_2_2 = add i15 8, %tmp_15

]]></Node>
<StgValue><ssdm name="w_index_2_2"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:297  %tmp_29_2_2 = zext i15 %w_index_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_2_2"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:298  %arrayNo = urem i10 %i_index_2_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:317  %w_conv23_addr_8 = getelementptr [18432 x i12]* @w_conv23, i64 0, i64 %tmp_29_2_2

]]></Node>
<StgValue><ssdm name="w_conv23_addr_8"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:318  %w_conv23_load_8 = load i12* %w_conv23_addr_8, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="465" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:126  %OP1_V_0_1_cast = sext i14 %tmp_23 to i26

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_cast"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:129  %OP2_V_0_1_cast = sext i12 %w_conv23_load_1 to i26

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_cast"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:130  %p_Val2_3_0_1 = mul i26 %OP1_V_0_1_cast, %OP2_V_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_0_1"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:131  %p_Val2_5_0_1 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_0_1, i32 12, i32 25)

]]></Node>
<StgValue><ssdm name="p_Val2_5_0_1"/></StgValue>
</operation>

<operation id="469" st_id="19" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:136  %arrayNo13 = urem i10 %i_index_0_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo13"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:137  %arrayNo14_cast = zext i10 %arrayNo13 to i32

]]></Node>
<StgValue><ssdm name="arrayNo14_cast"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:153  %tmp_24 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_0_V_load_2, i14 %input_1_V_load_2, i14 %input_2_V_load_2, i14 %input_3_V_load_2, i14 %input_4_V_load_2, i32 %arrayNo14_cast)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="472" st_id="19" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:190  %arrayNo15 = urem i10 %i_index_1_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo15"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:191  %arrayNo16_cast = zext i10 %arrayNo15 to i32

]]></Node>
<StgValue><ssdm name="arrayNo16_cast"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:198  %input_0_V_load_4 = load i14* %input_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_4"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:200  %input_1_V_load_4 = load i14* %input_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_4"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:202  %input_2_V_load_4 = load i14* %input_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_4"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:204  %input_3_V_load_4 = load i14* %input_3_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_4"/></StgValue>
</operation>

<operation id="478" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:206  %input_4_V_load_4 = load i14* %input_4_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_4"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:207  %tmp_27 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_0_V_load_4, i14 %input_1_V_load_4, i14 %input_2_V_load_4, i14 %input_3_V_load_4, i14 %input_4_V_load_4, i32 %arrayNo16_cast)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="480" st_id="19" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:217  %arrayNo16 = urem i10 %i_index_1_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo16"/></StgValue>
</operation>

<operation id="481" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:225  %input_0_V_load_5 = load i14* %input_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_5"/></StgValue>
</operation>

<operation id="482" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:227  %input_1_V_load_5 = load i14* %input_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_5"/></StgValue>
</operation>

<operation id="483" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:229  %input_2_V_load_5 = load i14* %input_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_5"/></StgValue>
</operation>

<operation id="484" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:231  %input_3_V_load_5 = load i14* %input_3_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_5"/></StgValue>
</operation>

<operation id="485" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:233  %input_4_V_load_5 = load i14* %input_4_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_5"/></StgValue>
</operation>

<operation id="486" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:262  %OP1_V_2_cast = sext i14 %tmp_29 to i26

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="487" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:265  %OP2_V_2_cast = sext i12 %w_conv23_load_6 to i26

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="488" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:266  %p_Val2_3_2 = mul i26 %OP1_V_2_cast, %OP2_V_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_2"/></StgValue>
</operation>

<operation id="489" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:267  %p_Val2_5_2 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_2, i32 12, i32 25)

]]></Node>
<StgValue><ssdm name="p_Val2_5_2"/></StgValue>
</operation>

<operation id="490" st_id="19" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:271  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="491" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:276  %newIndex11 = sext i9 %tmp_57 to i10

]]></Node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="492" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:277  %newIndex35 = zext i10 %newIndex11 to i64

]]></Node>
<StgValue><ssdm name="newIndex35"/></StgValue>
</operation>

<operation id="493" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:278  %input_0_V_addr_7 = getelementptr [160 x i14]* %input_0_V, i64 0, i64 %newIndex35

]]></Node>
<StgValue><ssdm name="input_0_V_addr_7"/></StgValue>
</operation>

<operation id="494" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:279  %input_0_V_load_7 = load i14* %input_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_7"/></StgValue>
</operation>

<operation id="495" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:280  %input_1_V_addr_7 = getelementptr [160 x i14]* %input_1_V, i64 0, i64 %newIndex35

]]></Node>
<StgValue><ssdm name="input_1_V_addr_7"/></StgValue>
</operation>

<operation id="496" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:281  %input_1_V_load_7 = load i14* %input_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_7"/></StgValue>
</operation>

<operation id="497" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:282  %input_2_V_addr_7 = getelementptr [160 x i14]* %input_2_V, i64 0, i64 %newIndex35

]]></Node>
<StgValue><ssdm name="input_2_V_addr_7"/></StgValue>
</operation>

<operation id="498" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:283  %input_2_V_load_7 = load i14* %input_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_7"/></StgValue>
</operation>

<operation id="499" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:284  %input_3_V_addr_7 = getelementptr [160 x i14]* %input_3_V, i64 0, i64 %newIndex35

]]></Node>
<StgValue><ssdm name="input_3_V_addr_7"/></StgValue>
</operation>

<operation id="500" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:285  %input_3_V_load_7 = load i14* %input_3_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_7"/></StgValue>
</operation>

<operation id="501" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:286  %input_4_V_addr_7 = getelementptr [160 x i14]* %input_4_V, i64 0, i64 %newIndex35

]]></Node>
<StgValue><ssdm name="input_4_V_addr_7"/></StgValue>
</operation>

<operation id="502" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:287  %input_4_V_load_7 = load i14* %input_4_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_7"/></StgValue>
</operation>

<operation id="503" st_id="19" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:298  %arrayNo = urem i10 %i_index_2_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="504" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:318  %w_conv23_load_8 = load i12* %w_conv23_addr_8, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="505" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.loopexit:134  %w_index_0_2 = add i15 6, %tmp_15

]]></Node>
<StgValue><ssdm name="w_index_0_2"/></StgValue>
</operation>

<operation id="506" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:135  %tmp_29_0_2 = zext i15 %w_index_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_0_2"/></StgValue>
</operation>

<operation id="507" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:155  %w_conv23_addr_2 = getelementptr [18432 x i12]* @w_conv23, i64 0, i64 %tmp_29_0_2

]]></Node>
<StgValue><ssdm name="w_conv23_addr_2"/></StgValue>
</operation>

<operation id="508" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:156  %w_conv23_load_2 = load i12* %w_conv23_addr_2, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_2"/></StgValue>
</operation>

<operation id="509" st_id="20" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:217  %arrayNo16 = urem i10 %i_index_1_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo16"/></StgValue>
</operation>

<operation id="510" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:218  %arrayNo17_cast = zext i10 %arrayNo16 to i32

]]></Node>
<StgValue><ssdm name="arrayNo17_cast"/></StgValue>
</operation>

<operation id="511" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:234  %tmp_28 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_0_V_load_5, i14 %input_1_V_load_5, i14 %input_2_V_load_5, i14 %input_3_V_load_5, i14 %input_4_V_load_5, i32 %arrayNo17_cast)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:271  %arrayNo10 = urem i10 %i_index_2_1, 5

]]></Node>
<StgValue><ssdm name="arrayNo10"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:272  %arrayNo10_cast = zext i10 %arrayNo10 to i32

]]></Node>
<StgValue><ssdm name="arrayNo10_cast"/></StgValue>
</operation>

<operation id="514" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:279  %input_0_V_load_7 = load i14* %input_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_7"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:281  %input_1_V_load_7 = load i14* %input_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_7"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:283  %input_2_V_load_7 = load i14* %input_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_7"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:285  %input_3_V_load_7 = load i14* %input_3_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_7"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:287  %input_4_V_load_7 = load i14* %input_4_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_7"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:288  %tmp_30 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_0_V_load_7, i14 %input_1_V_load_7, i14 %input_2_V_load_7, i14 %input_3_V_load_7, i14 %input_4_V_load_7, i32 %arrayNo10_cast)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:298  %arrayNo = urem i10 %i_index_2_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="9">
<![CDATA[
.preheader79.loopexit:303  %newIndex = sext i9 %tmp_58 to i10

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:304  %newIndex5 = zext i10 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:305  %input_0_V_addr_8 = getelementptr [160 x i14]* %input_0_V, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="input_0_V_addr_8"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:306  %input_0_V_load_8 = load i14* %input_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_8"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:307  %input_1_V_addr_8 = getelementptr [160 x i14]* %input_1_V, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="input_1_V_addr_8"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:308  %input_1_V_load_8 = load i14* %input_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_8"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:309  %input_2_V_addr_8 = getelementptr [160 x i14]* %input_2_V, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="input_2_V_addr_8"/></StgValue>
</operation>

<operation id="528" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:310  %input_2_V_load_8 = load i14* %input_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_8"/></StgValue>
</operation>

<operation id="529" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:311  %input_3_V_addr_8 = getelementptr [160 x i14]* %input_3_V, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="input_3_V_addr_8"/></StgValue>
</operation>

<operation id="530" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:312  %input_3_V_load_8 = load i14* %input_3_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_8"/></StgValue>
</operation>

<operation id="531" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader79.loopexit:313  %input_4_V_addr_8 = getelementptr [160 x i14]* %input_4_V, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="input_4_V_addr_8"/></StgValue>
</operation>

<operation id="532" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:314  %input_4_V_load_8 = load i14* %input_4_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="533" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:103  %output_V_load = load i14* %output_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="15">
<![CDATA[
.preheader79.loopexit:156  %w_conv23_load_2 = load i12* %w_conv23_addr_2, align 2

]]></Node>
<StgValue><ssdm name="w_conv23_load_2"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:298  %arrayNo = urem i10 %i_index_2_2, 5

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:299  %arrayNo_cast = zext i10 %arrayNo to i32

]]></Node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:306  %input_0_V_load_8 = load i14* %input_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_8"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:308  %input_1_V_load_8 = load i14* %input_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_8"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:310  %input_2_V_load_8 = load i14* %input_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_8"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:312  %input_3_V_load_8 = load i14* %input_3_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_8"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="8">
<![CDATA[
.preheader79.loopexit:314  %input_4_V_load_8 = load i14* %input_4_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_8"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="32">
<![CDATA[
.preheader79.loopexit:315  %tmp_31 = call i14 @_ssdm_op_Mux.ap_auto.5i14.i32(i14 %input_0_V_load_8, i14 %input_1_V_load_8, i14 %input_2_V_load_8, i14 %input_3_V_load_8, i14 %input_4_V_load_8, i32 %arrayNo_cast)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="543" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="10">
<![CDATA[
.preheader79.loopexit:103  %output_V_load = load i14* %output_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="544" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:154  %OP1_V_0_2_cast = sext i14 %tmp_24 to i26

]]></Node>
<StgValue><ssdm name="OP1_V_0_2_cast"/></StgValue>
</operation>

<operation id="545" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:157  %OP2_V_0_2_cast = sext i12 %w_conv23_load_2 to i26

]]></Node>
<StgValue><ssdm name="OP2_V_0_2_cast"/></StgValue>
</operation>

<operation id="546" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:158  %p_Val2_3_0_2 = mul i26 %OP1_V_0_2_cast, %OP2_V_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_0_2"/></StgValue>
</operation>

<operation id="547" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:159  %p_Val2_5_0_2 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_0_2, i32 12, i32 25)

]]></Node>
<StgValue><ssdm name="p_Val2_5_0_2"/></StgValue>
</operation>

<operation id="548" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:208  %OP1_V_1_1_cast = sext i14 %tmp_27 to i26

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_cast"/></StgValue>
</operation>

<operation id="549" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:211  %OP2_V_1_1_cast = sext i12 %w_conv23_load_4 to i26

]]></Node>
<StgValue><ssdm name="OP2_V_1_1_cast"/></StgValue>
</operation>

<operation id="550" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:212  %p_Val2_3_1_1 = mul i26 %OP1_V_1_1_cast, %OP2_V_1_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_1_1"/></StgValue>
</operation>

<operation id="551" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:213  %p_Val2_5_1_1 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_1_1, i32 12, i32 25)

]]></Node>
<StgValue><ssdm name="p_Val2_5_1_1"/></StgValue>
</operation>

<operation id="552" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:235  %OP1_V_1_2_cast = sext i14 %tmp_28 to i26

]]></Node>
<StgValue><ssdm name="OP1_V_1_2_cast"/></StgValue>
</operation>

<operation id="553" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:238  %OP2_V_1_2_cast = sext i12 %w_conv23_load_5 to i26

]]></Node>
<StgValue><ssdm name="OP2_V_1_2_cast"/></StgValue>
</operation>

<operation id="554" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:239  %p_Val2_3_1_2 = mul i26 %OP1_V_1_2_cast, %OP2_V_1_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_1_2"/></StgValue>
</operation>

<operation id="555" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:240  %p_Val2_5_1_2 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_1_2, i32 12, i32 25)

]]></Node>
<StgValue><ssdm name="p_Val2_5_1_2"/></StgValue>
</operation>

<operation id="556" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:322  %tmp7 = add i14 %p_Val2_5, %output_V_load

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="557" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:289  %OP1_V_2_1_cast = sext i14 %tmp_30 to i26

]]></Node>
<StgValue><ssdm name="OP1_V_2_1_cast"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:292  %OP2_V_2_1_cast = sext i12 %w_conv23_load_7 to i26

]]></Node>
<StgValue><ssdm name="OP2_V_2_1_cast"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:293  %p_Val2_3_2_1 = mul i26 %OP1_V_2_1_cast, %OP2_V_2_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_2_1"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:294  %p_Val2_5_2_1 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_2_1, i32 12, i32 25)

]]></Node>
<StgValue><ssdm name="p_Val2_5_2_1"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="26" op_0_bw="14">
<![CDATA[
.preheader79.loopexit:316  %OP1_V_2_2_cast = sext i14 %tmp_31 to i26

]]></Node>
<StgValue><ssdm name="OP1_V_2_2_cast"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="26" op_0_bw="12">
<![CDATA[
.preheader79.loopexit:319  %OP2_V_2_2_cast = sext i12 %w_conv23_load_8 to i26

]]></Node>
<StgValue><ssdm name="OP2_V_2_2_cast"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader79.loopexit:320  %p_Val2_3_2_2 = mul i26 %OP1_V_2_2_cast, %OP2_V_2_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3_2_2"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="14" op_0_bw="14" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader79.loopexit:321  %p_Val2_5_2_2 = call i14 @_ssdm_op_PartSelect.i14.i26.i32.i32(i26 %p_Val2_3_2_2, i32 12, i32 25)

]]></Node>
<StgValue><ssdm name="p_Val2_5_2_2"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:323  %tmp9 = add i14 %p_Val2_5_1, %p_Val2_5_0_2

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:324  %tmp8 = add i14 %p_Val2_5_0_1, %tmp9

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:325  %tmp6 = add i14 %tmp7, %tmp8

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:326  %tmp11 = add i14 %p_Val2_5_1_2, %p_Val2_5_1_1

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="569" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:327  %tmp13 = add i14 %p_Val2_5_2_2, %p_Val2_5_2_1

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:328  %tmp12 = add i14 %p_Val2_5_2, %tmp13

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:329  %tmp10 = add i14 %tmp11, %tmp12

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="572" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader79.loopexit:330  %p_Val2_6_2_2 = add i14 %tmp6, %tmp10

]]></Node>
<StgValue><ssdm name="p_Val2_6_2_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="573" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader79.loopexit:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_Ln_Lm_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader79.loopexit:22  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_Ln_Lm_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader79.loopexit:41  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @Ln_Lm_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader79.loopexit:59  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader79.loopexit:60  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="578" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader79.loopexit:61  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
.preheader79.loopexit:331  store i14 %p_Val2_6_2_2, i14* %output_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader79.loopexit:332  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str5, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="581" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
.preheader79.loopexit:338  br label %.preheader79.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="582" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
.preheader76.preheader:0  br label %.preheader76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="583" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader76:0  %n1 = phi i7 [ %n_1, %.preheader76.loopexit ], [ 0, %.preheader76.preheader ]

]]></Node>
<StgValue><ssdm name="n1"/></StgValue>
</operation>

<operation id="584" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="7">
<![CDATA[
.preheader76:1  %n1_cast = zext i7 %n1 to i10

]]></Node>
<StgValue><ssdm name="n1_cast"/></StgValue>
</operation>

<operation id="585" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader76:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="586" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader76:3  %exitcond8 = icmp eq i7 %n1, -64

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="587" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader76:4  %n_1 = add i7 %n1, 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="588" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader76:5  br i1 %exitcond8, label %4, label %.preheader75.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="6" op_0_bw="7">
<![CDATA[
.preheader75.preheader:0  %tmp_59 = trunc i7 %n1 to i6

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="590" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader75.preheader:1  %p_shl5 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_59, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="9">
<![CDATA[
.preheader75.preheader:2  %p_shl5_cast = zext i9 %p_shl5 to i10

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="7">
<![CDATA[
.preheader75.preheader:3  %tmp_6 = zext i7 %n1 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader75.preheader:4  %b_conv24_addr = getelementptr [64 x i9]* @b_conv24, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="b_conv24_addr"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="6">
<![CDATA[
.preheader75.preheader:5  %p_Val2_3 = load i9* %b_conv24_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader75.preheader:7  %tmp14 = add i10 %p_shl5_cast, %n1_cast

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="597" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="6">
<![CDATA[
.preheader75.preheader:5  %p_Val2_3 = load i9* %b_conv24_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="598" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="14" op_0_bw="9">
<![CDATA[
.preheader75.preheader:6  %p_Val2_3_cast = zext i9 %p_Val2_3 to i14

]]></Node>
<StgValue><ssdm name="p_Val2_3_cast"/></StgValue>
</operation>

<operation id="599" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="10">
<![CDATA[
.preheader75.preheader:8  %tmp14_cast = zext i10 %tmp14 to i11

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="600" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="13" op_0_bw="9">
<![CDATA[
.preheader75.preheader:9  %tmp_19 = zext i9 %p_Val2_3 to i13

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="601" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
.preheader75.preheader:10  br label %.preheader75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="602" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader75:0  %x2 = phi i2 [ 0, %.preheader75.preheader ], [ %x_3, %.preheader75.loopexit ]

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="603" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="2">
<![CDATA[
.preheader75:1  %x2_cast = zext i2 %x2 to i5

]]></Node>
<StgValue><ssdm name="x2_cast"/></StgValue>
</operation>

<operation id="604" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader75:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="605" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader75:3  %exitcond7 = icmp eq i2 %x2, -1

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="606" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader75:4  %x_3 = add i2 %x2, 1

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="607" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader75:5  br i1 %exitcond7, label %.preheader76.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
.preheader76.loopexit:0  br label %.preheader76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="610" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %y3 = phi i2 [ %y_3, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y3"/></StgValue>
</operation>

<operation id="611" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="5" op_0_bw="2">
<![CDATA[
.preheader:1  %y3_cast = zext i2 %y3 to i5

]]></Node>
<StgValue><ssdm name="y3_cast"/></StgValue>
</operation>

<operation id="612" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %exitcond = icmp eq i2 %y3, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="613" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="614" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %y_3 = add i2 %y3, 1

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="615" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.preheader75.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  %p_shl6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %y3, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="617" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="4">
<![CDATA[
:1  %p_shl6_cast = zext i4 %p_shl6 to i5

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="618" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %tmp_17 = sub i5 %p_shl6_cast, %y3_cast

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="619" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %tmp15 = add i5 %tmp_17, %x2_cast

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="620" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="5">
<![CDATA[
:4  %tmp15_cast = sext i5 %tmp15 to i11

]]></Node>
<StgValue><ssdm name="tmp15_cast"/></StgValue>
</operation>

<operation id="621" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %index = add i11 %tmp14_cast, %tmp15_cast

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="622" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="11">
<![CDATA[
:6  %index_cast = sext i11 %index to i32

]]></Node>
<StgValue><ssdm name="index_cast"/></StgValue>
</operation>

<operation id="623" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_18 = zext i32 %index_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="624" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %output_V_addr_4 = getelementptr [576 x i14]* %output_V, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="output_V_addr_4"/></StgValue>
</operation>

<operation id="625" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="14" op_0_bw="10">
<![CDATA[
:9  %p_Val2_s_37 = load i14* %output_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s_37"/></StgValue>
</operation>

<operation id="626" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
.preheader75.loopexit:0  br label %.preheader75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="627" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="14" op_0_bw="10">
<![CDATA[
:9  %p_Val2_s_37 = load i14* %output_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s_37"/></StgValue>
</operation>

<operation id="628" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="13" op_0_bw="14">
<![CDATA[
:10  %tmp_60 = trunc i14 %p_Val2_s_37 to i13

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="629" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:11  %p_Val2_2 = add i14 %p_Val2_3_cast, %p_Val2_s_37

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="630" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:12  %p_Val2_2_cast = add i13 %tmp_60, %tmp_19

]]></Node>
<StgValue><ssdm name="p_Val2_2_cast"/></StgValue>
</operation>

<operation id="631" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:13  %tmp_20 = icmp sgt i14 %p_Val2_2, 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="632" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:14  %p_Val2_2_s = select i1 %tmp_20, i13 %p_Val2_2_cast, i13 0

]]></Node>
<StgValue><ssdm name="p_Val2_2_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="633" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="14" op_0_bw="13">
<![CDATA[
:15  %p_Val2_2_cast_38 = zext i13 %p_Val2_2_s to i14

]]></Node>
<StgValue><ssdm name="p_Val2_2_cast_38"/></StgValue>
</operation>

<operation id="634" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
:16  store i14 %p_Val2_2_cast_38, i14* %output_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
