Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: gcd_placed.def
Notice 0: Design: gcd
Notice 0:     Created 54 pins.
Notice 0:     Created 571 components and 2554 component-terminals.
Notice 0:     Created 5 special nets and 1142 connections.
Notice 0:     Created 528 nets and 1412 connections.
Notice 0: Finished DEF file: gcd_placed.def
worst slack 1.33
Inserted 35 input buffers.
Inserted 18 output buffers.
Warning: max wire length less than 840u increases wire delays.
Resized 30 instances.
Found 35 endpoints with hold violations.
Inserted 101 hold buffers.
Startpoint: _888_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _880_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _888_/CK (DFF_X1)
   0.09    0.09 ^ _888_/Q (DFF_X1)
   0.02    0.11 ^ hold153/Z (BUF_X1)
   0.04    0.15 ^ _744_/Z (BUF_X1)
   0.05    0.20 ^ _478_/ZN (XNOR2_X2)
   0.05    0.24 ^ _479_/ZN (AND2_X1)
   0.05    0.29 ^ _480_/ZN (AND2_X1)
   0.02    0.32 v _615_/ZN (OAI21_X1)
   0.03    0.35 ^ _616_/ZN (NAND2_X1)
   0.04    0.38 ^ _651_/ZN (AND2_X1)
   0.01    0.40 v _655_/ZN (NOR3_X1)
   0.07    0.46 v _669_/ZN (OR3_X1)
   0.04    0.50 ^ _673_/ZN (AOI21_X1)
   0.01    0.51 v _680_/ZN (NOR2_X1)
   0.04    0.55 v _681_/ZN (XNOR2_X1)
   0.03    0.58 v _682_/ZN (AND2_X1)
   0.03    0.61 ^ _685_/ZN (OAI21_X1)
   0.02    0.63 v _686_/ZN (OAI21_X1)
   0.03    0.65 v hold67/Z (BUF_X1)
   0.02    0.68 v _814_/Z (BUF_X1)
   0.02    0.70 v hold66/Z (BUF_X1)
   0.00    0.70 v _880_/D (DFF_X1)
           0.70   data arrival time

   2.00    2.00   clock core_clock (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
           2.00 ^ _880_/CK (DFF_X1)
  -0.04    1.96   library setup time
           1.96   data required time
---------------------------------------------------------
           1.96   data required time
          -0.70   data arrival time
---------------------------------------------------------
           1.26   slack (MET)


max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_655_/ZN                                0.20    0.05    0.14 (MET)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_460_/Z                                 100     10     90 (MET)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_449_/ZN                               10.47    2.91    7.56 (MET)

worst slack 1.26
Driver    length delay
_759_/Z manhtn 105.4 steiner 105.4 0.00
_850_/Z manhtn 95.8 steiner 95.8 0.00
_786_/Z manhtn 80.4 steiner 80.4 0.00
_813_/Z manhtn 78.4 steiner 78.4 0.00
_847_/Z manhtn 77.7 steiner 77.7 0.00
_839_/Z manhtn 76.3 steiner 76.3 0.00
_551_/Z manhtn 73.6 steiner 73.6 0.00
_851_/Z manhtn 69.5 steiner 69.5 0.00
_725_/Z manhtn 67.2 steiner 67.2 0.00
_849_/Z manhtn 64.8 steiner 64.8 0.00
_860_/Z manhtn 64.5 steiner 64.5 0.00
Design area 807 u^2 13% utilization.
