<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › intel › igb › e1000_82575.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>e1000_82575.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>

<span class="cm">  Intel(R) Gigabit Ethernet Linux driver</span>
<span class="cm">  Copyright(c) 2007-2012 Intel Corporation.</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Contact Information:</span>
<span class="cm">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<span class="cm">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>

<span class="cm">*******************************************************************************/</span>

<span class="cp">#ifndef _E1000_82575_H_</span>
<span class="cp">#define _E1000_82575_H_</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">igb_shutdown_serdes_link_82575</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">igb_power_up_serdes_link_82575</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">igb_power_down_phy_copper_82575</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">igb_rx_fifo_flush_82575</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>

<span class="cp">#define ID_LED_DEFAULT_82575_SERDES ((ID_LED_DEF1_DEF2 &lt;&lt; 12) | \</span>
<span class="cp">                                     (ID_LED_DEF1_DEF2 &lt;&lt;  8) | \</span>
<span class="cp">                                     (ID_LED_DEF1_DEF2 &lt;&lt;  4) | \</span>
<span class="cp">                                     (ID_LED_OFF1_ON2))</span>

<span class="cp">#define E1000_RAR_ENTRIES_82575        16</span>
<span class="cp">#define E1000_RAR_ENTRIES_82576        24</span>
<span class="cp">#define E1000_RAR_ENTRIES_82580        24</span>
<span class="cp">#define E1000_RAR_ENTRIES_I350         32</span>

<span class="cp">#define E1000_SW_SYNCH_MB              0x00000100</span>
<span class="cp">#define E1000_STAT_DEV_RST_SET         0x00100000</span>
<span class="cp">#define E1000_CTRL_DEV_RST             0x20000000</span>

<span class="cm">/* SRRCTL bit definitions */</span>
<span class="cp">#define E1000_SRRCTL_BSIZEPKT_SHIFT                     10 </span><span class="cm">/* Shift _right_ */</span><span class="cp"></span>
<span class="cp">#define E1000_SRRCTL_BSIZEHDRSIZE_SHIFT                 2  </span><span class="cm">/* Shift _left_ */</span><span class="cp"></span>
<span class="cp">#define E1000_SRRCTL_DESCTYPE_ADV_ONEBUF                0x02000000</span>
<span class="cp">#define E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS          0x0A000000</span>
<span class="cp">#define E1000_SRRCTL_DROP_EN                            0x80000000</span>
<span class="cp">#define E1000_SRRCTL_TIMESTAMP                          0x40000000</span>


<span class="cp">#define E1000_MRQC_ENABLE_RSS_4Q            0x00000002</span>
<span class="cp">#define E1000_MRQC_ENABLE_VMDQ              0x00000003</span>
<span class="cp">#define E1000_MRQC_RSS_FIELD_IPV4_UDP       0x00400000</span>
<span class="cp">#define E1000_MRQC_ENABLE_VMDQ_RSS_2Q       0x00000005</span>
<span class="cp">#define E1000_MRQC_RSS_FIELD_IPV6_UDP       0x00800000</span>
<span class="cp">#define E1000_MRQC_RSS_FIELD_IPV6_UDP_EX    0x01000000</span>

<span class="cp">#define E1000_EICR_TX_QUEUE ( \</span>
<span class="cp">    E1000_EICR_TX_QUEUE0 |    \</span>
<span class="cp">    E1000_EICR_TX_QUEUE1 |    \</span>
<span class="cp">    E1000_EICR_TX_QUEUE2 |    \</span>
<span class="cp">    E1000_EICR_TX_QUEUE3)</span>

<span class="cp">#define E1000_EICR_RX_QUEUE ( \</span>
<span class="cp">    E1000_EICR_RX_QUEUE0 |    \</span>
<span class="cp">    E1000_EICR_RX_QUEUE1 |    \</span>
<span class="cp">    E1000_EICR_RX_QUEUE2 |    \</span>
<span class="cp">    E1000_EICR_RX_QUEUE3)</span>

<span class="cm">/* Immediate Interrupt Rx (A.K.A. Low Latency Interrupt) */</span>
<span class="cp">#define E1000_IMIREXT_SIZE_BP     0x00001000  </span><span class="cm">/* Packet size bypass */</span><span class="cp"></span>
<span class="cp">#define E1000_IMIREXT_CTRL_BP     0x00080000  </span><span class="cm">/* Bypass check of ctrl bits */</span><span class="cp"></span>

<span class="cm">/* Receive Descriptor - Advanced */</span>
<span class="k">union</span> <span class="n">e1000_adv_rx_desc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">__le64</span> <span class="n">pkt_addr</span><span class="p">;</span>             <span class="cm">/* Packet buffer address */</span>
		<span class="n">__le64</span> <span class="n">hdr_addr</span><span class="p">;</span>             <span class="cm">/* Header buffer address */</span>
	<span class="p">}</span> <span class="n">read</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="p">{</span>
				<span class="n">__le16</span> <span class="n">pkt_info</span><span class="p">;</span>   <span class="cm">/* RSS type, Packet type */</span>
				<span class="n">__le16</span> <span class="n">hdr_info</span><span class="p">;</span>   <span class="cm">/* Split Header,</span>
<span class="cm">						    * header buffer length */</span>
			<span class="p">}</span> <span class="n">lo_dword</span><span class="p">;</span>
			<span class="k">union</span> <span class="p">{</span>
				<span class="n">__le32</span> <span class="n">rss</span><span class="p">;</span>          <span class="cm">/* RSS Hash */</span>
				<span class="k">struct</span> <span class="p">{</span>
					<span class="n">__le16</span> <span class="n">ip_id</span><span class="p">;</span>    <span class="cm">/* IP id */</span>
					<span class="n">__le16</span> <span class="n">csum</span><span class="p">;</span>     <span class="cm">/* Packet Checksum */</span>
				<span class="p">}</span> <span class="n">csum_ip</span><span class="p">;</span>
			<span class="p">}</span> <span class="n">hi_dword</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">lower</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">__le32</span> <span class="n">status_error</span><span class="p">;</span>     <span class="cm">/* ext status/error */</span>
			<span class="n">__le16</span> <span class="n">length</span><span class="p">;</span>           <span class="cm">/* Packet length */</span>
			<span class="n">__le16</span> <span class="n">vlan</span><span class="p">;</span>             <span class="cm">/* VLAN tag */</span>
		<span class="p">}</span> <span class="n">upper</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">wb</span><span class="p">;</span>  <span class="cm">/* writeback */</span>
<span class="p">};</span>

<span class="cp">#define E1000_RXDADV_HDRBUFLEN_MASK      0x7FE0</span>
<span class="cp">#define E1000_RXDADV_HDRBUFLEN_SHIFT     5</span>
<span class="cp">#define E1000_RXDADV_STAT_TS             0x10000 </span><span class="cm">/* Pkt was time stamped */</span><span class="cp"></span>
<span class="cp">#define E1000_RXDADV_STAT_TSIP           0x08000 </span><span class="cm">/* timestamp in packet */</span><span class="cp"></span>

<span class="cm">/* Transmit Descriptor - Advanced */</span>
<span class="k">union</span> <span class="n">e1000_adv_tx_desc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">__le64</span> <span class="n">buffer_addr</span><span class="p">;</span>    <span class="cm">/* Address of descriptor&#39;s data buf */</span>
		<span class="n">__le32</span> <span class="n">cmd_type_len</span><span class="p">;</span>
		<span class="n">__le32</span> <span class="n">olinfo_status</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">read</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">__le64</span> <span class="n">rsvd</span><span class="p">;</span>       <span class="cm">/* Reserved */</span>
		<span class="n">__le32</span> <span class="n">nxtseq_seed</span><span class="p">;</span>
		<span class="n">__le32</span> <span class="n">status</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">wb</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Adv Transmit Descriptor Config Masks */</span>
<span class="cp">#define E1000_ADVTXD_MAC_TSTAMP   0x00080000 </span><span class="cm">/* IEEE1588 Timestamp packet */</span><span class="cp"></span>
<span class="cp">#define E1000_ADVTXD_DTYP_CTXT    0x00200000 </span><span class="cm">/* Advanced Context Descriptor */</span><span class="cp"></span>
<span class="cp">#define E1000_ADVTXD_DTYP_DATA    0x00300000 </span><span class="cm">/* Advanced Data Descriptor */</span><span class="cp"></span>
<span class="cp">#define E1000_ADVTXD_DCMD_EOP     0x01000000 </span><span class="cm">/* End of Packet */</span><span class="cp"></span>
<span class="cp">#define E1000_ADVTXD_DCMD_IFCS    0x02000000 </span><span class="cm">/* Insert FCS (Ethernet CRC) */</span><span class="cp"></span>
<span class="cp">#define E1000_ADVTXD_DCMD_RS      0x08000000 </span><span class="cm">/* Report Status */</span><span class="cp"></span>
<span class="cp">#define E1000_ADVTXD_DCMD_DEXT    0x20000000 </span><span class="cm">/* Descriptor extension (1=Adv) */</span><span class="cp"></span>
<span class="cp">#define E1000_ADVTXD_DCMD_VLE     0x40000000 </span><span class="cm">/* VLAN pkt enable */</span><span class="cp"></span>
<span class="cp">#define E1000_ADVTXD_DCMD_TSE     0x80000000 </span><span class="cm">/* TCP Seg enable */</span><span class="cp"></span>
<span class="cp">#define E1000_ADVTXD_PAYLEN_SHIFT    14 </span><span class="cm">/* Adv desc PAYLEN shift */</span><span class="cp"></span>

<span class="cm">/* Context descriptors */</span>
<span class="k">struct</span> <span class="n">e1000_adv_tx_context_desc</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">vlan_macip_lens</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">seqnum_seed</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">type_tucmd_mlhl</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">mss_l4len_idx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define E1000_ADVTXD_MACLEN_SHIFT    9  </span><span class="cm">/* Adv ctxt desc mac len shift */</span><span class="cp"></span>
<span class="cp">#define E1000_ADVTXD_TUCMD_IPV4    0x00000400  </span><span class="cm">/* IP Packet Type: 1=IPv4 */</span><span class="cp"></span>
<span class="cp">#define E1000_ADVTXD_TUCMD_L4T_TCP 0x00000800  </span><span class="cm">/* L4 Packet TYPE of TCP */</span><span class="cp"></span>
<span class="cp">#define E1000_ADVTXD_TUCMD_L4T_SCTP 0x00001000 </span><span class="cm">/* L4 packet TYPE of SCTP */</span><span class="cp"></span>
<span class="cm">/* IPSec Encrypt Enable for ESP */</span>
<span class="cp">#define E1000_ADVTXD_L4LEN_SHIFT     8  </span><span class="cm">/* Adv ctxt L4LEN shift */</span><span class="cp"></span>
<span class="cp">#define E1000_ADVTXD_MSS_SHIFT      16  </span><span class="cm">/* Adv ctxt MSS shift */</span><span class="cp"></span>
<span class="cm">/* Adv ctxt IPSec SA IDX mask */</span>
<span class="cm">/* Adv ctxt IPSec ESP len mask */</span>

<span class="cm">/* Additional Transmit Descriptor Control definitions */</span>
<span class="cp">#define E1000_TXDCTL_QUEUE_ENABLE  0x02000000 </span><span class="cm">/* Enable specific Tx Queue */</span><span class="cp"></span>
<span class="cm">/* Tx Queue Arbitration Priority 0=low, 1=high */</span>

<span class="cm">/* Additional Receive Descriptor Control definitions */</span>
<span class="cp">#define E1000_RXDCTL_QUEUE_ENABLE  0x02000000 </span><span class="cm">/* Enable specific Rx Queue */</span><span class="cp"></span>

<span class="cm">/* Direct Cache Access (DCA) definitions */</span>
<span class="cp">#define E1000_DCA_CTRL_DCA_MODE_DISABLE 0x01 </span><span class="cm">/* DCA Disable */</span><span class="cp"></span>
<span class="cp">#define E1000_DCA_CTRL_DCA_MODE_CB2     0x02 </span><span class="cm">/* DCA Mode CB2 */</span><span class="cp"></span>

<span class="cp">#define E1000_DCA_RXCTRL_CPUID_MASK 0x0000001F </span><span class="cm">/* Rx CPUID Mask */</span><span class="cp"></span>
<span class="cp">#define E1000_DCA_RXCTRL_DESC_DCA_EN (1 &lt;&lt; 5) </span><span class="cm">/* DCA Rx Desc enable */</span><span class="cp"></span>
<span class="cp">#define E1000_DCA_RXCTRL_HEAD_DCA_EN (1 &lt;&lt; 6) </span><span class="cm">/* DCA Rx Desc header enable */</span><span class="cp"></span>
<span class="cp">#define E1000_DCA_RXCTRL_DATA_DCA_EN (1 &lt;&lt; 7) </span><span class="cm">/* DCA Rx Desc payload enable */</span><span class="cp"></span>

<span class="cp">#define E1000_DCA_TXCTRL_CPUID_MASK 0x0000001F </span><span class="cm">/* Tx CPUID Mask */</span><span class="cp"></span>
<span class="cp">#define E1000_DCA_TXCTRL_DESC_DCA_EN (1 &lt;&lt; 5) </span><span class="cm">/* DCA Tx Desc enable */</span><span class="cp"></span>
<span class="cp">#define E1000_DCA_TXCTRL_TX_WB_RO_EN (1 &lt;&lt; 11) </span><span class="cm">/* Tx Desc writeback RO bit */</span><span class="cp"></span>

<span class="cm">/* Additional DCA related definitions, note change in position of CPUID */</span>
<span class="cp">#define E1000_DCA_TXCTRL_CPUID_MASK_82576 0xFF000000 </span><span class="cm">/* Tx CPUID Mask */</span><span class="cp"></span>
<span class="cp">#define E1000_DCA_RXCTRL_CPUID_MASK_82576 0xFF000000 </span><span class="cm">/* Rx CPUID Mask */</span><span class="cp"></span>
<span class="cp">#define E1000_DCA_TXCTRL_CPUID_SHIFT 24 </span><span class="cm">/* Tx CPUID now in the last byte */</span><span class="cp"></span>
<span class="cp">#define E1000_DCA_RXCTRL_CPUID_SHIFT 24 </span><span class="cm">/* Rx CPUID now in the last byte */</span><span class="cp"></span>

<span class="cm">/* ETQF register bit definitions */</span>
<span class="cp">#define E1000_ETQF_FILTER_ENABLE   (1 &lt;&lt; 26)</span>
<span class="cp">#define E1000_ETQF_1588            (1 &lt;&lt; 30)</span>

<span class="cm">/* FTQF register bit definitions */</span>
<span class="cp">#define E1000_FTQF_VF_BP               0x00008000</span>
<span class="cp">#define E1000_FTQF_1588_TIME_STAMP     0x08000000</span>
<span class="cp">#define E1000_FTQF_MASK                0xF0000000</span>
<span class="cp">#define E1000_FTQF_MASK_PROTO_BP       0x10000000</span>
<span class="cp">#define E1000_FTQF_MASK_SOURCE_PORT_BP 0x80000000</span>

<span class="cp">#define E1000_NVM_APME_82575          0x0400</span>
<span class="cp">#define MAX_NUM_VFS                   8</span>

<span class="cp">#define E1000_DTXSWC_MAC_SPOOF_MASK   0x000000FF </span><span class="cm">/* Per VF MAC spoof control */</span><span class="cp"></span>
<span class="cp">#define E1000_DTXSWC_VLAN_SPOOF_MASK  0x0000FF00 </span><span class="cm">/* Per VF VLAN spoof control */</span><span class="cp"></span>
<span class="cp">#define E1000_DTXSWC_LLE_MASK         0x00FF0000 </span><span class="cm">/* Per VF Local LB enables */</span><span class="cp"></span>
<span class="cp">#define E1000_DTXSWC_VLAN_SPOOF_SHIFT 8</span>
<span class="cp">#define E1000_DTXSWC_VMDQ_LOOPBACK_EN (1 &lt;&lt; 31)  </span><span class="cm">/* global VF LB enable */</span><span class="cp"></span>

<span class="cm">/* Easy defines for setting default pool, would normally be left a zero */</span>
<span class="cp">#define E1000_VT_CTL_DEFAULT_POOL_SHIFT 7</span>
<span class="cp">#define E1000_VT_CTL_DEFAULT_POOL_MASK  (0x7 &lt;&lt; E1000_VT_CTL_DEFAULT_POOL_SHIFT)</span>

<span class="cm">/* Other useful VMD_CTL register defines */</span>
<span class="cp">#define E1000_VT_CTL_IGNORE_MAC         (1 &lt;&lt; 28)</span>
<span class="cp">#define E1000_VT_CTL_DISABLE_DEF_POOL   (1 &lt;&lt; 29)</span>
<span class="cp">#define E1000_VT_CTL_VM_REPL_EN         (1 &lt;&lt; 30)</span>

<span class="cm">/* Per VM Offload register setup */</span>
<span class="cp">#define E1000_VMOLR_RLPML_MASK 0x00003FFF </span><span class="cm">/* Long Packet Maximum Length mask */</span><span class="cp"></span>
<span class="cp">#define E1000_VMOLR_LPE        0x00010000 </span><span class="cm">/* Accept Long packet */</span><span class="cp"></span>
<span class="cp">#define E1000_VMOLR_RSSE       0x00020000 </span><span class="cm">/* Enable RSS */</span><span class="cp"></span>
<span class="cp">#define E1000_VMOLR_AUPE       0x01000000 </span><span class="cm">/* Accept untagged packets */</span><span class="cp"></span>
<span class="cp">#define E1000_VMOLR_ROMPE      0x02000000 </span><span class="cm">/* Accept overflow multicast */</span><span class="cp"></span>
<span class="cp">#define E1000_VMOLR_ROPE       0x04000000 </span><span class="cm">/* Accept overflow unicast */</span><span class="cp"></span>
<span class="cp">#define E1000_VMOLR_BAM        0x08000000 </span><span class="cm">/* Accept Broadcast packets */</span><span class="cp"></span>
<span class="cp">#define E1000_VMOLR_MPME       0x10000000 </span><span class="cm">/* Multicast promiscuous mode */</span><span class="cp"></span>
<span class="cp">#define E1000_VMOLR_STRVLAN    0x40000000 </span><span class="cm">/* Vlan stripping enable */</span><span class="cp"></span>
<span class="cp">#define E1000_VMOLR_STRCRC     0x80000000 </span><span class="cm">/* CRC stripping enable */</span><span class="cp"></span>

<span class="cp">#define E1000_VLVF_ARRAY_SIZE     32</span>
<span class="cp">#define E1000_VLVF_VLANID_MASK    0x00000FFF</span>
<span class="cp">#define E1000_VLVF_POOLSEL_SHIFT  12</span>
<span class="cp">#define E1000_VLVF_POOLSEL_MASK   (0xFF &lt;&lt; E1000_VLVF_POOLSEL_SHIFT)</span>
<span class="cp">#define E1000_VLVF_LVLAN          0x00100000</span>
<span class="cp">#define E1000_VLVF_VLANID_ENABLE  0x80000000</span>

<span class="cp">#define E1000_VMVIR_VLANA_DEFAULT      0x40000000 </span><span class="cm">/* Always use default VLAN */</span><span class="cp"></span>
<span class="cp">#define E1000_VMVIR_VLANA_NEVER        0x80000000 </span><span class="cm">/* Never insert VLAN tag */</span><span class="cp"></span>

<span class="cp">#define E1000_IOVCTL 0x05BBC</span>
<span class="cp">#define E1000_IOVCTL_REUSE_VFQ 0x00000001</span>

<span class="cp">#define E1000_RPLOLR_STRVLAN   0x40000000</span>
<span class="cp">#define E1000_RPLOLR_STRCRC    0x80000000</span>

<span class="cp">#define E1000_DTXCTL_8023LL     0x0004</span>
<span class="cp">#define E1000_DTXCTL_VLAN_ADDED 0x0008</span>
<span class="cp">#define E1000_DTXCTL_OOS_ENABLE 0x0010</span>
<span class="cp">#define E1000_DTXCTL_MDP_EN     0x0020</span>
<span class="cp">#define E1000_DTXCTL_SPOOF_INT  0x0040</span>

<span class="cp">#define E1000_EEPROM_PCS_AUTONEG_DISABLE_BIT	(1 &lt;&lt; 14)</span>

<span class="cp">#define ALL_QUEUES   0xFFFF</span>

<span class="cm">/* RX packet buffer size defines */</span>
<span class="cp">#define E1000_RXPBS_SIZE_MASK_82576  0x0000007F</span>
<span class="kt">void</span> <span class="n">igb_vmdq_set_anti_spoofing_pf</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">bool</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">igb_vmdq_set_loopback_pf</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">bool</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">igb_vmdq_set_replication_pf</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">bool</span><span class="p">);</span>
<span class="n">u16</span> <span class="n">igb_rxpbs_adjust_82580</span><span class="p">(</span><span class="n">u32</span> <span class="n">data</span><span class="p">);</span>
<span class="n">s32</span> <span class="n">igb_set_eee_i350</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
