----------- PAPER 4 -----------
Title: A 28nm RRAM-Based 81.1 TOPS/mm2/bit Compute-In-Memory Macro with Uniform and Linear 64 Read Channels under 512 4-bit Inputs
Authors: P. Yao, et al.
-- Main parameters/info: --
nvm_param:
  nvm_array_type: 2T2R
  tech_node: 0.028
  V_read: 0.2
  I_LRS: 0.0000050
  I_HRS: 0.0000001
  V_wl_swing_read: 0.9
  V_bl_swing_read: 0.2
  ADC_share_factor: 8
  cell_area_F_multiplier: 500
operational_array:
  is_imc: True
  is_nvm: True
  imc_type: analog
  input_precision: [4, 4] # unit: bit, Inputs and Weights
  bit_serial_precision: 4 # unit: bit, HOW MANY BITS CAN BE PUT ON THE WORDLINE AT ONCE!!!
  adc_resolution: 8 # unit: bit, Output precision, SAR ADC -> What is already modeled for normal CIM
  # Actually the ADC resolution is 8 bit, but due to the relaxed requirements they could shrink them quite a bit
  dimensions: [D1, D2]
  sizes: [512, 512]  #1 adc per 8 columns -> 64 ADCs

-- Performance Calculated: --
TOP/s: 2.7532105191586704, TOP/s/W: 98.43234877080955, TOP/s/mm^2: 5.322540519965695
TOP/s/bit: 44.05136830653873, TOP/s/W/bit: 1574.9175803329529, TOP/s/mm^2/bit: 85.16064831945113
Latency/clock period: 23.803483076923072 ns, Macro area: 0.5172737546724051 mm^2, Energy consumption (single output cycle): 757.369747095675 pJ
Latency breakdown:  {'cells': 0, 'dacs': 0, 'adcs': 23.076923076923073, 'mults': 0, 'adders_regular': 0, 'adders_pv': 0.7265600000000001, 'accumulators': 0, 'wl_drivers': 0, 'bl_drivers': 0}
Area breakdown:  {'cells': 0, 'dacs': 0, 'adcs': 0.13341969370468265, 'mults': 0.205520896, 'adders_regular': 0, 'adders_pv': 0.073562112, 'accumulators': 0, 'wl_drivers': 0.08349512274390747, 'bl_drivers': 0.021275930223814923}
Peak energy breakdown:  {'cells': 385.65415384615386, 'mults': 0, 'wl_drivers': 215.66023412807732, 'bl_drivers': 21.710132881443805, 'dacs': 82.94400000000002, 'adcs': 44.869386240000004, 'adders_regular': 0, 'adders_pv': 6.531839999999998, 'accumulators': 0}

-- Performance Reported: --
TOP/s: 2.2, TOP/s/W: 39.3, TOP/s/mm^2: 5.07
Latency/clock period: 23.08 ns, Macro area: 0.56 mm^2 (including 277 IO pads), Energy consumption (single output cycle): 953.86 pJ (without buffers) or 1667.58 pJ
