verilog work "basichomework14.v"
