
AVRASM ver. 2.2.7  D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\theremin.asm Tue Nov 19 21:42:15 2019

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\theremin.asm(41): Including file 'D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\intvectors.inc'
D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\theremin.asm(42): Including file 'D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\acomp.inc'
D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\theremin.asm(43): Including file 'D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\timers.inc'
D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\theremin.asm(44): Including file 'D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\misc.inc'
D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\theremin.asm(45): Including file 'D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\in_outs.inc'
D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\theremin.asm(46): Including file 'D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\ext_int.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.3.229\avrasm\inc\tn2313adef.inc'
D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\theremin.asm(41): Including file 'D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\intvectors.inc'
D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\theremin.asm(42): Including file 'D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\acomp.inc'
D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\theremin.asm(43): Including file 'D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\timers.inc'
D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\theremin.asm(44): Including file 'D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\misc.inc'
D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\theremin.asm(45): Including file 'D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\in_outs.inc'
D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\theremin.asm(46): Including file 'D:\Mike\prj\asm\end version of theremin\theremin_freq_end_2.0\theremin\theremin\ext_int.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny2313A.xml *********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "tn2313Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATtiny2313A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATtiny2313A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _TN2313ADEF_INC_
                                 #define _TN2313ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATtiny2313A
                                 #pragma AVRPART ADMIN PART_NAME ATtiny2313A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x91
                                 .equ	SIGNATURE_002	= 0x0a
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2
                                 #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	OCR0B	= 0x3c
                                 .equ	GIMSK	= 0x3b
                                 .equ	EIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	OCR0A	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	TCCR0B	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	TCCR0A	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	CLKPR	= 0x26
                                 .equ	ICR1L	= 0x24
                                 .equ	ICR1H	= 0x25
                                 .equ	GTCCR	= 0x23
                                 .equ	TCCR1C	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	PCMSK0	= 0x20
                                 .equ	EEAR	= 0x1e
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	GPIOR2	= 0x15
                                 .equ	GPIOR1	= 0x14
                                 .equ	GPIOR0	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	USIDR	= 0x0f
                                 .equ	USISR	= 0x0e
                                 .equ	USICR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	BODCR	= 0x07
                                 .equ	PRR	= 0x06
                                 .equ	PCMSK2	= 0x05
                                 .equ	PCMSK1	= 0x04
                                 .equ	UCSRC	= 0x03
                                 .equ	UBRRH	= 0x02
                                 .equ	DIDR	= 0x01
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	OCIE0A	= 0	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	TOIE0	= 1	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	OCF0A	= 0	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	TOV0	= 1	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Match Output B Mode
                                 .equ	COM0B1	= 5	; Compare Match Output B Mode
                                 .equ	COM0A0	= 6	; Compare Match Output A Mode
                                 .equ	COM0A1	= 7	; Compare Match Output A Mode
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	TCCR0	= TCCR0B	; For compatibility
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare B
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	ICIE1	= 3	; Timer/Counter1 Input Capture Interrupt Enable
                                 .equ	TICIE	= ICIE1	; For compatibility
                                 .equ	OCIE1B	= 5	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 6	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TOIE1	= 7	; Timer/Counter1 Overflow Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	ICF1	= 3	; Input Capture Flag 1
                                 .equ	OCF1B	= 5	; Output Compare Flag 1B
                                 .equ	OCF1A	= 6	; Output Compare Flag 1A
                                 .equ	TOV1	= 7	; Timer/Counter1 Overflow Flag
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Pulse Width Modulator Select Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Pulse Width Modulator Select Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1B0	= 4	; Comparet Ouput Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode Bit 2
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode Bit 3
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; Force Output Compare for Channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for Channel A
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART Transmission Speed
                                 .equ	UPE	= 2	; USART Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size Bit 0
                                 .equ	UCSZ1	= 2	; Character Size Bit 1
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0 	= 6	; USART Mode Select 0
                                 .equ 	UMSEL1 	= 7 ; USART Mode Select 1
                                 .equ 	UCPHA  	= 1 ; USART MSPIM Clock Phase
                                 .equ 	UDORD  	= 2 ; USART MSPIM Data Order 
                                 
                                 .equ	UBRR	= UBRRL	; For compatibility
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; 
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Data Register, Port D
                                 .equ	PORTD0	= 0	; 
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; 
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; 
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; 
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; 
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; 
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; 
                                 .equ	PD6	= 6	; For compatibility
                                 
                                 ; DDRD - Data Direction Register, Port D
                                 .equ	DDD0	= 0	; 
                                 .equ	DDD1	= 1	; 
                                 .equ	DDD2	= 2	; 
                                 .equ	DDD3	= 3	; 
                                 .equ	DDD4	= 4	; 
                                 .equ	DDD5	= 5	; 
                                 .equ	DDD6	= 6	; 
                                 
                                 ; PIND - Input Pins, Port D
                                 .equ	PIND0	= 0	; 
                                 .equ	PIND1	= 1	; 
                                 .equ	PIND2	= 2	; 
                                 .equ	PIND3	= 3	; 
                                 .equ	PIND4	= 4	; 
                                 .equ	PIND5	= 5	; 
                                 .equ	PIND6	= 6	; 
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEAR - EEPROM Read/Write Access
                                 .equ	EEARL	= EEAR	; For compatibility
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access bit 6
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEWE	= EEPE	; For compatibility
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EEMWE	= EEMPE	; For compatibility
                                 .equ	EERIE	= 3	; EEProm Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; 
                                 .equ	EEPM1	= 5	; 
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 
                                 
                                 ; ***** USI **************************
                                 ; USIDR - USI Data Register
                                 .equ	USIDR0	= 0	; USI Data Register bit 0
                                 .equ	USIDR1	= 1	; USI Data Register bit 1
                                 .equ	USIDR2	= 2	; USI Data Register bit 2
                                 .equ	USIDR3	= 3	; USI Data Register bit 3
                                 .equ	USIDR4	= 4	; USI Data Register bit 4
                                 .equ	USIDR5	= 5	; USI Data Register bit 5
                                 .equ	USIDR6	= 6	; USI Data Register bit 6
                                 .equ	USIDR7	= 7	; USI Data Register bit 7
                                 
                                 ; USISR - USI Status Register
                                 .equ	USICNT0	= 0	; USI Counter Value Bit 0
                                 .equ	USICNT1	= 1	; USI Counter Value Bit 1
                                 .equ	USICNT2	= 2	; USI Counter Value Bit 2
                                 .equ	USICNT3	= 3	; USI Counter Value Bit 3
                                 .equ	USIDC	= 4	; Data Output Collision
                                 .equ	USIPF	= 5	; Stop Condition Flag
                                 .equ	USIOIF	= 6	; Counter Overflow Interrupt Flag
                                 .equ	USISIF	= 7	; Start Condition Interrupt Flag
                                 
                                 ; USICR - USI Control Register
                                 .equ	USITC	= 0	; Toggle Clock Port Pin
                                 .equ	USICLK	= 1	; Clock Strobe
                                 .equ	USICS0	= 2	; USI Clock Source Select Bit 0
                                 .equ	USICS1	= 3	; USI Clock Source Select Bit 1
                                 .equ	USIWM0	= 4	; USI Wire Mode Bit 0
                                 .equ	USIWM1	= 5	; USI Wire Mode Bit 1
                                 .equ	USIOIE	= 6	; Counter Overflow Interrupt Enable
                                 .equ	USISIE	= 7	; Start Condition Interrupt Enable
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GIMSK - General Interrupt Mask Register
                                 .equ  PCIE1 = 3 ;
                                 .equ  PCIE2 = 4 ;
                                 .equ	PCIE0	= 5	; 
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - Extended Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	PCIF0	= 5	; 
                                 .equ  PCIF2	= 4   ;
                                 .equ  PCIF1   = 3   ;
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; PCMSK2 - Pin Change Interrupt Mask Register 2
                                 .equ	PCINT11	= 0	; Pin Change Interrupt Mask 11
                                 .equ	PCINT12	= 1	; Pin Change Interrupt Mask 12
                                 .equ	PCINT13	= 2	; Pin Change Interrupt Mask 13
                                 .equ	PCINT14	= 3	; Pin Change Interrupt Mask 14
                                 .equ	PCINT15	= 4	; Pin Change Interrupt Mask 15
                                 .equ	PCINT16	= 5	; Pin Change Interrupt Mask 16
                                 .equ	PCINT17	= 6	; Pin Change Interrupt Mask 17
                                 
                                 ; PCMSK1 - Pin Change Interrupt Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Interrupt Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Interrupt Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Interrupt Mask 10
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	RFLB	= 3	; Read Fuse and Lock Bits
                                 .equ	CTPB	= 4	; Clear Temporary Page Buffer
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select Bit 0
                                 .equ	SM	= SM0	; For compatibility
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SM1	= 6	; Sleep Mode Select Bit 1
                                 .equ	PUD	= 7	; Pull-up Disable
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; MCUSR - MCU Status register
                                 .equ	PORF	= 0	; Power-On Reset Flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; OSCCAL - Oscillator Calibration Register
                                 .equ	CAL0	= 0	; Oscillatro Calibration Value Bit 0
                                 .equ	CAL1	= 1	; Oscillatro Calibration Value Bit 1
                                 .equ	CAL2	= 2	; Oscillatro Calibration Value Bit 2
                                 .equ	CAL3	= 3	; Oscillatro Calibration Value Bit 3
                                 .equ	CAL4	= 4	; Oscillatro Calibration Value Bit 4
                                 .equ	CAL5	= 5	; Oscillatro Calibration Value Bit 5
                                 .equ	CAL6	= 6	; Oscillatro Calibration Value Bit 6
                                 
                                 ; GTCCR - General Timer Counter Control Register
                                 .equ	SFIOR	= GTCCR	; For compatibility
                                 .equ	PSR10	= 0	; 
                                 
                                 ; PCMSK - Pin-Change Mask register
                                 .equ	PCINT0	= 0	; Pin-Change Interrupt 0
                                 .equ	PCINT1	= 1	; Pin-Change Interrupt 1
                                 .equ	PCINT2	= 2	; Pin-Change Interrupt 2
                                 .equ	PCINT3	= 3	; Pin-Change Interrupt 3
                                 .equ	PCINT4	= 4	; Pin-Change Interrupt 4
                                 .equ	PCINT5	= 5	; Pin-Change Interrupt 5
                                 .equ	PCINT6	= 6	; Pin-Change Interrupt 6
                                 .equ	PCINT7	= 7	; Pin-Change Interrupt 7
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; General Purpose I/O Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose I/O Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose I/O Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose I/O Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose I/O Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose I/O Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose I/O Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose I/O Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; General Purpose I/O Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose I/O Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose I/O Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose I/O Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose I/O Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose I/O Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose I/O Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose I/O Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; General Purpose I/O Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose I/O Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose I/O Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose I/O Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose I/O Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose I/O Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose I/O Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose I/O Register 0 bit 7
                                 
                                 ; PRR - Power reduction register
                                 .equ	PRUSART	= 0	; 
                                 .equ	PRUSI	= 1	; 
                                 .equ	PRTIM0	= 2	; 
                                 .equ	PRTIM1	= 3	; 
                                 
                                 ; BODCR - BOD control register
                                 .equ	BPDSE	= 0	; 
                                 .equ	BPDS	= 1	; 
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lockbit
                                 .equ	LB2	= 1	; Lockbit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x03ff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 128
                                 .equ	RAMEND	= 0x00df
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x007f
                                 .equ	EEPROMEND	= 0x007f
                                 .equ	EEADRBITS	= 7
                                 #pragma AVRPART MEMORY PROG_FLASH 2048
                                 #pragma AVRPART MEMORY EEPROM 128
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 128
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x0
                                 .equ	NRWW_STOP_ADDR	= 0x3ff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x0
                                 .equ	PAGESIZE	= 16
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                                 .equ	ICP1addr	= 0x0003	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0004	; Timer/Counter1 Compare Match A
                                 .equ	OC1addr	= 0x0004	; For compatibility
                                 .equ	OVF1addr	= 0x0005	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0006	; Timer/Counter0 Overflow
                                 .equ	URXCaddr	= 0x0007	; USART, Rx Complete
                                 .equ	URXC0addr	= 0x0007	; For compatibility
                                 .equ	UDREaddr	= 0x0008	; USART Data Register Empty
                                 .equ	UDRE0addr	= 0x0008	; For compatibility
                                 .equ	UTXCaddr	= 0x0009	; USART, Tx Complete
                                 .equ	UTXC0addr	= 0x0009	; For compatibility
                                 .equ	ACIaddr	= 0x000a	; Analog Comparator
                                 .equ	PCIBaddr	= 0x000b	; Pin Change Interrupt Request B
                                 .equ	PCIaddr	= 0x000b	; For compatibility
                                 .equ	OC1Baddr	= 0x000c	; 
                                 .equ	OC0Aaddr	= 0x000d	; 
                                 .equ	OC0Baddr	= 0x000e	; 
                                 .equ	USI_STARTaddr	= 0x000f	; USI Start Condition
                                 .equ	USI_OVFaddr	= 0x0010	; USI Overflow
                                 .equ	ERDYaddr	= 0x0011	; 
                                 .equ	WDTaddr	= 0x0012	; Watchdog Timer Overflow
                                 .equ	PCIAaddr	= 0x0013	; Pin Change Interrupt Request A
                                 .equ	PCIDaddr	= 0x0014	; Pin Change Interrupt Request D
                                 
                                 .equ	INT_VECTORS_SIZE	= 21	; size in words
                                 
                                 #endif  /* _TN2313ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; thermeovoks.asm
                                 ;
                                 ; Created: 29.08.2018 11:37:20
                                 ; Author : CNIIHM
                                 ;
                                 /*
                                  видимая часть линий: с 24 по 310
                                  внутри линии (64мкс длиной):
                                   - подготовительные данные - 4.7мкс
                                   - обратный ход луча - 5.7мкс
                                   - видимая часть изображения - 51.95мкс
                                   - прямой ход луча - 1.65мкс
                                 */
                                 
                                 .list
                                 .def zero=r2
                                 .def tmp=r16
                                 .def string_low=r17
                                 .def string_high=r18
                                 .def n_low=r19
                                 .def n_high=r20
                                 .def go=r21
                                 .def tmp2=r22
                                 .def tmp3=r23
                                 .def count = r24
                                 .def tmp4=r25
                                 .equ kadr=2
                                 .equ string=3
                                 .equ strlow=150
                                 .equ strhigh=250
                                 
                                 .equ ledport=portd
                                 .equ ledddr=ddrd
                                 .equ ledbit=6
                                 
                                 .cseg
                                 .org 0
                                 
000000 c082                      rjmp start
                                 	.include "intvectors.inc"
000001 c052                      
000002 c060                      	rjmp ext_int1				; ext int 1
000003 9518                      	reti				; timer1 
000004 9518                      	reti				; timer1 compa
000005 9518                      	reti				; timer1 ovf
000006 9518                      	reti				; timer0 ovf
000007 9518                      	reti				; UART Rx complete
000008 9518                      	reti				; UART data register empty
000009 9518                      	reti				; UART Tx complete
00000a c008                      	rjmp acomp			; analog comparator 
00000b 9518                      reti	;pcint
00000c 9518                      reti	;tcnt1 compb
00000d 9518                      reti	;tcnt0 compa
00000e 9518                      reti	;tcnt0 compb
00000f 9518                      reti	;usi start
000010 9518                      reti	;usi ovf
000011 9518                      reti	;eeprom rdy
000012 9518                      reti	;wdt ovf
                                 
                                 	.include "acomp.inc"
                                 
                                 acomp:
000013 930f                      push tmp
000014 b70f                      in tmp,sreg
000015 930f                      push tmp
000016 9a96                      	sbi ledport,ledbit
000017 b50c                      	in tmp,tcnt1l
000018 b56d                      	in tmp2,tcnt1h
000019 1703                      	cp tmp,n_low
00001a 0764                      	cpc tmp2,n_high
00001b f410                      	brsh not_change_rez 
00001c 2f30                      	mov n_low, tmp
00001d 2f46                      	mov n_high, tmp2
                                 not_change_rez:
                                 	;выключим компаратор
00001e d00e                      	rcall acomp_off
                                 	;выключим таймер
00001f bc2e                      	out tccr1b,zero
000020 910f                      pop tmp
000021 bf0f                      out sreg,tmp
000022 910f                      pop tmp
000023 9518                      reti
                                 
                                 
                                 ;******************************************************************************************************
                                 
                                 acomp_init:
                                 	; подготовить компаратор
000024 b101                      	in tmp,didr
000025 6003                      	ori tmp,3
000026 b901                      	out didr,tmp
                                 
000027 b108                      	in tmp,acsr
000028 6003                      	ori tmp,3
000029 b908                      	out acsr,tmp
                                 
00002a 7f07                      	andi tmp,0xff-(1<<acie)
00002b b908                      	out acsr,tmp
00002c 9508                      	ret
                                 
                                 
                                 ;******************************************************************************************************
                                 ;выключение компаратора
                                 acomp_off:
00002d b108                      	in tmp,acsr
00002e 7f07                      	andi tmp,0xff-(1<<acie)
00002f b908                      	out acsr,tmp
000030 9508                      ret
                                 ;******************************************************************************************************
                                 ;пуск прерываний компаратора
                                 acomp_start:
000031 b108                      in tmp,acsr
000032 6008                      	ori tmp,1<<acie
000033 b908                      	out acsr,tmp
                                 	.include "timers.inc"
000034 9508                      
                                 	;подготовить и пустить шимку на нулевом таймере
000035 e403                      	ldi tmp, (1<<WGM00)|(1<<WGM01)|(1<<COM0A0)
000036 bf00                      	out TCCR0A,tmp
000037 e00c                      	ldi tmp,(1<<WGM02)|(1<<CS02);256  |(1<<CS00)	;1024
                                 	;ldi tmp,(1<<WGM02)|(1<<CS00)	;1
000038 bf03                      	out TCCR0B, tmp;поделил на 1024
                                 
000039 e005                      	ldi tmp,5
00003a bf06                      	out OCR0A,tmp
00003b 9508                      	ret
                                 
                                 ;******************************************************************************************************
                                 
                                 timer1_init:
                                 	;подготовить t1
00003c bc2f                      	out tccr1a,zero
00003d bc2e                      	out tccr1b,zero
00003e bc22                      	out tccr1c,zero
00003f 9508                      	ret
                                 
                                 ;******************************************************************************************************
                                 
                                 /*
                                 delay:
                                 	push tmp
                                 	ldi tmp,100
                                 delay_loop:
                                 		rcall smallpause
                                 	dec tmp
                                 	brne delay_loop
                                 	pop tmp
                                 	ret
                                 
                                 ;******************************************************************************************************
                                 
                                 smallpause:
                                 	push tmp
                                 	clr tmp
                                 smallpause_loop:
                                 		push tmp
                                 		pop tmp
                                 	dec tmp
                                 	brne smallpause_loop
                                 	pop tmp
                                 	ret
                                 	*/
                                 
                                 
                                 ;******************************************************************************************************
                                 
                                 	/*
                                 tcnt0_compa:
                                 	push tmp
                                 	in tmp,sreg
                                 	push tmp
                                 		;rcall ledblink
                                 	pop tmp
                                 	out sreg,tmp
                                 	pop tmp
                                 	.include "misc.inc"		//мелкие разности
                                 
                                 ledblink:
000040 9b96                      	sbis ledport,ledbit
000041 c002                      	rjmp ledblink_z
000042 9896                      	cbi ledport,ledbit
000043 9508                      	ret
                                 ledblink_z:
000044 9a96                      	sbi ledport,ledbit
000045 9508                      	ret 
                                 	.include "in_outs.inc"
                                 
000046 ba22                      	out portd, zero
000047 ba21                      	out ddrd, zero
000048 ba28                      	out portb, zero
000049 ba27                      	out ddrb, zero	
                                 
00004a 9a8e                      	sbi ledddr,ledbit
                                 
00004b 9aba                      	sbi ddrb,2	;настройка пина с ШИМкой на выход
                                 	.include "ext_int.inc"
00004c 9508                      
                                 	;для прерываний int0 и int1 настройка на спады
00004d b705                      	in tmp,mcucr
00004e 6005                      	ori tmp,(1<<isc10)|(1<<isc00)
00004f bf05                      	out mcucr,tmp
                                 
                                 	;разрешение прерывания int0
000050 b70b                      	in tmp,gimsk
000051 6400                      	ori tmp,1<<int0
000052 bf0b                      	out gimsk,tmp
000053 9508                      	ret
                                 
                                 ;******************************************************************************************************	
                                 
                                 ext_int0:
000054 930f                      	push tmp
000055 b70f                      	in tmp,sreg
000056 930f                      	push tmp
                                 		;увеличим ключик
000057 9553                      		inc go
                                 		;rcall ledblink
                                 		;обнулить счетчик строк
000058 2711                      		clr string_low
000059 2722                      		clr string_high
00005a ef3f                      			ldi n_low,0xff
00005b ef4f                      			ldi n_high,0xff
                                 		;запустить прерывание обработки строк
00005c b70b                      		in tmp,gimsk
00005d 6800                      		ori tmp,1<<int1
00005e bf0b                      		out gimsk,tmp
                                 	
00005f 910f                      	pop tmp
000060 bf0f                      	out sreg,tmp
000061 910f                      	pop tmp
000062 9518                      reti
                                 
                                 ;******************************************************************************************************
                                 ext_int1:
000063 930f                      push tmp
000064 b70f                      in tmp,sreg
000065 930f                      push tmp
                                 	;увеличить счетчик строк
000066 e001                      	ldi tmp,1
000067 0f10                      	add string_low,tmp
000068 1d22                      	adc string_high,zero
                                 	;сравнение со strlow
000069 e906                      	ldi tmp,low(strlow)
00006a 1710                      	cp string_low,tmp  
00006b e000                      	ldi tmp,high(strlow)
00006c 0720                      	cpc string_high,tmp 
00006d f088                      	brlo ext_int1_exit
                                 		;сравнение со strhigh
00006e ef0a                      		ldi tmp,low(strhigh)
00006f 1710                      		cp string_low,tmp 
000070 e000                      		ldi tmp,high(strhigh)
000071 0720                      		cpc string_high,tmp 
000072 f438                      		brsh ext_int1_gt310
                                 	
                                 	;************** основной код **************
                                 	;пропустить невидимую часть строки ( подготовительные данные (4.7мкс) + обратный ход луча (5.7мкс))
                                 	;	возможно, "подготовительных данных" не будет
                                 	;пустой цикл для пропуска
                                 	/*ldi tmp,200
                                 ext_int1_loop1:
                                 		nop
                                 	dec tmp
                                 	brne ext_int1_loop1*/
                                 	;обнулить счетчик таймера
000073 bc2c                      	out tcnt1l,zero
000074 bc2d                      	out tcnt1h,zero
                                 		;запустить таймер
000075 e001                      		ldi tmp,1<<cs10
000076 bd0e                      		out tccr1b,tmp
                                 	;пуск прерываний компаратора
000077 dfb9                      	rcall acomp_start
                                 
000078 e051                      	ldi go,1
                                 
000079 c005                      	rjmp ext_int1_exit
                                 
                                 ext_int1_gt310:
                                 	;выключим компаратор
00007a 7f07                      	andi tmp,0xff-(1<<acie)
00007b b908                      	out acsr,tmp
                                 	;отключить прерывание int1
00007c b70b                      	in tmp,gimsk
00007d 770f                      	andi tmp,0xff-(1<<int1)
00007e bf0b                      	out gimsk,tmp
                                 ext_int1_exit:
00007f 910f                      pop tmp
000080 bf0f                      out sreg,tmp
000081 910f                      pop tmp
000082 9518                      reti
                                 
                                 
                                 
                                 start:
000083 94f8                      	cli ; Запрещение глобальных прерываний
000084 27aa                      	clr XL	; чистим пареные регистры
000085 27bb                      	clr XH
000086 27cc                      	clr YL
000087 27dd                      	clr YH
000088 27ee                      	clr ZL
000089 27ff                      	clr ZH
00008a 2422                      	clr zero
00008b 2755                      	clr go
                                 	    
00008c ed0f                      	ldi tmp, low(RAMEND)
00008d bf0d                      	out spl, tmp
                                 
00008e dfb7                      	rcall in_outs_init
00008f dfbd                      	rcall ext_int_init
                                 
000090 dfab                      	rcall timer1_init
000091 dfa3                      	rcall timer0_init
                                 
000092 df91                      	rcall acomp_init
                                 
000093 9478                      	sei
000094 e085                      	ldi count,5
                                 
                                 loop:
000095 95a8                      	wdr
000096 958a                      	dec count
                                 ;	inc tmp
                                 ;	out ocr0a,tmp
                                 ;	rcall delay
                                 //	rjmp loop
                                 	
000097 2355                      	tst go
000098 f3e1                      	breq loop
000099 2755                      	clr go
                                 	
                                 	;пауза ~52мкс для пропуска видимой части линии
00009a ed00                      	ldi tmp,208
                                 ext_int1_loop2:
00009b 0000                      		nop
00009c 95a8                      		wdr	
00009d 950a                      	dec tmp
00009e f7e1                      	brne ext_int1_loop2
                                 
                                 	;выключим компаратор
00009f df8d                      	rcall acomp_off
                                 	
                                 	;выключение таймера
0000a0 bc2e                      	out tccr1b,zero
0000a1 9896                      	cbi ledport,ledbit
                                 	;сравнение со strhigh
0000a2 ef0a                      	ldi tmp,low(strhigh)
0000a3 1710                      	cp string_low,tmp 
0000a4 e000                      	ldi tmp,high(strhigh)
0000a5 0720                      	cpc string_high,tmp 
0000a6 f370                      	brlo loop
                                 
0000a7 2711                      	clr string_low
0000a8 2722                      	clr string_high
                                 	
                                 	;преобразование N в число для ШИМ
                                 	;********************************
                                 	//раскидываем значения по регистровым прарм X,Y,Z
0000a9 3084                      	cpi count,4
0000aa f430                      	brsh m_x 
                                 	
0000ab 3083                      	cpi count,3
0000ac f438                      	brsh m_y
                                 
0000ad 3082                      	cpi count,2
0000ae f440                      	brsh m_z
                                 
0000af 2388                      	tst count		; для расчета среднего в скользящем окне
0000b0 f049                      	breq akkum
                                 
                                 m_x:
0000b1 2fa3                      	mov xl,n_low
0000b2 2fb4                      	mov xh,n_high
0000b3 c006                      	rjmp akkum
                                 
                                 m_y:
0000b4 2fc3                      	mov yl,n_low
0000b5 2fd4                      	mov yh,n_high
0000b6 c003                      	rjmp akkum
                                 
                                 m_z:
0000b7 2fe3                      	mov zl,n_low
0000b8 2ff4                      	mov zh,n_high
0000b9 c000                      	rjmp akkum
                                 
                                 akkum:
0000ba e085                      	ldi count,5
                                 	//сложение всех чисел в одну регистровую пару
0000bb 0fec                      	add zl,yl
0000bc 1ffd                      	adc zh,yh
                                 
0000bd 0fea                      	add zl,xl
0000be 1ffb                      	adc zh,xh
                                 	
0000bf 0fe3                      	add zl,n_low
0000c0 1ff4                      	adc zh,n_high
                                 	
                                 
                                 
                                 	//деление на 4
0000c1 95f6                      	lsr zh
0000c2 95e7                      	ror zl
0000c3 95f6                      	lsr zh
0000c4 95e7                      	ror zl
                                 	
                                 	;еще пара сдвигов
0000c5 95f6                      	lsr zh
0000c6 95e7                      	ror zl
0000c7 95f6                      	lsr zh
0000c8 95e7                      	ror zl
                                 	
0000c9 2f0e                      	mov tmp,zl
                                 	
                                 	;andi tmp,0b1111_1100
                                 	;lsr tmp
                                 	;lsr tmp
                                 	
                                 	;mov tmp2,zh //???????????
                                 
                                 	;andi tmp2,0b0000_0011
                                 	;swap tmp2
                                 	;lsl tmp2
                                 	;lsl tmp2
                                 	;or tmp,tmp2
                                 
                                 	///ldi tmp, tmp<<4;
                                 	;укладка числа в ШИМ
                                 	;********************************
                                 
                                 qwe:
0000ca eaec                      	ldi zl,low(in_pwm*2)
0000cb e0f2                      	ldi zh,high(in_pwm*2)
0000cc 2777                      	clr tmp3
                                 
                                 qwe_loop:
0000cd 9573                      	inc tmp3
0000ce 9165                      	lpm tmp2,z+
0000cf 1706                      	cp tmp,tmp2
0000d0 f7e1                      	brne qwe_loop
                                 
0000d1 957a                      	dec tmp3
                                 
0000d2 ebe2                      	ldi zl,low(near_pwm*2)
0000d3 e0f1                      	ldi zh,high(near_pwm*2)
0000d4 0fe7                      	add zl,tmp3
0000d5 1df2                      	adc zh,zero
                                 
0000d6 9104                      	lpm tmp,z
                                 
0000d7 bf06                      	out OCR0A,tmp
0000d8 cfbc                          rjmp loop
                                 	
                                 near_pwm:
0000d9 1414
0000da 1414
0000db 1414
0000dc 1414
0000dd 1414
0000de 1414
0000df 1414
0000e0 1414
0000e1 1414
0000e2 1414
0000e3 1414
0000e4 1414
0000e5 1414
0000e6 1414
0000e7 1414
0000e8 1414
0000e9 1414
0000ea 1414
0000eb 1414
0000ec 1114
0000ed 1613
0000ee 1a18
0000ef 1f1d
0000f0 2321
0000f1 2725
0000f2 2b29
0000f3 2f2d
0000f4 3331
0000f5 3735
0000f6 3a39
0000f7 3e3c
0000f8 4140
0000f9 4543
0000fa 4846
0000fb 4b49
0000fc 4e4c
0000fd 514f
0000fe 5452
0000ff 5655
000100 5958
000101 5c5a
000102 5e5d
000103 615f
000104 6362
000105 6564
000106 6766
000107 6a69
000108 6c6b
000109 6e6d
00010a 706f
00010b 7271
00010c 7473
00010d 7574
00010e 7776
00010f 7978
000110 7a7a
000111 7c7b
000112 7e7d
000113 7f7e
000114 8180
000115 8281
000116 8383
000117 8584
000118 8685
000119 8787
00011a 8888
00011b 8a89
00011c 8b8a
00011d 8c8b
00011e 8d8c
00011f 8e8e
000120 8f8f
000121 9090
000122 9191
000123 9291
000124 9392
000125 9493
000126 9594
000127 9595
000128 9696
000129 9797
00012a 9897
00012b 9898
00012c 9999
00012d 9a9a
00012e 9b9a
00012f 9b9b
000130 9c9c
000131 9c9c
000132 9d9d
000133 9e9d
000134 9e9e
000135 9f9e
000136 9f9f
000137 a0a0
000138 a0a0
000139 a1a1
00013a a1a1
00013b a2a1
00013c a0a2
00013d a0a0
00013e a0a0
00013f a0a0
000140 a0a0
000141 a0a0
000142 a0a0
000143 a0a0
000144 a0a0
000145 a0a0
000146 a0a0
000147 a0a0
000148 a0a0
000149 a0a0
00014a a0a0
00014b a0a0
00014c a0a0
00014d a0a0
00014e a0a0
00014f a0a0
000150 a0a0
000151 a0a0
000152 a0a0
000153 a0a0
000154 a0a0
000155 a0a0                      .db 20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,20,17,19,22,24,26,29,31,33,35,37,39,41,43,45,47,49,51,53,55,57,58,60,62,64,65,67,69,70,72,73,75,76,78,79,81,82,84,85,86,88,89,90,92,93,94                                 ,95,97,98,99,100,101,102,103,105,106,107,108,109,110,111,112,113,114,115,116,116,117,118,119,120,121,122,122,123,124,125,126,126,127,128,129,129,130,131,131,132,133,133,134,135,135,136,136,137,138,138,139,139,140,140,141,142,142,143,143,144,144,145,145,14                                 5,146,146,147,147,148,148,149,149,149,150,150,151,151,151,152,152,152,153,153,154,154,154,155,155,155,156,156,156,156,157,157,157,158,158,158,158,159,159,159,160,160,160,160,161,161,161,161,161,162,162,160,160,160,160,160,160,160,160,160,160,160,160,160,1000156 0100
000157 0302
000158 0504
000159 0706
00015a 0908
00015b 0b0a
00015c 0d0c
00015d 0f0e
00015e 1110
00015f 1312
000160 1514
000161 1716
000162 1918
000163 1b1a
000164 1d1c
000165 1f1e
000166 2120
000167 2322
000168 2524
000169 2726
00016a 2928
00016b 2b2a
00016c 2d2c
00016d 2f2e
00016e 3130
00016f 3332
000170 3534
000171 3736
000172 3938
000173 3b3a
000174 3d3c
000175 3f3e
000176 4140
000177 4342
000178 4544
000179 4746
00017a 4948
00017b 4b4a
00017c 4d4c
00017d 4f4e
00017e 5150
00017f 5352
000180 5554
000181 5756
000182 5958
000183 5b5a
000184 5d5c
000185 5f5e
000186 6160
000187 6362
000188 6564
000189 6766
00018a 6968
00018b 6b6a
00018c 6d6c
00018d 6f6e
00018e 7170
00018f 7372
000190 7574
000191 7776
000192 7978
000193 7b7a
000194 7d7c
000195 7f7e
000196 8180
000197 8382
000198 8584
000199 8786
00019a 8988
00019b 8b8a
00019c 8d8c
00019d 8f8e
00019e 9190
00019f 9392
0001a0 9594
0001a1 9796
0001a2 9998
0001a3 9b9a
0001a4 9d9c
0001a5 9f9e
0001a6 a1a0
0001a7 a3a2
0001a8 a5a4
0001a9 a7a6
0001aa a9a8
0001ab abaa
0001ac adac
0001ad afae
0001ae b1b0
0001af b3b2
0001b0 b5b4
0001b1 b7b6
0001b2 b9b8
0001b3 bbba
0001b4 bdbc
0001b5 bfbe
0001b6 c1c0
0001b7 c3c2
0001b8 c5c4
0001b9 c7c6
0001ba c9c8
0001bb cbca
0001bc cdcc
0001bd cfce
0001be d1d0
0001bf d3d2
0001c0 d5d4
0001c1 d7d6
0001c2 d9d8
0001c3 dbda
0001c4 dddc
0001c5 dfde
0001c6 e1e0
0001c7 e3e2
0001c8 e5e4
0001c9 e7e6
0001ca e9e8
0001cb ebea
0001cc edec
0001cd efee
0001ce f1f0
0001cf f3f2
0001d0 f5f4
0001d1 f7f6
0001d2 f9f8
0001d3 00fa                      60,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160,160
                                 
                                 in_pwm:
                                 .db 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,

RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATtiny2313A" register use summary:
x  :   0 y  :   0 z  :   2 r0 :   0 r1 :   0 r2 :  14 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  79 r17:   6 r18:   6 r19:   7 r20:   7 
r21:   5 r22:   5 r23:   4 r24:   7 r25:   0 r26:   3 r27:   3 r28:   3 
r29:   3 r30:  13 r31:  12 
Registers used: 17 out of 35 (48.6%)

"ATtiny2313A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   5 add   :   5 adiw  :   0 and   :   0 
andi  :   4 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   2 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 brlt  :   0 brmi  :   0 
brne  :   2 brpl  :   0 brsh  :   5 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 cbi   :   2 cbr   :   0 clc   :   0 
clh   :   0 cli   :   1 cln   :   0 clr   :  14 cls   :   0 clt   :   0 
clv   :   0 clz   :   0 com   :   0 cp    :   5 cpc   :   4 cpi   :   3 
cpse  :   0 dec   :   3 eor   :   0 icall :   0 ijmp  :   0 in    :  13 
inc   :   2 ld    :   0 ldd   :   0 ldi   :  22 lds   :   0 lpm   :   3 
lsl   :   0 lsr   :   4 mov   :   9 movw  :   0 neg   :   0 nop   :   1 
or    :   0 ori   :   6 out   :  30 pop   :   6 push  :   6 rcall :   8 
ret   :   9 reti  :  18 rjmp  :  10 rol   :   0 ror   :   4 sbc   :   0 
sbci  :   0 sbi   :   4 sbic  :   0 sbis  :   1 sbiw  :   0 sbr   :   0 
sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 
ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :   0 std   :   0 sts   :   0 sub   :   0 subi  :   0 
swap  :   0 tst   :   2 wdr   :   2 
Instructions used: 35 out of 105 (33.3%)

"ATtiny2313A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003a8    434    502    936    2048  45.7%
[.dseg] 0x000060 0x000060      0      0      0     128   0.0%
[.eseg] 0x000000 0x000000      0      0      0     128   0.0%

Assembly complete, 0 errors, 0 warnings
