// Seed: 3390058
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = 1 == id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = 1;
  id_10 :
  assert property (@(posedge id_10) 1)
  else $display(id_4, 1'h0);
  wire id_11;
  reg  id_12;
  tri1 id_13;
  wire id_14;
  always @(negedge id_14) begin : LABEL_0
    id_12 <= 1;
  end
  assign id_13 = 1 ? 1 : 1'b0;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_6,
      id_7,
      id_5,
      id_1,
      id_6,
      id_14,
      id_4,
      id_3,
      id_11,
      id_3
  );
  wire id_15;
endmodule
