<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p56" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_56{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_56{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_56{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_56{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_56{left:80px;bottom:878px;letter-spacing:0.14px;}
#t6_56{left:145px;bottom:878px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t7_56{left:145px;bottom:850px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8_56{left:145px;bottom:821px;}
#t9_56{left:182px;bottom:821px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ta_56{left:182px;bottom:805px;letter-spacing:-0.13px;word-spacing:-0.83px;}
#tb_56{left:182px;bottom:788px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tc_56{left:182px;bottom:771px;letter-spacing:-0.11px;word-spacing:0.01px;}
#td_56{left:182px;bottom:754px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#te_56{left:252px;bottom:754px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tf_56{left:375px;bottom:754px;letter-spacing:-0.11px;word-spacing:0.04px;}
#tg_56{left:145px;bottom:725px;}
#th_56{left:182px;bottom:725px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ti_56{left:182px;bottom:708px;letter-spacing:-0.19px;word-spacing:-0.32px;}
#tj_56{left:329px;bottom:708px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#tk_56{left:445px;bottom:710px;letter-spacing:-0.01px;}
#tl_56{left:547px;bottom:710px;letter-spacing:-0.06px;}
#tm_56{left:596px;bottom:708px;letter-spacing:-0.1px;word-spacing:-0.41px;}
#tn_56{left:182px;bottom:691px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#to_56{left:145px;bottom:662px;}
#tp_56{left:182px;bottom:662px;letter-spacing:-0.11px;}
#tq_56{left:182px;bottom:646px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tr_56{left:276px;bottom:646px;letter-spacing:-0.13px;word-spacing:0.07px;}
#ts_56{left:476px;bottom:646px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tt_56{left:594px;bottom:647px;letter-spacing:-0.01px;}
#tu_56{left:182px;bottom:630px;letter-spacing:-0.06px;}
#tv_56{left:232px;bottom:629px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tw_56{left:145px;bottom:600px;}
#tx_56{left:182px;bottom:600px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ty_56{left:315px;bottom:601px;letter-spacing:-0.22px;}
#tz_56{left:333px;bottom:600px;}
#t10_56{left:340px;bottom:601px;letter-spacing:-0.22px;}
#t11_56{left:358px;bottom:600px;}
#t12_56{left:365px;bottom:601px;letter-spacing:-0.22px;}
#t13_56{left:382px;bottom:600px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_56{left:182px;bottom:583px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#t15_56{left:270px;bottom:584px;letter-spacing:-0.22px;}
#t16_56{left:291px;bottom:583px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#t17_56{left:182px;bottom:566px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_56{left:182px;bottom:549px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t19_56{left:448px;bottom:549px;letter-spacing:-0.1px;}
#t1a_56{left:80px;bottom:506px;letter-spacing:0.13px;}
#t1b_56{left:145px;bottom:506px;letter-spacing:0.17px;}
#t1c_56{left:145px;bottom:479px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1d_56{left:145px;bottom:462px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1e_56{left:145px;bottom:436px;letter-spacing:-0.23px;}
#t1f_56{left:204px;bottom:436px;letter-spacing:-0.24px;word-spacing:-0.03px;}
#t1g_56{left:145px;bottom:421px;letter-spacing:-0.23px;}
#t1h_56{left:204px;bottom:421px;letter-spacing:-0.24px;word-spacing:-0.03px;}
#t1i_56{left:145px;bottom:406px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t1j_56{left:341px;bottom:406px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t1k_56{left:145px;bottom:391px;letter-spacing:-0.23px;}
#t1l_56{left:204px;bottom:391px;letter-spacing:-0.22px;}
#t1m_56{left:341px;bottom:391px;letter-spacing:-0.24px;word-spacing:-0.02px;}
#t1n_56{left:145px;bottom:377px;letter-spacing:-0.23px;}
#t1o_56{left:204px;bottom:377px;letter-spacing:-0.22px;}
#t1p_56{left:341px;bottom:377px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t1q_56{left:145px;bottom:362px;letter-spacing:-0.23px;}
#t1r_56{left:204px;bottom:362px;letter-spacing:-0.22px;}
#t1s_56{left:341px;bottom:362px;letter-spacing:-0.24px;}
#t1t_56{left:145px;bottom:347px;letter-spacing:-0.23px;}
#t1u_56{left:204px;bottom:347px;letter-spacing:-0.22px;}
#t1v_56{left:341px;bottom:347px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t1w_56{left:145px;bottom:332px;letter-spacing:-0.23px;}
#t1x_56{left:205px;bottom:332px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t1y_56{left:341px;bottom:332px;letter-spacing:-0.24px;word-spacing:0.01px;}
#t1z_56{left:145px;bottom:318px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t20_56{left:169px;bottom:303px;letter-spacing:-0.32px;}
#t21_56{left:204px;bottom:303px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t22_56{left:145px;bottom:288px;letter-spacing:-0.22px;}
#t23_56{left:169px;bottom:273px;letter-spacing:-0.32px;}
#t24_56{left:204px;bottom:273px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t25_56{left:145px;bottom:246px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t26_56{left:479px;bottom:247px;letter-spacing:-0.24px;}
#t27_56{left:541px;bottom:246px;letter-spacing:-0.08px;}
#t28_56{left:556px;bottom:247px;letter-spacing:-0.24px;}
#t29_56{left:619px;bottom:246px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t2a_56{left:145px;bottom:229px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t2b_56{left:193px;bottom:196px;letter-spacing:0.13px;}
#t2c_56{left:145px;bottom:175px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_56{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_56{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_56{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_56{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_56{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_56{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s7_56{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s8_56{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.t.v0_56{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts56" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg56Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg56" style="-webkit-user-select: none;"><object width="825" height="990" data="56/56.svg" type="image/svg+xml" id="pdf56" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_56" class="t s1_56">Programmers’ Model </span>
<span id="t2_56" class="t s2_56">A2-18 </span><span id="t3_56" class="t s1_56">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_56" class="t s2_56">ARM DDI 0100I </span>
<span id="t5_56" class="t s3_56">A2.6.1 </span><span id="t6_56" class="t s3_56">ARMv6 extensions to the exception model </span>
<span id="t7_56" class="t s4_56">In ARMv6 and above, the exception model is extended as follows: </span>
<span id="t8_56" class="t s4_56">• </span><span id="t9_56" class="t s4_56">An imprecise data abort mechanism that allows some types of data abort to be treated </span>
<span id="ta_56" class="t s4_56">asynchronously. The resulting exceptions behave like interrupts, except that they use Abort mode and </span>
<span id="tb_56" class="t s4_56">its banked registers. This mechanism includes a mask bit (the A bit) in the PSRs, in order to ensure </span>
<span id="tc_56" class="t s4_56">that imprecise data aborts do not occur while another abort is being handled. The mechanism is </span>
<span id="td_56" class="t s4_56">described in </span><span id="te_56" class="t s5_56">Imprecise data aborts </span><span id="tf_56" class="t s4_56">on page A2-23. </span>
<span id="tg_56" class="t s4_56">• </span><span id="th_56" class="t s4_56">Support for vectored interrupts controlled by the VE bit in the system control coprocessor (see </span>
<span id="ti_56" class="t s5_56">Vectored interrupt support </span><span id="tj_56" class="t s4_56">on page A2-26). It is </span><span id="tk_56" class="t s6_56">IMPLEMENTATION </span><span id="tl_56" class="t s6_56">DEFINED </span><span id="tm_56" class="t s4_56">whether support for this </span>
<span id="tn_56" class="t s4_56">mechanism is included in earlier versions of the architecture. </span>
<span id="to_56" class="t s4_56">• </span><span id="tp_56" class="t s4_56">Support for a low interrupt latency configuration controlled by the FI bit in the system control </span>
<span id="tq_56" class="t s4_56">coprocessor (see </span><span id="tr_56" class="t s5_56">Low interrupt latency configuration </span><span id="ts_56" class="t s4_56">on page A2-27). It is </span><span id="tt_56" class="t s6_56">IMPLEMENTATION </span>
<span id="tu_56" class="t s6_56">DEFINED </span><span id="tv_56" class="t s4_56">whether support for this mechanism is included in earlier versions of the architecture. </span>
<span id="tw_56" class="t s4_56">• </span><span id="tx_56" class="t s4_56">Three new instructions (</span><span id="ty_56" class="t v0_56 s7_56">CPS</span><span id="tz_56" class="t s4_56">, </span><span id="t10_56" class="t v0_56 s7_56">SRS</span><span id="t11_56" class="t s4_56">, </span><span id="t12_56" class="t v0_56 s7_56">RFE</span><span id="t13_56" class="t s4_56">) to improve nested stack handling of different exceptions in a </span>
<span id="t14_56" class="t s4_56">common mode. </span><span id="t15_56" class="t v0_56 s7_56">CPS </span><span id="t16_56" class="t s4_56">can also be used to efficiently enable or disable the interrupt and imprecise abort </span>
<span id="t17_56" class="t s4_56">masks, either within a mode, or while transitioning from a privileged mode to any other mode. See </span>
<span id="t18_56" class="t s5_56">New instructions to improve exception handling </span><span id="t19_56" class="t s4_56">on page A2-28 for a brief description. </span>
<span id="t1a_56" class="t s3_56">A2.6.2 </span><span id="t1b_56" class="t s3_56">Reset </span>
<span id="t1c_56" class="t s4_56">When the Reset input is asserted on the processor, the ARM processor immediately stops execution of the </span>
<span id="t1d_56" class="t s4_56">current instruction. When Reset is de-asserted, the following actions are performed: </span>
<span id="t1e_56" class="t v0_56 s7_56">R14_svc </span><span id="t1f_56" class="t v0_56 s7_56">= UNPREDICTABLE value </span>
<span id="t1g_56" class="t v0_56 s7_56">SPSR_svc </span><span id="t1h_56" class="t v0_56 s7_56">= UNPREDICTABLE value </span>
<span id="t1i_56" class="t v0_56 s7_56">CPSR[4:0] = 0b10011 </span><span id="t1j_56" class="t v0_56 s7_56">/* Enter Supervisor mode */ </span>
<span id="t1k_56" class="t v0_56 s7_56">CPSR[5] </span><span id="t1l_56" class="t v0_56 s7_56">= 0 </span><span id="t1m_56" class="t v0_56 s7_56">/* Execute in ARM state */ </span>
<span id="t1n_56" class="t v0_56 s7_56">CPSR[6] </span><span id="t1o_56" class="t v0_56 s7_56">= 1 </span><span id="t1p_56" class="t v0_56 s7_56">/* Disable fast interrupts */ </span>
<span id="t1q_56" class="t v0_56 s7_56">CPSR[7] </span><span id="t1r_56" class="t v0_56 s7_56">= 1 </span><span id="t1s_56" class="t v0_56 s7_56">/* Disable normal interrupts */ </span>
<span id="t1t_56" class="t v0_56 s7_56">CPSR[8] </span><span id="t1u_56" class="t v0_56 s7_56">= 1 </span><span id="t1v_56" class="t v0_56 s7_56">/* Disable Imprecise Aborts (v6 only) */ </span>
<span id="t1w_56" class="t v0_56 s7_56">CPSR[9] </span><span id="t1x_56" class="t v0_56 s7_56">= CP15_reg1_EEbit </span><span id="t1y_56" class="t v0_56 s7_56">/* Endianness on exception entry */ </span>
<span id="t1z_56" class="t v0_56 s7_56">if high vectors configured then </span>
<span id="t20_56" class="t v0_56 s7_56">PC </span><span id="t21_56" class="t v0_56 s7_56">= 0xFFFF0000 </span>
<span id="t22_56" class="t v0_56 s7_56">else </span>
<span id="t23_56" class="t v0_56 s7_56">PC </span><span id="t24_56" class="t v0_56 s7_56">= 0x00000000 </span>
<span id="t25_56" class="t s4_56">After Reset, the ARM processor begins execution at address </span><span id="t26_56" class="t v0_56 s7_56">0x00000000 </span><span id="t27_56" class="t s4_56">or </span><span id="t28_56" class="t v0_56 s7_56">0xFFFF0000 </span><span id="t29_56" class="t s4_56">in Supervisor mode </span>
<span id="t2a_56" class="t s4_56">with interrupts disabled. </span>
<span id="t2b_56" class="t s8_56">Note </span>
<span id="t2c_56" class="t s4_56">There is no architecturally defined way of returning from a Reset. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
