.TH "DAC_TypeDef" 3 "Version JSTDRVF4" "Joystick Driver" \" -*- nroff -*-
.ad l
.nh
.SH NAME
DAC_TypeDef \- Digital to Analog Converter\&.  

.SH SYNOPSIS
.br
.PP
.PP
\fR#include <stm32f407xx\&.h>\fP
.SS "Data Fields"

.in +1c
.ti -1c
.RI "\fB__IO\fP uint32_t \fBCR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBSWTRIGR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDHR12R1\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDHR12L1\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDHR8R1\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDHR12R2\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDHR12L2\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDHR8R2\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDHR12RD\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDHR12LD\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDHR8RD\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDOR1\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDOR2\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBSR\fP"
.br
.in -1c
.SH "Detailed Description"
.PP 
Digital to Analog Converter\&. 
.PP
Definition at line \fB292\fP of file \fBstm32f407xx\&.h\fP\&.
.SH "Field Documentation"
.PP 
.SS "\fB__IO\fP uint32_t CR"
DAC control register, Address offset: 0x00 
.PP
Definition at line \fB294\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t DHR12L1"
DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C 
.PP
Definition at line \fB297\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t DHR12L2"
DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 
.PP
Definition at line \fB300\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t DHR12LD"
DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 
.PP
Definition at line \fB303\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t DHR12R1"
DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 
.PP
Definition at line \fB296\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t DHR12R2"
DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 
.PP
Definition at line \fB299\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t DHR12RD"
Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 
.PP
Definition at line \fB302\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t DHR8R1"
DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 
.PP
Definition at line \fB298\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t DHR8R2"
DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C 
.PP
Definition at line \fB301\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t DHR8RD"
DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 
.PP
Definition at line \fB304\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t DOR1"
DAC channel1 data output register, Address offset: 0x2C 
.PP
Definition at line \fB305\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t DOR2"
DAC channel2 data output register, Address offset: 0x30 
.PP
Definition at line \fB306\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t SR"
DAC status register, Address offset: 0x34 
.PP
Definition at line \fB307\fP of file \fBstm32f407xx\&.h\fP\&.
.SS "\fB__IO\fP uint32_t SWTRIGR"
DAC software trigger register, Address offset: 0x04 
.PP
Definition at line \fB295\fP of file \fBstm32f407xx\&.h\fP\&.

.SH "Author"
.PP 
Generated automatically by Doxygen for Joystick Driver from the source code\&.
