

================================================================
== Vivado HLS Report for 'dense_2'
================================================================
* Date:           Mon Aug  5 23:10:01 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       d3_S1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10711|  10711|  10711|  10711|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- DENSE_2_LOOP  |  10710|  10710|       357|          -|          -|    30|    no    |
        | + FLAT_2_LOOP  |    350|    350|         7|          -|          -|    50|    no    |
        +----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    135|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        4|      -|      32|     15|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|     142|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|     595|   1216|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U33  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32neOg_U35  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U34  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  421|  962|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_2_bias_U     |dense_2_dense_2_bjbC  |        0|  32|  15|    0|    30|   32|     1|          960|
    |dense_2_weights_U  |dense_2_dense_2_wibs  |        4|   0|   0|    0|  1500|   32|     1|        48000|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |        4|  32|  15|    0|  1530|   64|     2|        48960|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln14_fu_227_p2     |     +    |      0|  0|   9|          12|          12|
    |i_fu_166_p2            |     +    |      0|  0|  15|           5|           1|
    |j_fu_186_p2            |     +    |      0|  0|  15|           6|           1|
    |sub_ln14_fu_221_p2     |     -    |      0|  0|   9|          12|          12|
    |and_ln19_fu_272_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_fu_180_p2    |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln19_1_fu_260_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_254_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_160_p2     |   icmp   |      0|  0|  11|           5|           3|
    |or_ln19_fu_266_p2      |    or    |      0|  0|   2|           1|           1|
    |dense_2_out_d0         |  select  |      0|  0|  32|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 135|          80|          40|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  62|         15|    1|         15|
    |grp_fu_142_p1  |  15|          3|   32|         96|
    |i_0_reg_108    |   9|          2|    5|         10|
    |j_0_reg_131    |   9|          2|    6|         12|
    |sum_0_reg_119  |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          | 104|         24|   76|        197|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  14|   0|   14|          0|
    |i_0_reg_108        |   5|   0|    5|          0|
    |i_reg_289          |   5|   0|    5|          0|
    |j_0_reg_131        |   6|   0|    6|          0|
    |j_reg_308          |   6|   0|    6|          0|
    |sum_0_reg_119      |  32|   0|   32|          0|
    |tmp_7_reg_338      |  32|   0|   32|          0|
    |tmp_reg_353        |  32|   0|   32|          0|
    |zext_ln13_reg_300  |   5|   0|   12|          7|
    |zext_ln14_reg_294  |   5|   0|   64|         59|
    +-------------------+----+----+-----+-----------+
    |Total              | 142|   0|  208|         66|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_done               | out |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    dense_2   | return value |
|dense_2_out_address0  | out |    5|  ap_memory |  dense_2_out |     array    |
|dense_2_out_ce0       | out |    1|  ap_memory |  dense_2_out |     array    |
|dense_2_out_we0       | out |    1|  ap_memory |  dense_2_out |     array    |
|dense_2_out_d0        | out |   32|  ap_memory |  dense_2_out |     array    |
|dense_1_out_address0  | out |    6|  ap_memory |  dense_1_out |     array    |
|dense_1_out_ce0       | out |    1|  ap_memory |  dense_1_out |     array    |
|dense_1_out_q0        |  in |   32|  ap_memory |  dense_1_out |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

