Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver cpu 1.13.a for instance microblaze_0
microblaze_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Assigned Driver generic 1.00.a for instance plb_v46_0
plb_v46_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
bram_block_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Assigned Driver bram 3.01.a for instance xps_bram_if_cntlr_0
xps_bram_if_cntlr_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_SPLB_NATIVE_DWIDTH - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver uartlite 2.00.a for instance xps_uartlite_0
xps_uartlite_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_uartlite, INSTANCE: xps_uartlite_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_uartlite, INSTANCE: xps_uartlite_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance plb_v46_0 port PLB_Clk external with net as port name
Instance plb_v46_0 port PLB_Clk connector undefined, using plb_v46_0_PLB_Clk
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance plb_v46_0 port SYS_Rst external with net as port name
Instance plb_v46_0 port SYS_Rst connector undefined, using plb_v46_0_SYS_Rst
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance leds port GPIO_IO external with net as port name
Instance leds port GPIO_IO connector undefined, using leds_GPIO_IO
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance switches port GPIO_IO external with net as port name
Instance switches port GPIO_IO connector undefined, using switches_GPIO_IO
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance xps_uartlite_0 port RX external with net as port name
Instance xps_uartlite_0 port RX connector undefined, using xps_uartlite_0_RX
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance xps_uartlite_0 port TX external with net as port name
Instance xps_uartlite_0 port TX connector undefined, using xps_uartlite_0_TX
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 22 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica2\system.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Address Map for Processor microblaze_0
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
Generated Addresses Successfully
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Fri Nov 27 23:27:13 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica2\system.mhs line 28 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - D:\hlocal\SE\Practicas\practica2\system.mhs line 13 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:plb_v46_0 - D:\hlocal\SE\Practicas\practica2\system.mhs line 21 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:bram_block_0 - D:\hlocal\SE\Practicas\practica2\system.mhs line 28 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_bram_if_cntlr_0 - D:\hlocal\SE\Practicas\practica2\system.mhs line
34 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_uartlite_0 - D:\hlocal\SE\Practicas\practica2\system.mhs line 44 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds - D:\hlocal\SE\Practicas\practica2\system.mhs line 56 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:switches - D:\hlocal\SE\Practicas\practica2\system.mhs line 66 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica2\system.mhs line 13 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-5 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"D:/hlocal/SE/Practicas/practica2/implementation/microblaze_0_wrapper/system_mic
roblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 576.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:1202 - "D:/hlocal/SE/Practicas/practica2/hdl/system.vhd" Line 1966. Redeclaration of symbol leds.
ERROR:HDLParsers:1202 - "D:/hlocal/SE/Practicas/practica2/hdl/system.vhd" Line 2019. Redeclaration of symbol switches.
make: *** [implementation/system.ngc] Error 1
Done!
WARNING:EDK - UCF file has reference to the following nonexistent IP instance(s), please revise UCF file.
   leds
WARNING:EDK - UCF file has reference to the following nonexistent IP instance(s), please revise UCF file.
   switches
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   leds
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   switches

********************************************************************************
At Local date and time: Fri Nov 27 23:42:40 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica2\system.mhs line 13 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - D:\hlocal\SE\Practicas\practica2\system.mhs
line 21 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica2\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica2\system.mhs line 34 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica2\system.mhs line 44 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica2\system.mhs line 28 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:leds_gpio - D:\hlocal\SE\Practicas\practica2\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:switches_gpio - D:\hlocal\SE\Practicas\practica2\system.mhs line 66 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 74.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory D:/hlocal/SE/Practicas/practica2/implementation 

Using Flow File: D:/hlocal/SE/Practicas/practica2/implementation/fpga.flw 
Using Option File(s): 
 D:/hlocal/SE/Practicas/practica2/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"D:/hlocal/SE/Practicas/practica2/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
D:/hlocal/SE/Practicas/practica2/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/hlocal/SE/Practicas/practica2/implementation/system.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica2/implementation/system_microblaze_0_wrapper.ngc
"...
Loading design module
"D:/hlocal/SE/Practicas/practica2/implementation/system_plb_v46_0_wrapper.ngc"..
.
Loading design module
"D:/hlocal/SE/Practicas/practica2/implementation/system_bram_block_0_wrapper.ngc
"...
Loading design module
"D:/hlocal/SE/Practicas/practica2/implementation/system_xps_bram_if_cntlr_0_wrap
per.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica2/implementation/system_xps_uartlite_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica2/implementation/system_leds_gpio_wrapper.ngc"..
.
Loading design module
"D:/hlocal/SE/Practicas/practica2/implementation/system_switches_gpio_wrapper.ng
c"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   20 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 6 secs 
Total CPU  time at the beginning of Placer: 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:97e2d985) REAL time: 8 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:97e2d985) REAL time: 8 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:97e2d985) REAL time: 8 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:c0234715) REAL time: 9 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:c0234715) REAL time: 9 secs 

Phase 6.4  Local Placement Optimization
..........................
Phase 6.4  Local Placement Optimization (Checksum:c0234715) REAL time: 11 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:c0234715) REAL time: 11 secs 

Phase 8.8  Global Placement
.................................................................................
..........................
...........................................................................................................................................
..................
.......................................
Phase 8.8  Global Placement (Checksum:e1651449) REAL time: 20 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:e1651449) REAL time: 20 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e1651449) REAL time: 20 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:f7263e8) REAL time: 31 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:f7263e8) REAL time: 31 secs 

Total REAL time to Placer completion: 31 secs 
Total CPU  time to Placer completion: 31 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,172 out of  15,360    7
  Number of 4 input LUTs:             2,230 out of  15,360   14
Logic Distribution:
  Number of occupied Slices:          1,505 out of   7,680   19
    Number of Slices containing only related logic:   1,505 out of   1,505 100
    Number of Slices containing unrelated logic:          0 out of   1,505   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,271 out of  15,360   14
    Number used as logic:             1,746
    Number used as a route-thru:         41
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     100

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     173   11
    IOB Flip Flops:                      20
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     1 out of       8   12

Average Fanout of Non-Clock Nets:                4.07

Peak Memory Usage:  4509 MB
Total REAL time to MAP completion:  33 secs 
Total CPU time to MAP completion:   32 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 8      12
   Number of External IOBs                  20 out of 173    11
      Number of LOCed IOBs                  20 out of 20    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1505 out of 7680   19
      Number of SLICEMs                    252 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 12596 unrouted;      REAL time: 5 secs 

Phase  2  : 11037 unrouted;      REAL time: 6 secs 

Phase  3  : 3657 unrouted;      REAL time: 7 secs 

Phase  4  : 3831 unrouted; (Par is working to improve performance)     REAL time: 10 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 16 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 18 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 44 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 45 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 45 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 46 secs 

Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 44 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1235 |  0.458     |  1.075      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|     9.680ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.676ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 46 secs 

Peak Memory Usage:  4466 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Fri Nov 27 23:51:26 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 3 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Fri Nov 27 23:51:30 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Nov 27 23:53:35 2020
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing leds_gpio.jpg.....
Rasterizing switches_gpio.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Fri Nov 27 23:53:59 2020
 xsdk.exe -hwspec D:\hlocal\SE\Practicas\practica2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica2\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica2\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica2\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica2\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4\etc\system.gui
Assigned Driver pantalla 1.00.a for instance pantalla_0
pantalla_0 has been added to the project
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance pantalla_0 port hsyncb external with net as port name
Instance pantalla_0 port hsyncb connector undefined, using pantalla_0_hsyncb
Make instance pantalla_0 port vsyncb external with net as port name
Instance pantalla_0 port vsyncb connector undefined, using pantalla_0_vsyncb
Make instance pantalla_0 port rgb external with net as port name
Instance pantalla_0 port rgb connector undefined, using pantalla_0_rgb
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
Generated Addresses Successfully
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Jan 12 01:42:11 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4\pcores\pantalla_v1_00_a\data\pantalla_v2_1_0
   .mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4\pcores\pantalla_v1_00_a\data\pantalla_v2_1_0
   .mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4\pcores\pantalla_v1_00_a\data\pantalla_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4\system.mhs line 16 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4\system.mhs line 47 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio - D:\hlocal\SE\Practicas\practica4\system.mhs
line 59 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4\system.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4\system.mhs line 31 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 - D:\hlocal\SE\Practicas\practica4\system.mhs line 24 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4\system.mhs line 79 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 86.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/hlocal/SE/Practicas/practica4/implementation/fpga.flw 
Using Option File(s): 
 D:/hlocal/SE/Practicas/practica4/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"D:/hlocal/SE/Practicas/practica4/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
D:/hlocal/SE/Practicas/practica4/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/hlocal/SE/Practicas/practica4/implementation/system.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4/implementation/system_microblaze_0_wrapper.ngc
"...
Loading design module
"D:/hlocal/SE/Practicas/practica4/implementation/system_plb_v46_0_wrapper.ngc"..
.
Loading design module
"D:/hlocal/SE/Practicas/practica4/implementation/system_bram_block_0_wrapper.ngc
"...
Loading design module
"D:/hlocal/SE/Practicas/practica4/implementation/system_xps_bram_if_cntlr_0_wrap
per.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4/implementation/system_xps_uartlite_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4/implementation/system_leds_gpio_wrapper.ngc"..
.
Loading design module
"D:/hlocal/SE/Practicas/practica4/implementation/system_switches_gpio_wrapper.ng
c"...
Loading design module
"D:/hlocal/SE/Practicas/practica4/implementation/system_pantalla_0_wrapper.ngc".
..
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   20 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 8 secs 
Total CPU  time at the beginning of Placer: 7 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ebf11c32) REAL time: 10 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ebf11c32) REAL time: 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ebf11c32) REAL time: 10 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:7b57fb0f) REAL time: 10 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7b57fb0f) REAL time: 10 secs 

Phase 6.4  Local Placement Optimization
..................................
................
Phase 6.4  Local Placement Optimization (Checksum:7b57fb0f) REAL time: 15 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:7b57fb0f) REAL time: 15 secs 

Phase 8.8  Global Placement
....................................
..........................
..........
............................................................................................................................................
......................................
.............................................
Phase 8.8  Global Placement (Checksum:18fc82a0) REAL time: 25 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:18fc82a0) REAL time: 25 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:18fc82a0) REAL time: 25 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c1d9b584) REAL time: 53 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c1d9b584) REAL time: 53 secs 

Total REAL time to Placer completion: 53 secs 
Total CPU  time to Placer completion: 52 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,374 out of  15,360    8
  Number of 4 input LUTs:             2,603 out of  15,360   16
Logic Distribution:
  Number of occupied Slices:          1,777 out of   7,680   23
    Number of Slices containing only related logic:   1,777 out of   1,777 100
    Number of Slices containing unrelated logic:          0 out of   1,777   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,645 out of  15,360   17
    Number used as logic:             1,975
    Number used as a route-thru:         42
    Number used for Dual Port RAMs:     528
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     100

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 31 out of     173   17
    IOB Flip Flops:                      21
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                4.08

Peak Memory Usage:  4510 MB
Total REAL time to MAP completion:  55 secs 
Total CPU time to MAP completion:   53 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  31 out of 173    17
      Number of LOCed IOBs                  31 out of 31    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1777 out of 7680   23
      Number of SLICEMs                    324 out of 3840    8



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 14745 unrouted;      REAL time: 5 secs 

Phase  2  : 12917 unrouted;      REAL time: 6 secs 

Phase  3  : 4277 unrouted;      REAL time: 8 secs 

Phase  4  : 4634 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 11 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 12 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 13 secs 
WARNING:Route:455 - CLK Net:pantalla_0_hsyncb_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 13 secs 
Total CPU time to Router completion: 1 mins 10 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1399 |  0.461     |  1.072      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0/pantalla_ |              |      |      |            |             |
|0/USER_LOGIC_I/clock |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   78 |  0.250     |  0.868      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0_hsyncb_pi |              |      |      |            |             |
|              n_OBUF |         Local|      |    7 |  0.179     |  2.856      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.354ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.683ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|     5.363ns|     N/A|           0
  talla_0_hsyncb_pin_OBUF                   | HOLD        |     1.171ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|     4.808ns|     N/A|           0
  talla_0/pantalla_0/USER_LOGIC_I/clock     | HOLD        |     0.961ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 15 secs 
Total CPU time to PAR completion: 1 mins 12 secs 

Peak Memory Usage:  4466 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Tue Jan 12 01:52:07 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Tue Jan 12 01:52:12 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Jan 12 02:18:36 2021
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing leds_gpio.jpg.....
Rasterizing switches_gpio.jpg.....
Rasterizing pantalla_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Tue Jan 12 02:19:03 2021
 xsdk.exe -hwspec D:\hlocal\SE\Practicas\practica4\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
xps_gpio_0 has been deleted from the project
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral buttons_gpio is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_gpio (buttons_gpio) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 90 
Make instance buttons_gpio port GPIO_IO external with net as port name
Instance buttons_gpio port GPIO_IO connector undefined, using buttons_gpio_GPIO_IO
WARNING:EDK:3967 - xps_gpio (buttons_gpio) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 90 
WARNING:EDK:3967 - xps_gpio (buttons_gpio) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 90 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x81440000-0x8144ffff) buttons_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
Generated Addresses Successfully
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Jan 12 05:15:38 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x81440000-0x8144ffff) buttons_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:buttons_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 70 - Copying cache
implementation netlist
IPNAME:pantalla INSTANCE:pantalla_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 80 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 25 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:800 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 199. Type of casilla_siguiente is incompatible with type of +.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 200. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 202. Wrong index type for RAM.
ERROR:HDLParsers:164 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 203. parse error, unexpected THEN, expecting COMMA or CLOSEPAR
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 205. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 207. Wrong index type for RAM.
ERROR:HDLParsers:800 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 209. Type of casilla_siguiente is incompatible with type of -.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 210. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 212. Wrong index type for RAM.
ERROR:HDLParsers:800 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 214. Type of casilla_siguiente is incompatible with type of +.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 215. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 217. Wrong index type for RAM.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\hlocal\SE\Practicas\practica4.1\synthesis\system_pantalla_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jan 12 05:18:42 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x81440000-0x8144ffff) buttons_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:buttons_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 25 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 70 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 199. + can not have such operands in this context.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 200. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 202. Wrong index type for RAM.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 204. - can not have such operands in this context.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 205. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 207. Wrong index type for RAM.
ERROR:HDLParsers:164 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 209. parse error, unexpected TICK
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 210. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 212. Wrong index type for RAM.
ERROR:HDLParsers:164 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 214. parse error, unexpected TICK
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 215. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 217. Wrong index type for RAM.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\hlocal\SE\Practicas\practica4.1\synthesis\system_pantalla_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jan 12 05:20:56 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x81440000-0x8144ffff) buttons_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:buttons_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 25 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 70 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 197. to_integer can not have such operands in this context.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 200. to_integer can not have such operands in this context.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 201. Wrong index type for RAM.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 202. to_integer can not have such operands in this context.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 203. Wrong index type for RAM.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 205. to_integer can not have such operands in this context.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 206. Wrong index type for RAM.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 207. to_integer can not have such operands in this context.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 208. Wrong index type for RAM.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 210. to_integer can not have such operands in this context.
ERROR:HDLParsers:164 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 210. parse error, unexpected TICK
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 211. Wrong index type for RAM.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 212. to_integer can not have such operands in this context.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 213. Wrong index type for RAM.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 215. to_integer can not have such operands in this context.
ERROR:HDLParsers:164 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 215. parse error, unexpected TICK
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 216. Wrong index type for RAM.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 217. to_integer can not have such operands in this context.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 218. Wrong index type for RAM.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\hlocal\SE\Practicas\practica4.1\synthesis\system_pantalla_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jan 12 05:21:36 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x81440000-0x8144ffff) buttons_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:buttons_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 25 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 70 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 197. to_integer can not have such operands in this context.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 200. to_integer can not have such operands in this context.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 201. Wrong index type for RAM.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 202. to_integer can not have such operands in this context.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 203. Wrong index type for RAM.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 205. to_integer can not have such operands in this context.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 206. Wrong index type for RAM.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 207. to_integer can not have such operands in this context.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 208. Wrong index type for RAM.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 210. to_integer can not have such operands in this context.
ERROR:HDLParsers:164 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 210. parse error, unexpected TICK
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 211. Wrong index type for RAM.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 212. to_integer can not have such operands in this context.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 213. Wrong index type for RAM.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 215. to_integer can not have such operands in this context.
ERROR:HDLParsers:164 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 215. parse error, unexpected TICK
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 216. Wrong index type for RAM.
ERROR:HDLParsers:808 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 217. to_integer can not have such operands in this context.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 218. Wrong index type for RAM.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\hlocal\SE\Practicas\practica4.1\synthesis\system_pantalla_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.gui

********************************************************************************
At Local date and time: Tue Jan 12 05:26:41 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x81440000-0x8144ffff) buttons_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:buttons_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 25 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 70 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 201. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 203. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 206. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 208. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 211. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 213. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 216. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 218. Wrong index type for RAM.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\hlocal\SE\Practicas\practica4.1\synthesis\system_pantalla_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jan 12 05:27:57 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x81440000-0x8144ffff) buttons_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:buttons_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 25 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 70 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 201. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 203. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 206. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 208. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 211. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 213. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 216. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 218. Wrong index type for RAM.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\hlocal\SE\Practicas\practica4.1\synthesis\system_pantalla_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jan 12 05:34:23 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x81440000-0x8144ffff) buttons_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:buttons_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 25 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 70 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 201. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 203. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 212. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 214. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 217. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 219. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 222. Wrong index type for RAM.
ERROR:HDLParsers:821 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 224. Wrong index type for RAM.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\hlocal\SE\Practicas\practica4.1\synthesis\system_pantalla_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jan 12 05:36:18 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x81440000-0x8144ffff) buttons_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:buttons_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 25 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 70 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:164 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 228. parse error, unexpected CLOSEPAR
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\hlocal\SE\Practicas\practica4.1\synthesis\system_pantalla_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jan 12 05:36:53 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x81440000-0x8144ffff) buttons_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:buttons_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 25 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 70 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3312 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/user_logic.vhd" Line 221. Undefined symbol 'casilla_a_mover'.
ERROR:HDLParsers:1209 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/user_logic.vhd" Line 221. casilla_a_mover: Undefined symbol (last report in this block)
ERROR:HDLParsers:851 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. Formal casilla_a_mover of vgacore with no default value must be associated with an actual value.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\hlocal\SE\Practicas\practica4.1\synthesis\system_pantalla_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jan 12 05:39:09 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x81440000-0x8144ffff) buttons_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:buttons_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 25 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 70 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3312 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/user_logic.vhd" Line 221. Undefined symbol 'casilla_a_mover'.
ERROR:HDLParsers:1209 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/user_logic.vhd" Line 221. casilla_a_mover: Undefined symbol (last report in this block)
ERROR:HDLParsers:851 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/user_logic.vhd" Line 229. Formal casilla_a_mover of vgacore with no default value must be associated with an actual value.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\hlocal\SE\Practicas\practica4.1\synthesis\system_pantalla_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

buttons_gpio has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   buttons_pin
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.gui
Make instance pantalla_0 port push external with net as port name
Instance pantalla_0 port push connector undefined, using pantalla_0_push

********************************************************************************
At Local date and time: Tue Jan 12 21:40:31 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 16 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 47 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 31 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: plb_v46_0, PORT: PLB_Clk - port is driven by a
   sourceless connector - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 24 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jan 12 21:42:15 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 70 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 25 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3312 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/user_logic.vhd" Line 228. Undefined symbol 'casilla_a_mover'.
ERROR:HDLParsers:1209 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/user_logic.vhd" Line 228. casilla_a_mover: Undefined symbol (last report in this block)
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\hlocal\SE\Practicas\practica4.1\synthesis\system_pantalla_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jan 12 21:43:40 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 25 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 70 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<67><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<67><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<67><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<67><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<67><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<67><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<67><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<67><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<67><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<72><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<72><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<72><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<72><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<72><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<72><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<72><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<72><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<72><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<105><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<105><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<105><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<105><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<105><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<105><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<105><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<105><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<105><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<110><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<110><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<110><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<110><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<110><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<110><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<110><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<110><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<110><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<0><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<0><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<0><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<0><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<0><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<0><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<0><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<0><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<0><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<1><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<1><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<1><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<1><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<1><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<1><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<1><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<1><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<1><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<2><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<2><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<2><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<2><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<2><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<2><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<2><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<2><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<2><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<3><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<3><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<3><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<3><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<3><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<3><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<3><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<3><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<3><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<4><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<4><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<4><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<4><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<4><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<4><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<4><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<4><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<4><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<5><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<5><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<5><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<5><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<5><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<5><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<5><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<5><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<5><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<6><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<6><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<6><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<6><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<6><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<6><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<6><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<6><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<6><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<7><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<7><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<7><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<7><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<7><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<7><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<7><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<7><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<7><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<8><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<8><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<8><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<8><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<8><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<8><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<8><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<8><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<8><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<9><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<9><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<9><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<9><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<9><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<9><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<9><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<9><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<9><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<10><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<10><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<10><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<10><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<10><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<10><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<10><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<10><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<10><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<11><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<11><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<11><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<11><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<11><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<11><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<11><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<11><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<11><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<12><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<12><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<12><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<12><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<12><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<12><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<12><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<12><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<12><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<13><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<13><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<13><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<13><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<13><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<13><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<13><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<13><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<13><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<14><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<14><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<14><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<14><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<14><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<14><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<14><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<14><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<14><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<15><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<15><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<15><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<15><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<15><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<15><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<15><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<15><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<15><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<16><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<16><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<16><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<16><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<16><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<16><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<16><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<16><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<16><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<17><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<17><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<17><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<17><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<17><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<17><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<17><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<17><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<17><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<18><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<18><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<18><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<18><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<18><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<18><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<18><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<18><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<18><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<19><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<19><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<19><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<19><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<19><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<19><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<19><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<19><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<19><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<20><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<20><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<20><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<20><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<20><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<20><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<20><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<20><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<20><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<21><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<21><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<21><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<21><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<21><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<21><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<21><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<21><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<21><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<22><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<22><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<22><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<22><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<22><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<22><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<22><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<22><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<22><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<23><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<23><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<23><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<23><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<23><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<23><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<23><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<23><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<23><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<24><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<24><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<24><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<24><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<24><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<24><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<24><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<24><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<24><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<25><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<25><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<25><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<25><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<25><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<25><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<25><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<25><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<25><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<26><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<26><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<26><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<26><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<26><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<26><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<26><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<26><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<26><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<27><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<27><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<27><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<27><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<27><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<27><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<27><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<27><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<27><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<28><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<28><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<28><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<28><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<28><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<28><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<28><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<28><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<28><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<29><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<29><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<29><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<29><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<29><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<29><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<29><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<29><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<29><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<30><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<30><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<30><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<30><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<30><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<30><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<30><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<30><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<30><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<31><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<31><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<31><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<31><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<31><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<31><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<31><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<31><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<31><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<32><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<32><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<32><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<32><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<32><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<32><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<32><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<32><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<32><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<33><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<33><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<33><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<33><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<33><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<33><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<33><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<33><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<33><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<34><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<34><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<34><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<34><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<34><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<34><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<34><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<34><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<34><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<35><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<35><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<35><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<35><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<35><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<35><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<35><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<35><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<35><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<36><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<36><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<36><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<36><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<36><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<36><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<36><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<36><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<36><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<37><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<37><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<37><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<37><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<37><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<37><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<37><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<37><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<37><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<38><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<38><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<38><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<38><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<38><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<38><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<38><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<38><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<38><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<39><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<39><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<39><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<39><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<39><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<39><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<39><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<39><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<39><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<40><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<40><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<40><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<40><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<40><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<40><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<40><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<40><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<40><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<41><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<41><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<41><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<41><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<41><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<41><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<41><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<41><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<41><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<42><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<42><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<42><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<42><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<42><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<42><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<42><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<42><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<42><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<43><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<43><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<43><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<43><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<43><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<43><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<43><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<43><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<43><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<44><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<44><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<44><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<44><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<44><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<44><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<44><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<44><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<44><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<45><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<45><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<45><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<45><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<45><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<45><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<45><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<45><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<45><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<46><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<46><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<46><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<46><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<46><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<46><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<46><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<46><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<46><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<47><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<47><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<47><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<47><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<47><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<47><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<47><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<47><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<47><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<48><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<48><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<48><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<48><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<48><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<48><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<48><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<48><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<48><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<49><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<49><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<49><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<49><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<49><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<49><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<49><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<49><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<49><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<50><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<50><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<50><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<50><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<50><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<50><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<50><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<50><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<50><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<51><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<51><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<51><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<51><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<51><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<51><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<51><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<51><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<51><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<52><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<52><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<52><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<52><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<52><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<52><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<52><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<52><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<52><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<53><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<53><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<53><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<53><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<53><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<53><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<53><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<53><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<53><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<54><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<54><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<54><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<54><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<54><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<54><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<54><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<54><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<54><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<55><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<55><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<55><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<55><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<55><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<55><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<55><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<55><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<55><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<56><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<56><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<56><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<56><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<56><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<56><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<56><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<56><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<56><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<57><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<57><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<57><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<57><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<57><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<57><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<57><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<57><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<57><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<58><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<58><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<58><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<58><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<58><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<58><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<58><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<58><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<58><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<59><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<59><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<59><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<59><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<59><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<59><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<59><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<59><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<59><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<60><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<60><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<60><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<60><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<60><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<60><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<60><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<60><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<60><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<61><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<61><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<61><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<61><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<61><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<61><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<61><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<61><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<61><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<62><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<62><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<62><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<62><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<62><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<62><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<62><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<62><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<62><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<63><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<63><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<63><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<63><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<63><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<63><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<63><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<63><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<63><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<64><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<64><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<64><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<64><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<64><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<64><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<64><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<64><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<64><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<65><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<65><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<65><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<65><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<65><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<65><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<65><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<65><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<65><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<66><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<66><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<66><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<66><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<66><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<66><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<66><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<66><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<66><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<68><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<68><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<68><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<68><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<68><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<68><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<68><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<68><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<68><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<69><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<69><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<69><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<69><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<69><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<69><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<69><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<69><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<69><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<70><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<70><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<70><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<70><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<70><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<70><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<70><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<70><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<70><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<71><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<71><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<71><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<71><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<71><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<71><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<71><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<71><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<71><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<73><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<73><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<73><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<73><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<73><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<73><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<73><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<73><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<73><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<74><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<74><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<74><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<74><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<74><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<74><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<74><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<74><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<74><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<75><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<75><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<75><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<75><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<75><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<75><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<75><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<75><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<75><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<76><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<76><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<76><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<76><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<76><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<76><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<76><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<76><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<76><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<77><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<77><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<77><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<77><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<77><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<77><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<77><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<77><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<77><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<78><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<78><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<78><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<78><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<78><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<78><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<78><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<78><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<78><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<79><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<79><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<79><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<79><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<79><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<79><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<79><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<79><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<79><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<80><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<80><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<80><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<80><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<80><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<80><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<80><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<80><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<80><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<81><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<81><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<81><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<81><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<81><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<81><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<81><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<81><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<81><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<82><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<82><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<82><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<82><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<82><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<82><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<82><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<82><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<82><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<83><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<83><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<83><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<83><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<83><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<83><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<83><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<83><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<83><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<84><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<84><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<84><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<84><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<84><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<84><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<84><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<84><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<84><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<85><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<85><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<85><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<85><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<85><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<85><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<85><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<85><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<85><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<86><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<86><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<86><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<86><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<86><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<86><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<86><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<86><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<86><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<87><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<87><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<87><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<87><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<87><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<87><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<87><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<87><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<87><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<88><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<88><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<88><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<88><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<88><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<88><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<88><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<88><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<88><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<89><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<89><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<89><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<89><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<89><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<89><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<89><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<89><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<89><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<90><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<90><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<90><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<90><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<90><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<90><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<90><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<90><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<90><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<91><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<91><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<91><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<91><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<91><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<91><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<91><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<91><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<91><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<92><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<92><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<92><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<92><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<92><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<92><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<92><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<92><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<92><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<93><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<93><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<93><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<93><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<93><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<93><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<93><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<93><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<93><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<94><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<94><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<94><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<94><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<94><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<94><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<94><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<94><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<94><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<95><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<95><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<95><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<95><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<95><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<95><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<95><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<95><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<95><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<96><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<96><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<96><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<96><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<96><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<96><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<96><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<96><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<96><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<97><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<97><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<97><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<97><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<97><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<97><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<97><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<97><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<97><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<98><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<98><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<98><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<98><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<98><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<98><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<98><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<98><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<98><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<99><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<99><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<99><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<99><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<99><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<99><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<99><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<99><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<99><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<100><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<100><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<100><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<100><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<100><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<100><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<100><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<100><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<100><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<101><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<101><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<101><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<101><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<101><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<101><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<101><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<101><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<101><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<102><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<102><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<102><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<102><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<102><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<102><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<102><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<102><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<102><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<103><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<103><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<103><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<103><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<103><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<103><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<103><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<103><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<103><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<104><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<104><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<104><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<104><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<104><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<104><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<104><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<104><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<104><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<106><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<106><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<106><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<106><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<106><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<106><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<106><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<106><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<106><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<107><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<107><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<107><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<107><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<107><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<107><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<107><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<107><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<107><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<108><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<108><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<108><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<108><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<108><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<108><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<108><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<108><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<108><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<109><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<109><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<109><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<109><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<109><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<109><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<109><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<109><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<109><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<111><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<111><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<111><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<111><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<111><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<111><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<111><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<111><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<111><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<112><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<112><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<112><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<112><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<112><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<112><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<112><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<112><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<112><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<113><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<113><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<113><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<113><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<113><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<113><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<113><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<113><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<113><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<114><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<114><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<114><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<114><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<114><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<114><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<114><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<114><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<114><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<115><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<115><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<115><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<115><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<115><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<115><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<115><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<115><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<115><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<116><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<116><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<116><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<116><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<116><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<116><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<116><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<116><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<116><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<117><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<117><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<117><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<117><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<117><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<117><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<117><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<117><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<117><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<118><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<118><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<118><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<118><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<118><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<118><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<118><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<118><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<118><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<119><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<119><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<119><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<119><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<119><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<119><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<119><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<119><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<119><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<120><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<120><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<120><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<120><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<120><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<120><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<120><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<120><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<120><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<121><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<121><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<121><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<121><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<121><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<121><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<121><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<121><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<121><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<122><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<122><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<122><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<122><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<122><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<122><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<122><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<122><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<122><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<123><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<123><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<123><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<123><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<123><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<123><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<123><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<123><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<123><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<124><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<124><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<124><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<124><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<124><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<124><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<124><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<124><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<124><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<125><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<125><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<125><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<125><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<125><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<125><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<125><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<125><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<125><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<126><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<126><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<126><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<126><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<126><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<126><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<126><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<126><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<126><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<127><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<127><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<127><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<127><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<127><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<127><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<127><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<127><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <vgacore> on signal <RAM<127><0>>; this signal is connected to multiple drivers.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\hlocal\SE\Practicas\practica4.1\synthesis\system_pantalla_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.gui

********************************************************************************
At Local date and time: Tue Jan 12 21:58:11 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 25 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 70 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:164 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 251. parse error, unexpected TOKBEGIN
ERROR:HDLParsers:164 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 267. parse error, unexpected ELSIF
ERROR:HDLParsers:164 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 272. parse error, unexpected ELSIF
ERROR:HDLParsers:164 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 277. parse error, unexpected ELSIF
ERROR:HDLParsers:164 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/vgacore.vhd" Line 282. parse error, unexpected IF, expecting SEMICOLON
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\hlocal\SE\Practicas\practica4.1\synthesis\system_pantalla_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jan 12 21:59:05 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x81420000-0x8142ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 17 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 25 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 70 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 32 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1116.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/hlocal/SE/Practicas/practica4.1/implementation/fpga.flw 
Using Option File(s): 
 D:/hlocal/SE/Practicas/practica4.1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_plb_v46_0_wrapper.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_bram_block_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_xps_bram_if_cntlr_0_wr
apper.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_xps_uartlite_0_wrapper
.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_leds_gpio_wrapper.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_switches_gpio_wrapper.
ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_pantalla_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  25 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=M3) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	PAD symbol "leds_pin<2>" (Pad Signal = leds_pin<2>)
   	TBUF symbol "iobuf_2/OBUFT" (Control Signal = leds_GPIO_IO_T<2>)
   	BUF symbol "iobuf_2/IBUF" (Output Signal = leds_GPIO_IO_I<2>)
   	PAD symbol "pantalla_0_push_pin<3>" (Pad Signal = pantalla_0_push_pin<3>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=L5) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	PAD symbol "leds_pin<0>" (Pad Signal = leds_pin<0>)
   	TBUF symbol "iobuf_0/OBUFT" (Control Signal = leds_GPIO_IO_T<0>)
   	BUF symbol "iobuf_0/IBUF" (Output Signal = leds_GPIO_IO_I<0>)
   	PAD symbol "pantalla_0_push_pin<1>" (Pad Signal = pantalla_0_push_pin<1>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=N2) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	PAD symbol "leds_pin<1>" (Pad Signal = leds_pin<1>)
   	TBUF symbol "iobuf_1/OBUFT" (Control Signal = leds_GPIO_IO_T<1>)
   	BUF symbol "iobuf_1/IBUF" (Output Signal = leds_GPIO_IO_I<1>)
   	PAD symbol "pantalla_0_push_pin<2>" (Pad Signal = pantalla_0_push_pin<2>)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   3
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
leds_gpio has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin

********************************************************************************
At Local date and time: Tue Jan 12 22:30:48 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 15 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 30 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 36 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 46 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 58 - Copying cache
implementation netlist
IPNAME:pantalla INSTANCE:pantalla_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 68 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 30 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: plb_v46_0, PORT: PLB_Clk - port is driven by a
   sourceless connector - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 23 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jan 12 22:31:34 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 16 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 47 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:pantalla INSTANCE:pantalla_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 31 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 24 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 69 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1000.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/hlocal/SE/Practicas/practica4.1/implementation/fpga.flw 
Using Option File(s): 
 D:/hlocal/SE/Practicas/practica4.1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_plb_v46_0_wrapper.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_bram_block_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_xps_bram_if_cntlr_0_wr
apper.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_xps_uartlite_0_wrapper
.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_switches_gpio_wrapper.
ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_pantalla_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  24 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9eeb6497) REAL time: 21 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:9eeb6497) REAL time: 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9eeb6497) REAL time: 21 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:4c4187bb) REAL time: 22 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4c4187bb) REAL time: 22 secs 

Phase 6.4  Local Placement Optimization
..................................
.....................................................................
Phase 6.4  Local Placement Optimization (Checksum:4c4187bb) REAL time: 29 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:4c4187bb) REAL time: 29 secs 

Phase 8.8  Global Placement
......................................
...................................................................................................................
.....................
...........................................................
................
................
Phase 8.8  Global Placement (Checksum:6daba0d7) REAL time: 53 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:6daba0d7) REAL time: 53 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:6daba0d7) REAL time: 53 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:d8cb3c75) REAL time: 1 mins 29 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d8cb3c75) REAL time: 1 mins 29 secs 

Total REAL time to Placer completion: 1 mins 29 secs 
Total CPU  time to Placer completion: 1 mins 28 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Total Number Slice Registers:       2,441 out of  15,360   15
    Number used as Flip Flops:        2,423
    Number used as Latches:              18
  Number of 4 input LUTs:            12,266 out of  15,360   79
Logic Distribution:
  Number of occupied Slices:          6,369 out of   7,680   82
    Number of Slices containing only related logic:   6,369 out of   6,369 100
    Number of Slices containing unrelated logic:          0 out of   6,369   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      12,317 out of  15,360   80
    Number used as logic:            11,790
    Number used as a route-thru:         51
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      92

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 27 out of     173   15
    IOB Flip Flops:                      13
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                4.24

Peak Memory Usage:  4633 MB
Total REAL time to MAP completion:  1 mins 35 secs 
Total CPU time to MAP completion:   1 mins 34 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  27 out of 173    15
      Number of LOCed IOBs                  27 out of 27    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       6369 out of 7680   82
      Number of SLICEMs                    802 out of 3840   20



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 54298 unrouted;      REAL time: 10 secs 

Phase  2  : 51582 unrouted;      REAL time: 24 secs 

Phase  3  : 26574 unrouted;      REAL time: 30 secs 

Phase  4  : 26850 unrouted; (Par is working to improve performance)     REAL time: 35 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 30 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 4 mins 43 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 4 mins 44 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 4 mins 46 secs 
WARNING:Route:455 - CLK Net:pantalla_0_hsyncb_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 4 mins 46 secs 
Total CPU time to Router completion: 4 mins 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1297 |  0.437     |  1.048      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0/pantalla_ |              |      |      |            |             |
|0/USER_LOGIC_I/clock |              |      |      |            |             |
|                     |      BUFGMUX4| No   | 1157 |  0.397     |  1.009      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0_hsyncb_pi |              |      |      |            |             |
|              n_OBUF |         Local|      |    9 |  0.359     |  3.062      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0/pantalla_ |              |      |      |            |             |
|0/USER_LOGIC_I/vga/c |              |      |      |            |             |
|olor_siguiente_not00 |              |      |      |            |             |
|                  03 |         Local|      |   18 |  0.737     |  3.416      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.076ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.447ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|     4.767ns|     N/A|           0
  talla_0/pantalla_0/USER_LOGIC_I/clock     | HOLD        |     0.884ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|     6.322ns|     N/A|           0
  talla_0_hsyncb_pin_OBUF                   | HOLD        |     1.397ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|     2.061ns|     N/A|           0
  talla_0/pantalla_0/USER_LOGIC_I/vga/color | HOLD        |     0.849ns|            |       0|           0
  _siguiente_not0003                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 4 mins 49 secs 
Total CPU time to PAR completion: 4 mins 37 secs 

Peak Memory Usage:  4550 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Tue Jan 12 23:01:13 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Tue Jan 12 23:01:21 2021

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_not0003 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Jan 12 23:02:39 2021
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing switches_gpio.jpg.....
Rasterizing pantalla_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Tue Jan 12 23:03:05 2021
 xsdk.exe -hwspec D:\hlocal\SE\Practicas\practica4.1\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.gui

********************************************************************************
At Local date and time: Tue Jan 12 23:33:03 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 16 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 24 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 47 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:pantalla INSTANCE:pantalla_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 31 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 69 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1035.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/hlocal/SE/Practicas/practica4.1/implementation/fpga.flw 
Using Option File(s): 
 D:/hlocal/SE/Practicas/practica4.1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_plb_v46_0_wrapper.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_bram_block_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_xps_bram_if_cntlr_0_wr
apper.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_xps_uartlite_0_wrapper
.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_switches_gpio_wrapper.
ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_pantalla_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  28 sec
Total CPU time to NGDBUILD completion:   26 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 24 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:22e1a1b) REAL time: 28 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:22e1a1b) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:22e1a1b) REAL time: 28 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:664c6d9b) REAL time: 30 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:664c6d9b) REAL time: 30 secs 

Phase 6.4  Local Placement Optimization
...................................
....................................................................................................................
Phase 6.4  Local Placement Optimization (Checksum:664c6d9b) REAL time: 40 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:664c6d9b) REAL time: 40 secs 

Phase 8.8  Global Placement
....................................
..............................................................................................................
......................
...........................................................................................................................
.................................
................................
Phase 8.8  Global Placement (Checksum:6c565ad3) REAL time: 1 mins 41 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:6c565ad3) REAL time: 1 mins 41 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:6c565ad3) REAL time: 1 mins 41 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:8d62f01e) REAL time: 2 mins 54 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:8d62f01e) REAL time: 2 mins 55 secs 

Total REAL time to Placer completion: 2 mins 56 secs 
Total CPU  time to Placer completion: 2 mins 39 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Total Number Slice Registers:       2,572 out of  15,360   16
    Number used as Flip Flops:        2,534
    Number used as Latches:              38
  Number of 4 input LUTs:            12,907 out of  15,360   84
Logic Distribution:
  Number of occupied Slices:          6,643 out of   7,680   86
    Number of Slices containing only related logic:   6,643 out of   6,643 100
    Number of Slices containing unrelated logic:          0 out of   6,643   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      12,966 out of  15,360   84
    Number used as logic:            12,431
    Number used as a route-thru:         59
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      92

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 27 out of     173   15
    IOB Flip Flops:                      17
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                4.23

Peak Memory Usage:  4636 MB
Total REAL time to MAP completion:  3 mins 3 secs 
Total CPU time to MAP completion:   2 mins 47 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  27 out of 173    15
      Number of LOCed IOBs                  27 out of 27    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       6643 out of 7680   86
      Number of SLICEMs                    802 out of 3840   20



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 57194 unrouted;      REAL time: 10 secs 

Phase  2  : 54356 unrouted;      REAL time: 28 secs 

Phase  3  : 29926 unrouted;      REAL time: 35 secs 

Phase  4  : 31248 unrouted; (Par is working to improve performance)     REAL time: 43 secs 
  Intermediate status: 67205 unrouted;       REAL time: 49 mins 5 secs 

  Intermediate status: 133972 unrouted;       REAL time: 1 hrs 20 mins 57 secs 

WARNING:Route:463 - The router has detected a very dense, congested design. It is extremely unlikely the router will be
   able to finish the design and meet your requirements. To prevent excessive run time the router will exit with a
   partially routed design. This behavior will allow you to identify difficult designs earlier. The cause of this
   behavior is either overly difficult constraints, putting too much logic into this device, or an issue with the
   implementation. If you would prefer a fully routed design, ease the constraints (if any), remove some logic from the
   design, or change the placement before running router again. If you are willing to accept a long run time, set the
   option "-xe c" to override the present behavior.

Phase  5  : 188516 unrouted; (Par is working to improve performance)     REAL time: 1 hrs 51 mins 44 secs 

Phase  6  : 188516 unrouted; (Par is working to improve performance)     REAL time: 1 hrs 51 mins 49 secs 

Phase  7  : 188516 unrouted; (Par is working to improve performance)     REAL time: 1 hrs 51 mins 54 secs 
WARNING:Route:455 - CLK Net:pantalla_0_hsyncb_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 hrs 51 mins 54 secs 
Total CPU time to Router completion: 1 hrs 46 mins 7 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1280 |  0.410     |  1.024      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0/pantalla_ |              |      |      |            |             |
|0/USER_LOGIC_I/clock |              |      |      |            |             |
|                     |      BUFGMUX4| No   | 1225 |  0.394     |  1.007      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0/pantalla_ |              |      |      |            |             |
|0/USER_LOGIC_I/vga/c |              |      |      |            |             |
|asilla_a_mover_not00 |              |      |      |            |             |
|                  03 |      BUFGMUX7| No   |   37 |  0.250     |  0.871      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0_hsyncb_pi |              |      |      |            |             |
|              n_OBUF |         Local|      |    8 |  0.030     |  3.086      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    72.453ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.624ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|    93.044ns|     N/A|           0
  talla_0/pantalla_0/USER_LOGIC_I/clock     | HOLD        |     0.789ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|    26.510ns|     N/A|           0
  talla_0_hsyncb_pin_OBUF                   | HOLD        |     1.123ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|    97.534ns|     N/A|           0
  talla_0/pantalla_0/USER_LOGIC_I/vga/casil | HOLD        |     2.495ns|            |       0|           0
  la_a_mover_not0003                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

2566 signals are not completely routed. See the system.unroutes file for a list of all unrouted signals.

WARNING:Par:100 - Design is not completely routed. There are 2566 signals that are not
   completely routed in this design. See the "system.unroutes" file for a list of
   all unrouted signals. Check for other warnings in your PAR report that might
   indicate why these nets are unroutable. These nets can also be evaluated
   in FPGA Editor by selecting "Unrouted Nets" in the List Window.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 hrs 51 mins 59 secs 
Total CPU time to PAR completion: 1 hrs 46 mins 11 secs 

Peak Memory Usage:  4558 MB

Placer: Placement generated during map.
Routing: Completed - errors found.

Number of error messages: 0
Number of warning messages: 57
Number of info messages: 1

Writing design to file system.ncd



PAR done!
ERROR:Xflow - Program par returned error code 30. Aborting flow execution... 
make: *** [__xps/system_routed] Error 1
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.gui

********************************************************************************
At Local date and time: Wed Jan 13 02:04:10 2021
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/hlocal/SE/Practicas/practica4.1/implementation/fpga.flw 
Using Option File(s): 
 D:/hlocal/SE/Practicas/practica4.1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_plb_v46_0_wrapper.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_bram_block_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_xps_bram_if_cntlr_0_wr
apper.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_xps_uartlite_0_wrapper
.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_switches_gpio_wrapper.
ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_pantalla_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  27 sec
Total CPU time to NGDBUILD completion:   25 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 24 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:22e1a1b) REAL time: 28 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:22e1a1b) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:22e1a1b) REAL time: 28 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:664c6d9b) REAL time: 32 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:664c6d9b) REAL time: 32 secs 

Phase 6.4  Local Placement Optimization
...................................
....................................................................................................................
Phase 6.4  Local Placement Optimization (Checksum:664c6d9b) REAL time: 43 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:664c6d9b) REAL time: 44 secs 

Phase 8.8  Global Placement
....................................
..............................................................................................................
......................
...........................................................................................................................
.................................
................................
Phase 8.8  Global Placement (Checksum:6c565ad3) REAL time: 1 mins 43 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:6c565ad3) REAL time: 1 mins 43 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:6c565ad3) REAL time: 1 mins 44 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:8d62f01e) REAL time: 2 mins 47 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:8d62f01e) REAL time: 2 mins 47 secs 

Total REAL time to Placer completion: 2 mins 48 secs 
Total CPU  time to Placer completion: 2 mins 31 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Total Number Slice Registers:       2,572 out of  15,360   16
    Number used as Flip Flops:        2,534
    Number used as Latches:              38
  Number of 4 input LUTs:            12,907 out of  15,360   84
Logic Distribution:
  Number of occupied Slices:          6,643 out of   7,680   86
    Number of Slices containing only related logic:   6,643 out of   6,643 100
    Number of Slices containing unrelated logic:          0 out of   6,643   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      12,966 out of  15,360   84
    Number used as logic:            12,431
    Number used as a route-thru:         59
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      92

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 27 out of     173   15
    IOB Flip Flops:                      17
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                4.23

Peak Memory Usage:  4636 MB
Total REAL time to MAP completion:  2 mins 56 secs 
Total CPU time to MAP completion:   2 mins 38 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  27 out of 173    15
      Number of LOCed IOBs                  27 out of 27    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       6643 out of 7680   86
      Number of SLICEMs                    802 out of 3840   20



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 57194 unrouted;      REAL time: 12 secs 

Phase  2  : 54356 unrouted;      REAL time: 33 secs 

Phase  3  : 29926 unrouted;      REAL time: 40 secs 

Phase  4  : 31248 unrouted; (Par is working to improve performance)     REAL time: 46 secs 
Trying to terminate Process...
Done!
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.gui

********************************************************************************
At Local date and time: Wed Jan 13 02:36:54 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 16 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 24 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 47 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:pantalla INSTANCE:pantalla_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 31 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 69 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 956.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/hlocal/SE/Practicas/practica4.1/implementation/fpga.flw 
Using Option File(s): 
 D:/hlocal/SE/Practicas/practica4.1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_plb_v46_0_wrapper.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_bram_block_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_xps_bram_if_cntlr_0_wr
apper.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_xps_uartlite_0_wrapper
.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_switches_gpio_wrapper.
ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_pantalla_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  32 sec
Total CPU time to NGDBUILD completion:   29 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 19 secs 
Total CPU  time at the beginning of Placer: 19 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:31a2be3f) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:31a2be3f) REAL time: 22 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:31a2be3f) REAL time: 22 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:6c565447) REAL time: 24 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:6c565447) REAL time: 24 secs 

Phase 6.4  Local Placement Optimization
................................
.............................................................................................................
Phase 6.4  Local Placement Optimization (Checksum:6c565447) REAL time: 31 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:6c565447) REAL time: 31 secs 

Phase 8.8  Global Placement
..................................
.......................................................................
....................
....................................................................................
......................................
......................................
Phase 8.8  Global Placement (Checksum:dedd1733) REAL time: 1 mins 4 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:dedd1733) REAL time: 1 mins 4 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:dedd1733) REAL time: 1 mins 4 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:637c4a15) REAL time: 1 mins 46 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:637c4a15) REAL time: 1 mins 46 secs 

Total REAL time to Placer completion: 1 mins 47 secs 
Total CPU  time to Placer completion: 1 mins 45 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Total Number Slice Registers:       2,557 out of  15,360   16
    Number used as Flip Flops:        2,522
    Number used as Latches:              35
  Number of 4 input LUTs:            12,324 out of  15,360   80
Logic Distribution:
  Number of occupied Slices:          6,382 out of   7,680   83
    Number of Slices containing only related logic:   6,382 out of   6,382 100
    Number of Slices containing unrelated logic:          0 out of   6,382   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      12,374 out of  15,360   80
    Number used as logic:            11,848
    Number used as a route-thru:         50
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      92

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 27 out of     173   15
    IOB Flip Flops:                      17
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                4.37

Peak Memory Usage:  4645 MB
Total REAL time to MAP completion:  1 mins 53 secs 
Total CPU time to MAP completion:   1 mins 51 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  27 out of 173    15
      Number of LOCed IOBs                  27 out of 27    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       6382 out of 7680   83
      Number of SLICEMs                    802 out of 3840   20



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 54796 unrouted;      REAL time: 10 secs 

Phase  2  : 51983 unrouted;      REAL time: 17 secs 

Phase  3  : 26921 unrouted;      REAL time: 23 secs 

Phase  4  : 27669 unrouted; (Par is working to improve performance)     REAL time: 27 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 17 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 23 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 5 mins 47 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 5 mins 48 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 5 mins 51 secs 
WARNING:Route:455 - CLK Net:pantalla_0_hsyncb_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 5 mins 51 secs 
Total CPU time to Router completion: 5 mins 42 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1323 |  0.428     |  1.046      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0/pantalla_ |              |      |      |            |             |
|0/USER_LOGIC_I/clock |              |      |      |            |             |
|                     |      BUFGMUX4| No   | 1156 |  0.395     |  1.007      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0/pantalla_ |              |      |      |            |             |
|0/USER_LOGIC_I/vga/c |              |      |      |            |             |
|asilla_a_mover_not00 |              |      |      |            |             |
|                  03 |      BUFGMUX7| No   |   34 |  0.241     |  0.885      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0_hsyncb_pi |              |      |      |            |             |
|              n_OBUF |         Local|      |    8 |  0.202     |  3.143      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.074ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.658ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|     4.821ns|     N/A|           0
  talla_0/pantalla_0/USER_LOGIC_I/clock     | HOLD        |     0.831ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|    13.714ns|     N/A|           0
  talla_0/pantalla_0/USER_LOGIC_I/vga/casil | HOLD        |     1.669ns|            |       0|           0
  la_a_mover_not0003                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|     5.988ns|     N/A|           0
  talla_0_hsyncb_pin_OBUF                   | HOLD        |     1.176ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 5 mins 54 secs 
Total CPU time to PAR completion: 5 mins 45 secs 

Peak Memory Usage:  4553 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Jan 13 03:07:50 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Wed Jan 13 03:07:59 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Jan 13 03:09:38 2021
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Wed Jan 13 03:09:39 2021
 xsdk.exe -hwspec D:\hlocal\SE\Practicas\practica4.1\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.gui

********************************************************************************
At Local date and time: Wed Jan 13 03:19:38 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 16 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 24 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 47 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:pantalla INSTANCE:pantalla_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 31 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 69 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:1202 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/user_logic.vhd" Line 160. Redeclaration of symbol push.
ERROR:HDLParsers:1402 - "D:/hlocal/SE/Practicas/practica4.1/pcores/pantalla_v1_00_a/hdl/vhdl/user_logic.vhd" Line 210. Object push of mode IN can not be updated.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\hlocal\SE\Practicas\practica4.1\synthesis\system_pantalla_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.gui

********************************************************************************
At Local date and time: Wed Jan 13 03:30:56 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 16 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 24 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 47 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 59 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 31 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 69 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 897.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/hlocal/SE/Practicas/practica4.1/implementation/fpga.flw 
Using Option File(s): 
 D:/hlocal/SE/Practicas/practica4.1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_plb_v46_0_wrapper.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_bram_block_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_xps_bram_if_cntlr_0_wr
apper.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_xps_uartlite_0_wrapper
.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_switches_gpio_wrapper.
ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_pantalla_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  24 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b4ef860a) REAL time: 21 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b4ef860a) REAL time: 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b4ef860a) REAL time: 21 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:f60b2dd0) REAL time: 22 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:f60b2dd0) REAL time: 22 secs 

Phase 6.4  Local Placement Optimization
.................................
..........................................................
Phase 6.4  Local Placement Optimization (Checksum:f60b2dd0) REAL time: 28 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:f60b2dd0) REAL time: 28 secs 

Phase 8.8  Global Placement
...................................
..................................................................
.........................
.................................................................................................................
.......................
..............................
Phase 8.8  Global Placement (Checksum:f2548ff9) REAL time: 53 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:f2548ff9) REAL time: 53 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:f2548ff9) REAL time: 54 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:4895dfdc) REAL time: 1 mins 32 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:4895dfdc) REAL time: 1 mins 33 secs 

Total REAL time to Placer completion: 1 mins 33 secs 
Total CPU  time to Placer completion: 1 mins 32 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Total Number Slice Registers:       2,478 out of  15,360   16
    Number used as Flip Flops:        2,442
    Number used as Latches:              36
  Number of 4 input LUTs:            12,215 out of  15,360   79
Logic Distribution:
  Number of occupied Slices:          6,247 out of   7,680   81
    Number of Slices containing only related logic:   6,247 out of   6,247 100
    Number of Slices containing unrelated logic:          0 out of   6,247   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      12,265 out of  15,360   79
    Number used as logic:            11,739
    Number used as a route-thru:         50
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      92

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 27 out of     173   15
    IOB Flip Flops:                      17
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                4.38

Peak Memory Usage:  4635 MB
Total REAL time to MAP completion:  1 mins 39 secs 
Total CPU time to MAP completion:   1 mins 37 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  27 out of 173    15
      Number of LOCed IOBs                  27 out of 27    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       6247 out of 7680   81
      Number of SLICEMs                    802 out of 3840   20



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 54130 unrouted;      REAL time: 10 secs 

Phase  2  : 51471 unrouted;      REAL time: 16 secs 

Phase  3  : 27486 unrouted;      REAL time: 22 secs 

Phase  4  : 28095 unrouted; (Par is working to improve performance)     REAL time: 26 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 20 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 26 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 4 mins 36 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 4 mins 37 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 4 mins 39 secs 
WARNING:Route:455 - CLK Net:pantalla_0_hsyncb_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 4 mins 39 secs 
Total CPU time to Router completion: 4 mins 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1278 |  0.464     |  1.078      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0/pantalla_ |              |      |      |            |             |
|0/USER_LOGIC_I/clock |              |      |      |            |             |
|                     |      BUFGMUX4| No   | 1154 |  0.406     |  1.018      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0/pantalla_ |              |      |      |            |             |
|0/USER_LOGIC_I/vga/c |              |      |      |            |             |
|asilla_a_mover_not00 |              |      |      |            |             |
|                  03 |      BUFGMUX7| No   |   33 |  0.298     |  0.911      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0_hsyncb_pi |              |      |      |            |             |
|              n_OBUF |         Local|      |    8 |  0.058     |  2.906      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.328ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.528ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|     5.052ns|     N/A|           0
  talla_0/pantalla_0/USER_LOGIC_I/clock     | HOLD        |     0.831ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|    14.425ns|     N/A|           0
  talla_0/pantalla_0/USER_LOGIC_I/vga/casil | HOLD        |     1.743ns|            |       0|           0
  la_a_mover_not0003                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|     5.986ns|     N/A|           0
  talla_0_hsyncb_pin_OBUF                   | HOLD        |     1.141ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 4 mins 42 secs 
Total CPU time to PAR completion: 4 mins 27 secs 

Peak Memory Usage:  4551 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Jan 13 03:58:56 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Wed Jan 13 03:59:04 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Jan 13 04:04:31 2021
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Wed Jan 13 04:04:32 2021
 xsdk.exe -hwspec D:\hlocal\SE\Practicas\practica4.1\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.gui

********************************************************************************
At Local date and time: Wed Jan 13 04:11:28 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica4.1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica4.1\pcores\pantalla_v1_00_a\data\pantalla_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 16 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 24 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 47 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches_gpio -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:pantalla INSTANCE:pantalla_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica4.1\system.mhs line 31 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica4.1\system.mhs line 69 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 902.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/hlocal/SE/Practicas/practica4.1/implementation/fpga.flw 
Using Option File(s): 
 D:/hlocal/SE/Practicas/practica4.1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/hlocal/SE/Practicas/practica4.1/implementation/system.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_plb_v46_0_wrapper.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_bram_block_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_xps_bram_if_cntlr_0_wr
apper.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_xps_uartlite_0_wrapper
.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_switches_gpio_wrapper.
ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica4.1/implementation/system_pantalla_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  32 sec
Total CPU time to NGDBUILD completion:   31 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 20 secs 
Total CPU  time at the beginning of Placer: 19 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:66f1da30) REAL time: 24 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:66f1da30) REAL time: 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:66f1da30) REAL time: 24 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:bbf780b4) REAL time: 26 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:bbf780b4) REAL time: 26 secs 

Phase 6.4  Local Placement Optimization
.................................
..............................................................................................
Phase 6.4  Local Placement Optimization (Checksum:bbf780b4) REAL time: 35 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:bbf780b4) REAL time: 35 secs 

Phase 8.8  Global Placement
...................................
........................................................................
.................
.......................................................................................................
...........................................
........................................................
Phase 8.8  Global Placement (Checksum:5ba52e8e) REAL time: 1 mins 20 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:5ba52e8e) REAL time: 1 mins 20 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:5ba52e8e) REAL time: 1 mins 20 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:56b95dd5) REAL time: 2 mins 8 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:56b95dd5) REAL time: 2 mins 8 secs 

Total REAL time to Placer completion: 2 mins 9 secs 
Total CPU  time to Placer completion: 2 mins 6 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Total Number Slice Registers:       2,489 out of  15,360   16
    Number used as Flip Flops:        2,442
    Number used as Latches:              47
  Number of 4 input LUTs:            12,810 out of  15,360   83
Logic Distribution:
  Number of occupied Slices:          6,553 out of   7,680   85
    Number of Slices containing only related logic:   6,553 out of   6,553 100
    Number of Slices containing unrelated logic:          0 out of   6,553   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      12,869 out of  15,360   83
    Number used as logic:            12,334
    Number used as a route-thru:         59
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      92

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 27 out of     173   15
    IOB Flip Flops:                      17
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                4.22

Peak Memory Usage:  4636 MB
Total REAL time to MAP completion:  2 mins 15 secs 
Total CPU time to MAP completion:   2 mins 12 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  27 out of 173    15
      Number of LOCed IOBs                  27 out of 27    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       6553 out of 7680   85
      Number of SLICEMs                    802 out of 3840   20



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 56555 unrouted;      REAL time: 10 secs 

Phase  2  : 53801 unrouted;      REAL time: 22 secs 

Phase  3  : 29292 unrouted;      REAL time: 29 secs 

Phase  4  : 30284 unrouted; (Par is working to improve performance)     REAL time: 35 secs 
  Intermediate status: 90827 unrouted;       REAL time: 45 mins 47 secs 

  Intermediate status: 166208 unrouted;       REAL time: 1 hrs 18 mins 4 secs 

WARNING:Route:463 - The router has detected a very dense, congested design. It is extremely unlikely the router will be
   able to finish the design and meet your requirements. To prevent excessive run time the router will exit with a
   partially routed design. This behavior will allow you to identify difficult designs earlier. The cause of this
   behavior is either overly difficult constraints, putting too much logic into this device, or an issue with the
   implementation. If you would prefer a fully routed design, ease the constraints (if any), remove some logic from the
   design, or change the placement before running router again. If you are willing to accept a long run time, set the
   option "-xe c" to override the present behavior.

Phase  5  : 174236 unrouted; (Par is working to improve performance)     REAL time: 1 hrs 22 mins 55 secs 

Phase  6  : 174236 unrouted; (Par is working to improve performance)     REAL time: 1 hrs 23 mins 

Phase  7  : 174236 unrouted; (Par is working to improve performance)     REAL time: 1 hrs 23 mins 6 secs 
WARNING:Route:455 - CLK Net:pantalla_0_hsyncb_pin_OBUF may have excessive skew because 
      1 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 hrs 23 mins 6 secs 
Total CPU time to Router completion: 1 hrs 18 mins 40 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1269 |  0.467     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0/pantalla_ |              |      |      |            |             |
|0/USER_LOGIC_I/clock |              |      |      |            |             |
|                     |      BUFGMUX4| No   | 1176 |  0.393     |  1.004      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0/pantalla_ |              |      |      |            |             |
|0/USER_LOGIC_I/vga/c |              |      |      |            |             |
|asilla_a_mover_not00 |              |      |      |            |             |
|                  03 |      BUFGMUX7| No   |   45 |  0.248     |  0.895      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0_hsyncb_pi |              |      |      |            |             |
|              n_OBUF |         Local|      |    8 |  1.023     |  2.020      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    73.124ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.677ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|    16.026ns|     N/A|           0
  talla_0_hsyncb_pin_OBUF                   | HOLD        |     1.173ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|   111.315ns|     N/A|           0
  talla_0/pantalla_0/USER_LOGIC_I/clock     | HOLD        |     0.831ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|    99.485ns|     N/A|           0
  talla_0/pantalla_0/USER_LOGIC_I/vga/casil | HOLD        |     1.880ns|            |       0|           0
  la_a_mover_not0003                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

2679 signals are not completely routed. See the system.unroutes file for a list of all unrouted signals.

WARNING:Par:100 - Design is not completely routed. There are 2679 signals that are not
   completely routed in this design. See the "system.unroutes" file for a list of
   all unrouted signals. Check for other warnings in your PAR report that might
   indicate why these nets are unroutable. These nets can also be evaluated
   in FPGA Editor by selecting "Unrouted Nets" in the List Window.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 hrs 23 mins 11 secs 
Total CPU time to PAR completion: 1 hrs 18 mins 45 secs 

Peak Memory Usage:  4556 MB

Placer: Placement generated during map.
Routing: Completed - errors found.

Number of error messages: 0
Number of warning messages: 57
Number of info messages: 1

Writing design to file system.ncd



PAR done!
ERROR:Xflow - Program par returned error code 30. Aborting flow execution... 
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica4.1\etc\system.gui
