# README

This project aims to document my learning journey for FPGA. You can find some Verilog FPGA component code and the corresponding Logisim files here.

| Author | Language |      Progress      |      知乎       |
| :----: | :------: | :----------------: | :-------------: |
|  Rick  | Verilog  | ![Progress-shield] | ![Zhihu-shield] |

---

## Context

### carry-chain

- `verilog` 1-bit carry-chain
- `verilog` 4-bit carry-chain
- `verilog` Testbench for 4-bit carry-chain
- `vcd` Wave shape for 4-bit carry-chain

### D flip-flop

- `verilog` D flip-flop
- `vcd` Testbench for D flip-flop
- `circ` Logisim for D flip-flop

[Progress-shield]: https://img.shields.io/badge/working-8A2BE2
[Zhihu-shield]: https://img.shields.io/badge/dynamic/json?url=https%3A%2F%2Fapi.spencerwoo.com%2Fsubstats%2F%3Fsource%3Dgithub%26queryKey%3Ddongshuizhanyan&query=%24.data.totalSubs&logo=zhihu&label=%E4%B8%9C%E6%B0%B4%E5%B1%95%E9%A2%9C&labelColor=203010&color=ff84ff
