#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 15 15:16:50 2019
# Process ID: 1576
# Current directory: /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1
# Command line: vivado
# Log file: /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/vivado.log
# Journal file: /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top/top.xpr
update_compile_order -fileset sources_1
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_test
set_property -dict [list CONFIG.C_PROBE_OUT1_WIDTH {128} CONFIG.C_PROBE_OUT0_WIDTH {128} CONFIG.C_PROBE_IN0_WIDTH {128} CONFIG.C_NUM_PROBE_OUT {3} CONFIG.C_NUM_PROBE_IN {2} CONFIG.Component_Name {vio_test}] [get_ips vio_test]
generate_target {instantiation_template} [get_files /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top/top.srcs/sources_1/ip/vio_test/vio_test.xci]
generate_target all [get_files  /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top/top.srcs/sources_1/ip/vio_test/vio_test.xci]
catch { config_ip_cache -export [get_ips -all vio_test] }
export_ip_user_files -of_objects [get_files /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top/top.srcs/sources_1/ip/vio_test/vio_test.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top/top.srcs/sources_1/ip/vio_test/vio_test.xci]
launch_runs -jobs 4 vio_test_synth_1
export_simulation -of_objects [get_files /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top/top.srcs/sources_1/ip/vio_test/vio_test.xci] -directory /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top/top.ip_user_files/sim_scripts -ip_user_files_dir /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top/top.ip_user_files -ipstatic_source_dir /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top/top.cache/compile_simlib/modelsim} {questa=/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top/top.cache/compile_simlib/questa} {ies=/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top/top.cache/compile_simlib/ies} {xcelium=/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top/top.cache/compile_simlib/xcelium} {vcs=/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top/top.cache/compile_simlib/vcs} {riviera=/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/top/top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -top top -part xc7z020clg400-1
pwd
write_checkpoint top_synth.dcp
close_project
create_project aes128_enc /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/aes128_enc -part xc7z020clg400-1
set_property board_part digilentinc.com:arty-z7-20:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/aes128_enc/aes128_enc.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/aes128_enc/aes128_enc.vhd] -no_script -reset -force -quiet
remove_files  /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/aes128_enc/aes128_enc.vhd
add_files {/home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/aes128_enc/sbox.vhd /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/aes128_enc/key_sch_round_function.vhd /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/aes128_enc/reg.vhd /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/aes128_enc/gfmult_by2.vhd /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/aes128_enc/mix_columns.vhd /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/aes128_enc/column_calculator.vhd /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/aes128_enc/add_round_key.vhd /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/aes128_enc/aes128_enc.vhd /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/aes128_enc/sub_byte.vhd /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/aes128_enc/shift_rwos.vhd /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/aes128_enc/controller.vhd /home/hamed/FPGA/Partial_reconfiguration/step_by_step/step1/Sources/hdl/aes128_enc/key_schedule.vhd}
update_compile_order -fileset sources_1
pwd
synth_design -top function128 -part xc7z020clg400-1 -mode out_of_context
write_checkpoint rm1_synth.dcp
