// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_130_62 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i_1,
        A_17_address0,
        A_17_ce0,
        A_17_q0,
        A_18_address0,
        A_18_ce0,
        A_18_q0,
        A_19_address0,
        A_19_ce0,
        A_19_q0,
        A_20_address0,
        A_20_ce0,
        A_20_q0,
        A_21_address0,
        A_21_ce0,
        A_21_q0,
        A_22_address0,
        A_22_ce0,
        A_22_q0,
        A_23_address0,
        A_23_ce0,
        A_23_q0,
        A_24_address0,
        A_24_ce0,
        A_24_q0,
        A_25_address0,
        A_25_ce0,
        A_25_q0,
        A_26_address0,
        A_26_ce0,
        A_26_q0,
        A_27_address0,
        A_27_ce0,
        A_27_q0,
        A_28_address0,
        A_28_ce0,
        A_28_q0,
        A_29_address0,
        A_29_ce0,
        A_29_q0,
        A_30_address0,
        A_30_ce0,
        A_30_q0,
        A_31_address0,
        A_31_ce0,
        A_31_q0,
        A_32_address0,
        A_32_ce0,
        A_32_q0,
        tmp_16_address0,
        tmp_16_ce0,
        tmp_16_we0,
        tmp_16_d0,
        tmp_17_address0,
        tmp_17_ce0,
        tmp_17_we0,
        tmp_17_d0,
        tmp_18_address0,
        tmp_18_ce0,
        tmp_18_we0,
        tmp_18_d0,
        tmp_19_address0,
        tmp_19_ce0,
        tmp_19_we0,
        tmp_19_d0,
        tmp_20_address0,
        tmp_20_ce0,
        tmp_20_we0,
        tmp_20_d0,
        tmp_21_address0,
        tmp_21_ce0,
        tmp_21_we0,
        tmp_21_d0,
        tmp_22_address0,
        tmp_22_ce0,
        tmp_22_we0,
        tmp_22_d0,
        tmp_23_address0,
        tmp_23_ce0,
        tmp_23_we0,
        tmp_23_d0,
        tmp_24_address0,
        tmp_24_ce0,
        tmp_24_we0,
        tmp_24_d0,
        tmp_25_address0,
        tmp_25_ce0,
        tmp_25_we0,
        tmp_25_d0,
        tmp_26_address0,
        tmp_26_ce0,
        tmp_26_we0,
        tmp_26_d0,
        tmp_27_address0,
        tmp_27_ce0,
        tmp_27_we0,
        tmp_27_d0,
        tmp_28_address0,
        tmp_28_ce0,
        tmp_28_we0,
        tmp_28_d0,
        tmp_29_address0,
        tmp_29_ce0,
        tmp_29_we0,
        tmp_29_d0,
        tmp_30_address0,
        tmp_30_ce0,
        tmp_30_we0,
        tmp_30_d0,
        tmp_31_address0,
        tmp_31_ce0,
        tmp_31_we0,
        tmp_31_d0,
        conv_i349_1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] i_1;
output  [8:0] A_17_address0;
output   A_17_ce0;
input  [23:0] A_17_q0;
output  [8:0] A_18_address0;
output   A_18_ce0;
input  [23:0] A_18_q0;
output  [8:0] A_19_address0;
output   A_19_ce0;
input  [23:0] A_19_q0;
output  [8:0] A_20_address0;
output   A_20_ce0;
input  [23:0] A_20_q0;
output  [8:0] A_21_address0;
output   A_21_ce0;
input  [23:0] A_21_q0;
output  [8:0] A_22_address0;
output   A_22_ce0;
input  [23:0] A_22_q0;
output  [8:0] A_23_address0;
output   A_23_ce0;
input  [23:0] A_23_q0;
output  [8:0] A_24_address0;
output   A_24_ce0;
input  [23:0] A_24_q0;
output  [8:0] A_25_address0;
output   A_25_ce0;
input  [23:0] A_25_q0;
output  [8:0] A_26_address0;
output   A_26_ce0;
input  [23:0] A_26_q0;
output  [8:0] A_27_address0;
output   A_27_ce0;
input  [23:0] A_27_q0;
output  [8:0] A_28_address0;
output   A_28_ce0;
input  [23:0] A_28_q0;
output  [8:0] A_29_address0;
output   A_29_ce0;
input  [23:0] A_29_q0;
output  [8:0] A_30_address0;
output   A_30_ce0;
input  [23:0] A_30_q0;
output  [8:0] A_31_address0;
output   A_31_ce0;
input  [23:0] A_31_q0;
output  [8:0] A_32_address0;
output   A_32_ce0;
input  [23:0] A_32_q0;
output  [8:0] tmp_16_address0;
output   tmp_16_ce0;
output   tmp_16_we0;
output  [23:0] tmp_16_d0;
output  [8:0] tmp_17_address0;
output   tmp_17_ce0;
output   tmp_17_we0;
output  [23:0] tmp_17_d0;
output  [8:0] tmp_18_address0;
output   tmp_18_ce0;
output   tmp_18_we0;
output  [23:0] tmp_18_d0;
output  [8:0] tmp_19_address0;
output   tmp_19_ce0;
output   tmp_19_we0;
output  [23:0] tmp_19_d0;
output  [8:0] tmp_20_address0;
output   tmp_20_ce0;
output   tmp_20_we0;
output  [23:0] tmp_20_d0;
output  [8:0] tmp_21_address0;
output   tmp_21_ce0;
output   tmp_21_we0;
output  [23:0] tmp_21_d0;
output  [8:0] tmp_22_address0;
output   tmp_22_ce0;
output   tmp_22_we0;
output  [23:0] tmp_22_d0;
output  [8:0] tmp_23_address0;
output   tmp_23_ce0;
output   tmp_23_we0;
output  [23:0] tmp_23_d0;
output  [8:0] tmp_24_address0;
output   tmp_24_ce0;
output   tmp_24_we0;
output  [23:0] tmp_24_d0;
output  [8:0] tmp_25_address0;
output   tmp_25_ce0;
output   tmp_25_we0;
output  [23:0] tmp_25_d0;
output  [8:0] tmp_26_address0;
output   tmp_26_ce0;
output   tmp_26_we0;
output  [23:0] tmp_26_d0;
output  [8:0] tmp_27_address0;
output   tmp_27_ce0;
output   tmp_27_we0;
output  [23:0] tmp_27_d0;
output  [8:0] tmp_28_address0;
output   tmp_28_ce0;
output   tmp_28_we0;
output  [23:0] tmp_28_d0;
output  [8:0] tmp_29_address0;
output   tmp_29_ce0;
output   tmp_29_we0;
output  [23:0] tmp_29_d0;
output  [8:0] tmp_30_address0;
output   tmp_30_ce0;
output   tmp_30_we0;
output  [23:0] tmp_30_d0;
output  [8:0] tmp_31_address0;
output   tmp_31_ce0;
output   tmp_31_we0;
output  [23:0] tmp_31_d0;
input  [23:0] conv_i349_1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_576_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire  signed [37:0] conv_i349_1_cast_fu_564_p1;
reg  signed [37:0] conv_i349_1_cast_reg_2474;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln133_fu_612_p1;
reg   [63:0] zext_ln133_reg_2498;
reg   [63:0] zext_ln133_reg_2498_pp0_iter1_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter2_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter3_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter4_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter5_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter6_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter7_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter8_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter9_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter10_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter11_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter12_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter13_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter14_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter15_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter16_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter17_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter18_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter19_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter20_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter21_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter22_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter23_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter24_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter25_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter26_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter27_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter28_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter29_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter30_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter31_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter32_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter33_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter34_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter35_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter36_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter37_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter38_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter39_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter40_reg;
reg   [63:0] zext_ln133_reg_2498_pp0_iter41_reg;
wire    ap_block_pp0_stage0;
reg   [6:0] j_fu_132;
wire   [6:0] add_ln130_fu_632_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_1;
reg    A_17_ce0_local;
reg    A_18_ce0_local;
reg    A_19_ce0_local;
reg    A_20_ce0_local;
reg    A_21_ce0_local;
reg    A_22_ce0_local;
reg    A_23_ce0_local;
reg    A_24_ce0_local;
reg    A_25_ce0_local;
reg    A_26_ce0_local;
reg    A_27_ce0_local;
reg    A_28_ce0_local;
reg    A_29_ce0_local;
reg    A_30_ce0_local;
reg    A_31_ce0_local;
reg    A_32_ce0_local;
reg    tmp_16_we0_local;
wire   [23:0] val_1_fu_943_p3;
reg    tmp_16_ce0_local;
reg    tmp_17_we0_local;
wire   [23:0] val_33_fu_1044_p3;
reg    tmp_17_ce0_local;
reg    tmp_18_we0_local;
wire   [23:0] val_35_fu_1145_p3;
reg    tmp_18_ce0_local;
reg    tmp_19_we0_local;
wire   [23:0] val_37_fu_1246_p3;
reg    tmp_19_ce0_local;
reg    tmp_20_we0_local;
wire   [23:0] val_39_fu_1347_p3;
reg    tmp_20_ce0_local;
reg    tmp_21_we0_local;
wire   [23:0] val_41_fu_1448_p3;
reg    tmp_21_ce0_local;
reg    tmp_22_we0_local;
wire   [23:0] val_43_fu_1549_p3;
reg    tmp_22_ce0_local;
reg    tmp_23_we0_local;
wire   [23:0] val_45_fu_1650_p3;
reg    tmp_23_ce0_local;
reg    tmp_24_we0_local;
wire   [23:0] val_47_fu_1751_p3;
reg    tmp_24_ce0_local;
reg    tmp_25_we0_local;
wire   [23:0] val_49_fu_1852_p3;
reg    tmp_25_ce0_local;
reg    tmp_26_we0_local;
wire   [23:0] val_51_fu_1953_p3;
reg    tmp_26_ce0_local;
reg    tmp_27_we0_local;
wire   [23:0] val_53_fu_2054_p3;
reg    tmp_27_ce0_local;
reg    tmp_28_we0_local;
wire   [23:0] val_55_fu_2155_p3;
reg    tmp_28_ce0_local;
reg    tmp_29_we0_local;
wire   [23:0] val_57_fu_2256_p3;
reg    tmp_29_ce0_local;
reg    tmp_30_we0_local;
wire   [23:0] val_59_fu_2357_p3;
reg    tmp_30_ce0_local;
reg    tmp_31_we0_local;
wire   [23:0] val_31_fu_2458_p3;
reg    tmp_31_ce0_local;
wire   [6:0] tmp_335_fu_594_p4;
wire   [1:0] lshr_ln130_1_fu_584_p4;
wire   [8:0] tmp_s_fu_604_p3;
wire   [37:0] grp_fu_651_p0;
wire  signed [23:0] grp_fu_651_p1;
wire   [37:0] grp_fu_664_p0;
wire  signed [23:0] grp_fu_664_p1;
wire   [37:0] grp_fu_677_p0;
wire  signed [23:0] grp_fu_677_p1;
wire   [37:0] grp_fu_690_p0;
wire  signed [23:0] grp_fu_690_p1;
wire   [37:0] grp_fu_703_p0;
wire  signed [23:0] grp_fu_703_p1;
wire   [37:0] grp_fu_716_p0;
wire  signed [23:0] grp_fu_716_p1;
wire   [37:0] grp_fu_729_p0;
wire  signed [23:0] grp_fu_729_p1;
wire   [37:0] grp_fu_742_p0;
wire  signed [23:0] grp_fu_742_p1;
wire   [37:0] grp_fu_755_p0;
wire  signed [23:0] grp_fu_755_p1;
wire   [37:0] grp_fu_768_p0;
wire  signed [23:0] grp_fu_768_p1;
wire   [37:0] grp_fu_781_p0;
wire  signed [23:0] grp_fu_781_p1;
wire   [37:0] grp_fu_794_p0;
wire  signed [23:0] grp_fu_794_p1;
wire   [37:0] grp_fu_807_p0;
wire  signed [23:0] grp_fu_807_p1;
wire   [37:0] grp_fu_820_p0;
wire  signed [23:0] grp_fu_820_p1;
wire   [37:0] grp_fu_833_p0;
wire  signed [23:0] grp_fu_833_p1;
wire   [37:0] grp_fu_846_p0;
wire  signed [23:0] grp_fu_846_p1;
wire   [37:0] grp_fu_651_p2;
wire   [13:0] tmp_330_fu_871_p4;
wire   [0:0] tmp_338_fu_863_p3;
wire   [0:0] icmp_ln133_1_fu_887_p2;
wire   [0:0] tmp_336_fu_851_p3;
wire   [0:0] or_ln133_fu_893_p2;
wire   [0:0] xor_ln133_fu_899_p2;
wire   [0:0] icmp_ln133_fu_881_p2;
wire   [0:0] xor_ln133_1_fu_911_p2;
wire   [0:0] or_ln133_1_fu_917_p2;
wire   [0:0] and_ln133_fu_905_p2;
wire   [0:0] and_ln133_1_fu_923_p2;
wire   [0:0] or_ln133_2_fu_937_p2;
wire   [23:0] select_ln133_fu_929_p3;
wire   [23:0] val_fu_859_p1;
wire   [37:0] grp_fu_664_p2;
wire   [13:0] tmp_331_fu_972_p4;
wire   [0:0] tmp_341_fu_964_p3;
wire   [0:0] icmp_ln133_3_fu_988_p2;
wire   [0:0] tmp_339_fu_952_p3;
wire   [0:0] or_ln133_3_fu_994_p2;
wire   [0:0] xor_ln133_2_fu_1000_p2;
wire   [0:0] icmp_ln133_2_fu_982_p2;
wire   [0:0] xor_ln133_3_fu_1012_p2;
wire   [0:0] or_ln133_4_fu_1018_p2;
wire   [0:0] and_ln133_2_fu_1006_p2;
wire   [0:0] and_ln133_3_fu_1024_p2;
wire   [0:0] or_ln133_5_fu_1038_p2;
wire   [23:0] select_ln133_2_fu_1030_p3;
wire   [23:0] val_32_fu_960_p1;
wire   [37:0] grp_fu_677_p2;
wire   [13:0] tmp_332_fu_1073_p4;
wire   [0:0] tmp_344_fu_1065_p3;
wire   [0:0] icmp_ln133_5_fu_1089_p2;
wire   [0:0] tmp_342_fu_1053_p3;
wire   [0:0] or_ln133_6_fu_1095_p2;
wire   [0:0] xor_ln133_4_fu_1101_p2;
wire   [0:0] icmp_ln133_4_fu_1083_p2;
wire   [0:0] xor_ln133_5_fu_1113_p2;
wire   [0:0] or_ln133_7_fu_1119_p2;
wire   [0:0] and_ln133_4_fu_1107_p2;
wire   [0:0] and_ln133_5_fu_1125_p2;
wire   [0:0] or_ln133_8_fu_1139_p2;
wire   [23:0] select_ln133_4_fu_1131_p3;
wire   [23:0] val_34_fu_1061_p1;
wire   [37:0] grp_fu_690_p2;
wire   [13:0] tmp_333_fu_1174_p4;
wire   [0:0] tmp_347_fu_1166_p3;
wire   [0:0] icmp_ln133_7_fu_1190_p2;
wire   [0:0] tmp_345_fu_1154_p3;
wire   [0:0] or_ln133_9_fu_1196_p2;
wire   [0:0] xor_ln133_6_fu_1202_p2;
wire   [0:0] icmp_ln133_6_fu_1184_p2;
wire   [0:0] xor_ln133_7_fu_1214_p2;
wire   [0:0] or_ln133_10_fu_1220_p2;
wire   [0:0] and_ln133_6_fu_1208_p2;
wire   [0:0] and_ln133_7_fu_1226_p2;
wire   [0:0] or_ln133_11_fu_1240_p2;
wire   [23:0] select_ln133_6_fu_1232_p3;
wire   [23:0] val_36_fu_1162_p1;
wire   [37:0] grp_fu_703_p2;
wire   [13:0] tmp_334_fu_1275_p4;
wire   [0:0] tmp_350_fu_1267_p3;
wire   [0:0] icmp_ln133_9_fu_1291_p2;
wire   [0:0] tmp_348_fu_1255_p3;
wire   [0:0] or_ln133_12_fu_1297_p2;
wire   [0:0] xor_ln133_8_fu_1303_p2;
wire   [0:0] icmp_ln133_8_fu_1285_p2;
wire   [0:0] xor_ln133_9_fu_1315_p2;
wire   [0:0] or_ln133_13_fu_1321_p2;
wire   [0:0] and_ln133_8_fu_1309_p2;
wire   [0:0] and_ln133_9_fu_1327_p2;
wire   [0:0] or_ln133_14_fu_1341_p2;
wire   [23:0] select_ln133_8_fu_1333_p3;
wire   [23:0] val_38_fu_1263_p1;
wire   [37:0] grp_fu_716_p2;
wire   [13:0] tmp_337_fu_1376_p4;
wire   [0:0] tmp_353_fu_1368_p3;
wire   [0:0] icmp_ln133_11_fu_1392_p2;
wire   [0:0] tmp_351_fu_1356_p3;
wire   [0:0] or_ln133_15_fu_1398_p2;
wire   [0:0] xor_ln133_10_fu_1404_p2;
wire   [0:0] icmp_ln133_10_fu_1386_p2;
wire   [0:0] xor_ln133_11_fu_1416_p2;
wire   [0:0] or_ln133_16_fu_1422_p2;
wire   [0:0] and_ln133_10_fu_1410_p2;
wire   [0:0] and_ln133_11_fu_1428_p2;
wire   [0:0] or_ln133_17_fu_1442_p2;
wire   [23:0] select_ln133_10_fu_1434_p3;
wire   [23:0] val_40_fu_1364_p1;
wire   [37:0] grp_fu_729_p2;
wire   [13:0] tmp_340_fu_1477_p4;
wire   [0:0] tmp_356_fu_1469_p3;
wire   [0:0] icmp_ln133_13_fu_1493_p2;
wire   [0:0] tmp_354_fu_1457_p3;
wire   [0:0] or_ln133_18_fu_1499_p2;
wire   [0:0] xor_ln133_12_fu_1505_p2;
wire   [0:0] icmp_ln133_12_fu_1487_p2;
wire   [0:0] xor_ln133_13_fu_1517_p2;
wire   [0:0] or_ln133_19_fu_1523_p2;
wire   [0:0] and_ln133_12_fu_1511_p2;
wire   [0:0] and_ln133_13_fu_1529_p2;
wire   [0:0] or_ln133_20_fu_1543_p2;
wire   [23:0] select_ln133_12_fu_1535_p3;
wire   [23:0] val_42_fu_1465_p1;
wire   [37:0] grp_fu_742_p2;
wire   [13:0] tmp_343_fu_1578_p4;
wire   [0:0] tmp_359_fu_1570_p3;
wire   [0:0] icmp_ln133_15_fu_1594_p2;
wire   [0:0] tmp_357_fu_1558_p3;
wire   [0:0] or_ln133_21_fu_1600_p2;
wire   [0:0] xor_ln133_14_fu_1606_p2;
wire   [0:0] icmp_ln133_14_fu_1588_p2;
wire   [0:0] xor_ln133_15_fu_1618_p2;
wire   [0:0] or_ln133_22_fu_1624_p2;
wire   [0:0] and_ln133_14_fu_1612_p2;
wire   [0:0] and_ln133_15_fu_1630_p2;
wire   [0:0] or_ln133_23_fu_1644_p2;
wire   [23:0] select_ln133_14_fu_1636_p3;
wire   [23:0] val_44_fu_1566_p1;
wire   [37:0] grp_fu_755_p2;
wire   [13:0] tmp_346_fu_1679_p4;
wire   [0:0] tmp_362_fu_1671_p3;
wire   [0:0] icmp_ln133_17_fu_1695_p2;
wire   [0:0] tmp_360_fu_1659_p3;
wire   [0:0] or_ln133_24_fu_1701_p2;
wire   [0:0] xor_ln133_16_fu_1707_p2;
wire   [0:0] icmp_ln133_16_fu_1689_p2;
wire   [0:0] xor_ln133_17_fu_1719_p2;
wire   [0:0] or_ln133_25_fu_1725_p2;
wire   [0:0] and_ln133_16_fu_1713_p2;
wire   [0:0] and_ln133_17_fu_1731_p2;
wire   [0:0] or_ln133_26_fu_1745_p2;
wire   [23:0] select_ln133_16_fu_1737_p3;
wire   [23:0] val_46_fu_1667_p1;
wire   [37:0] grp_fu_768_p2;
wire   [13:0] tmp_349_fu_1780_p4;
wire   [0:0] tmp_365_fu_1772_p3;
wire   [0:0] icmp_ln133_19_fu_1796_p2;
wire   [0:0] tmp_363_fu_1760_p3;
wire   [0:0] or_ln133_27_fu_1802_p2;
wire   [0:0] xor_ln133_18_fu_1808_p2;
wire   [0:0] icmp_ln133_18_fu_1790_p2;
wire   [0:0] xor_ln133_19_fu_1820_p2;
wire   [0:0] or_ln133_28_fu_1826_p2;
wire   [0:0] and_ln133_18_fu_1814_p2;
wire   [0:0] and_ln133_19_fu_1832_p2;
wire   [0:0] or_ln133_29_fu_1846_p2;
wire   [23:0] select_ln133_18_fu_1838_p3;
wire   [23:0] val_48_fu_1768_p1;
wire   [37:0] grp_fu_781_p2;
wire   [13:0] tmp_352_fu_1881_p4;
wire   [0:0] tmp_368_fu_1873_p3;
wire   [0:0] icmp_ln133_21_fu_1897_p2;
wire   [0:0] tmp_366_fu_1861_p3;
wire   [0:0] or_ln133_30_fu_1903_p2;
wire   [0:0] xor_ln133_20_fu_1909_p2;
wire   [0:0] icmp_ln133_20_fu_1891_p2;
wire   [0:0] xor_ln133_21_fu_1921_p2;
wire   [0:0] or_ln133_31_fu_1927_p2;
wire   [0:0] and_ln133_20_fu_1915_p2;
wire   [0:0] and_ln133_21_fu_1933_p2;
wire   [0:0] or_ln133_32_fu_1947_p2;
wire   [23:0] select_ln133_20_fu_1939_p3;
wire   [23:0] val_50_fu_1869_p1;
wire   [37:0] grp_fu_794_p2;
wire   [13:0] tmp_355_fu_1982_p4;
wire   [0:0] tmp_371_fu_1974_p3;
wire   [0:0] icmp_ln133_23_fu_1998_p2;
wire   [0:0] tmp_369_fu_1962_p3;
wire   [0:0] or_ln133_33_fu_2004_p2;
wire   [0:0] xor_ln133_22_fu_2010_p2;
wire   [0:0] icmp_ln133_22_fu_1992_p2;
wire   [0:0] xor_ln133_23_fu_2022_p2;
wire   [0:0] or_ln133_34_fu_2028_p2;
wire   [0:0] and_ln133_22_fu_2016_p2;
wire   [0:0] and_ln133_23_fu_2034_p2;
wire   [0:0] or_ln133_35_fu_2048_p2;
wire   [23:0] select_ln133_22_fu_2040_p3;
wire   [23:0] val_52_fu_1970_p1;
wire   [37:0] grp_fu_807_p2;
wire   [13:0] tmp_358_fu_2083_p4;
wire   [0:0] tmp_374_fu_2075_p3;
wire   [0:0] icmp_ln133_25_fu_2099_p2;
wire   [0:0] tmp_372_fu_2063_p3;
wire   [0:0] or_ln133_36_fu_2105_p2;
wire   [0:0] xor_ln133_24_fu_2111_p2;
wire   [0:0] icmp_ln133_24_fu_2093_p2;
wire   [0:0] xor_ln133_25_fu_2123_p2;
wire   [0:0] or_ln133_37_fu_2129_p2;
wire   [0:0] and_ln133_24_fu_2117_p2;
wire   [0:0] and_ln133_25_fu_2135_p2;
wire   [0:0] or_ln133_38_fu_2149_p2;
wire   [23:0] select_ln133_24_fu_2141_p3;
wire   [23:0] val_54_fu_2071_p1;
wire   [37:0] grp_fu_820_p2;
wire   [13:0] tmp_361_fu_2184_p4;
wire   [0:0] tmp_377_fu_2176_p3;
wire   [0:0] icmp_ln133_27_fu_2200_p2;
wire   [0:0] tmp_375_fu_2164_p3;
wire   [0:0] or_ln133_39_fu_2206_p2;
wire   [0:0] xor_ln133_26_fu_2212_p2;
wire   [0:0] icmp_ln133_26_fu_2194_p2;
wire   [0:0] xor_ln133_27_fu_2224_p2;
wire   [0:0] or_ln133_40_fu_2230_p2;
wire   [0:0] and_ln133_26_fu_2218_p2;
wire   [0:0] and_ln133_27_fu_2236_p2;
wire   [0:0] or_ln133_41_fu_2250_p2;
wire   [23:0] select_ln133_26_fu_2242_p3;
wire   [23:0] val_56_fu_2172_p1;
wire   [37:0] grp_fu_833_p2;
wire   [13:0] tmp_364_fu_2285_p4;
wire   [0:0] tmp_380_fu_2277_p3;
wire   [0:0] icmp_ln133_29_fu_2301_p2;
wire   [0:0] tmp_378_fu_2265_p3;
wire   [0:0] or_ln133_42_fu_2307_p2;
wire   [0:0] xor_ln133_28_fu_2313_p2;
wire   [0:0] icmp_ln133_28_fu_2295_p2;
wire   [0:0] xor_ln133_29_fu_2325_p2;
wire   [0:0] or_ln133_43_fu_2331_p2;
wire   [0:0] and_ln133_28_fu_2319_p2;
wire   [0:0] and_ln133_29_fu_2337_p2;
wire   [0:0] or_ln133_44_fu_2351_p2;
wire   [23:0] select_ln133_28_fu_2343_p3;
wire   [23:0] val_58_fu_2273_p1;
wire   [37:0] grp_fu_846_p2;
wire   [13:0] tmp_367_fu_2386_p4;
wire   [0:0] tmp_382_fu_2378_p3;
wire   [0:0] icmp_ln133_31_fu_2402_p2;
wire   [0:0] tmp_381_fu_2366_p3;
wire   [0:0] or_ln133_45_fu_2408_p2;
wire   [0:0] xor_ln133_30_fu_2414_p2;
wire   [0:0] icmp_ln133_30_fu_2396_p2;
wire   [0:0] xor_ln133_31_fu_2426_p2;
wire   [0:0] or_ln133_46_fu_2432_p2;
wire   [0:0] and_ln133_30_fu_2420_p2;
wire   [0:0] and_ln133_31_fu_2438_p2;
wire   [0:0] or_ln133_47_fu_2452_p2;
wire   [23:0] select_ln133_30_fu_2444_p3;
wire   [23:0] val_30_fu_2374_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 j_fu_132 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_651_p0),
    .din1(grp_fu_651_p1),
    .ce(1'b1),
    .dout(grp_fu_651_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_664_p0),
    .din1(grp_fu_664_p1),
    .ce(1'b1),
    .dout(grp_fu_664_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_677_p0),
    .din1(grp_fu_677_p1),
    .ce(1'b1),
    .dout(grp_fu_677_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_690_p0),
    .din1(grp_fu_690_p1),
    .ce(1'b1),
    .dout(grp_fu_690_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_703_p0),
    .din1(grp_fu_703_p1),
    .ce(1'b1),
    .dout(grp_fu_703_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_716_p0),
    .din1(grp_fu_716_p1),
    .ce(1'b1),
    .dout(grp_fu_716_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_729_p0),
    .din1(grp_fu_729_p1),
    .ce(1'b1),
    .dout(grp_fu_729_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_742_p0),
    .din1(grp_fu_742_p1),
    .ce(1'b1),
    .dout(grp_fu_742_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_755_p0),
    .din1(grp_fu_755_p1),
    .ce(1'b1),
    .dout(grp_fu_755_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_768_p0),
    .din1(grp_fu_768_p1),
    .ce(1'b1),
    .dout(grp_fu_768_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U148(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_781_p0),
    .din1(grp_fu_781_p1),
    .ce(1'b1),
    .dout(grp_fu_781_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_794_p0),
    .din1(grp_fu_794_p1),
    .ce(1'b1),
    .dout(grp_fu_794_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U150(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_807_p0),
    .din1(grp_fu_807_p1),
    .ce(1'b1),
    .dout(grp_fu_807_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_820_p0),
    .din1(grp_fu_820_p1),
    .ce(1'b1),
    .dout(grp_fu_820_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U152(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_833_p0),
    .din1(grp_fu_833_p1),
    .ce(1'b1),
    .dout(grp_fu_833_p2)
);

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_846_p0),
    .din1(grp_fu_846_p1),
    .ce(1'b1),
    .dout(grp_fu_846_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_576_p3 == 1'd0))) begin
            j_fu_132 <= add_ln130_fu_632_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_132 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        zext_ln133_reg_2498_pp0_iter10_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter9_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter11_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter10_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter12_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter11_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter13_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter12_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter14_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter13_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter15_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter14_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter16_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter15_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter17_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter16_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter18_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter17_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter19_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter18_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter20_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter19_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter21_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter20_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter22_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter21_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter23_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter22_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter24_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter23_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter25_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter24_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter26_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter25_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter27_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter26_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter28_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter27_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter29_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter28_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter2_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter1_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter30_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter29_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter31_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter30_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter32_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter31_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter33_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter32_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter34_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter33_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter35_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter34_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter36_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter35_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter37_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter36_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter38_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter37_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter39_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter38_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter3_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter2_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter40_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter39_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter41_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter40_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter4_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter3_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter5_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter4_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter6_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter5_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter7_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter6_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter8_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter7_reg[8 : 0];
        zext_ln133_reg_2498_pp0_iter9_reg[8 : 0] <= zext_ln133_reg_2498_pp0_iter8_reg[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        conv_i349_1_cast_reg_2474 <= conv_i349_1_cast_fu_564_p1;
        zext_ln133_reg_2498[8 : 0] <= zext_ln133_fu_612_p1[8 : 0];
        zext_ln133_reg_2498_pp0_iter1_reg[8 : 0] <= zext_ln133_reg_2498[8 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_17_ce0_local = 1'b1;
    end else begin
        A_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_18_ce0_local = 1'b1;
    end else begin
        A_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_19_ce0_local = 1'b1;
    end else begin
        A_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_20_ce0_local = 1'b1;
    end else begin
        A_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_21_ce0_local = 1'b1;
    end else begin
        A_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_22_ce0_local = 1'b1;
    end else begin
        A_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_23_ce0_local = 1'b1;
    end else begin
        A_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_24_ce0_local = 1'b1;
    end else begin
        A_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_25_ce0_local = 1'b1;
    end else begin
        A_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_26_ce0_local = 1'b1;
    end else begin
        A_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_27_ce0_local = 1'b1;
    end else begin
        A_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_28_ce0_local = 1'b1;
    end else begin
        A_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_29_ce0_local = 1'b1;
    end else begin
        A_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_30_ce0_local = 1'b1;
    end else begin
        A_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_31_ce0_local = 1'b1;
    end else begin
        A_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_32_ce0_local = 1'b1;
    end else begin
        A_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_576_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter41_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) 
    & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_132;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_16_ce0_local = 1'b1;
    end else begin
        tmp_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_16_we0_local = 1'b1;
    end else begin
        tmp_16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_17_ce0_local = 1'b1;
    end else begin
        tmp_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_17_we0_local = 1'b1;
    end else begin
        tmp_17_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_18_ce0_local = 1'b1;
    end else begin
        tmp_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_18_we0_local = 1'b1;
    end else begin
        tmp_18_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_19_ce0_local = 1'b1;
    end else begin
        tmp_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_19_we0_local = 1'b1;
    end else begin
        tmp_19_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_20_ce0_local = 1'b1;
    end else begin
        tmp_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_20_we0_local = 1'b1;
    end else begin
        tmp_20_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_21_ce0_local = 1'b1;
    end else begin
        tmp_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_21_we0_local = 1'b1;
    end else begin
        tmp_21_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_22_ce0_local = 1'b1;
    end else begin
        tmp_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_22_we0_local = 1'b1;
    end else begin
        tmp_22_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_23_ce0_local = 1'b1;
    end else begin
        tmp_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_23_we0_local = 1'b1;
    end else begin
        tmp_23_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_24_ce0_local = 1'b1;
    end else begin
        tmp_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_24_we0_local = 1'b1;
    end else begin
        tmp_24_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_25_ce0_local = 1'b1;
    end else begin
        tmp_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_25_we0_local = 1'b1;
    end else begin
        tmp_25_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_26_ce0_local = 1'b1;
    end else begin
        tmp_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_26_we0_local = 1'b1;
    end else begin
        tmp_26_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_27_ce0_local = 1'b1;
    end else begin
        tmp_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_27_we0_local = 1'b1;
    end else begin
        tmp_27_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_28_ce0_local = 1'b1;
    end else begin
        tmp_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_28_we0_local = 1'b1;
    end else begin
        tmp_28_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_29_ce0_local = 1'b1;
    end else begin
        tmp_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_29_we0_local = 1'b1;
    end else begin
        tmp_29_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_30_ce0_local = 1'b1;
    end else begin
        tmp_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_30_we0_local = 1'b1;
    end else begin
        tmp_30_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_31_ce0_local = 1'b1;
    end else begin
        tmp_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_31_we0_local = 1'b1;
    end else begin
        tmp_31_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_17_address0 = zext_ln133_fu_612_p1;

assign A_17_ce0 = A_17_ce0_local;

assign A_18_address0 = zext_ln133_fu_612_p1;

assign A_18_ce0 = A_18_ce0_local;

assign A_19_address0 = zext_ln133_fu_612_p1;

assign A_19_ce0 = A_19_ce0_local;

assign A_20_address0 = zext_ln133_fu_612_p1;

assign A_20_ce0 = A_20_ce0_local;

assign A_21_address0 = zext_ln133_fu_612_p1;

assign A_21_ce0 = A_21_ce0_local;

assign A_22_address0 = zext_ln133_fu_612_p1;

assign A_22_ce0 = A_22_ce0_local;

assign A_23_address0 = zext_ln133_fu_612_p1;

assign A_23_ce0 = A_23_ce0_local;

assign A_24_address0 = zext_ln133_fu_612_p1;

assign A_24_ce0 = A_24_ce0_local;

assign A_25_address0 = zext_ln133_fu_612_p1;

assign A_25_ce0 = A_25_ce0_local;

assign A_26_address0 = zext_ln133_fu_612_p1;

assign A_26_ce0 = A_26_ce0_local;

assign A_27_address0 = zext_ln133_fu_612_p1;

assign A_27_ce0 = A_27_ce0_local;

assign A_28_address0 = zext_ln133_fu_612_p1;

assign A_28_ce0 = A_28_ce0_local;

assign A_29_address0 = zext_ln133_fu_612_p1;

assign A_29_ce0 = A_29_ce0_local;

assign A_30_address0 = zext_ln133_fu_612_p1;

assign A_30_ce0 = A_30_ce0_local;

assign A_31_address0 = zext_ln133_fu_612_p1;

assign A_31_ce0 = A_31_ce0_local;

assign A_32_address0 = zext_ln133_fu_612_p1;

assign A_32_ce0 = A_32_ce0_local;

assign add_ln130_fu_632_p2 = (ap_sig_allocacmp_j_1 + 7'd16);

assign and_ln133_10_fu_1410_p2 = (xor_ln133_10_fu_1404_p2 & or_ln133_15_fu_1398_p2);

assign and_ln133_11_fu_1428_p2 = (tmp_351_fu_1356_p3 & or_ln133_16_fu_1422_p2);

assign and_ln133_12_fu_1511_p2 = (xor_ln133_12_fu_1505_p2 & or_ln133_18_fu_1499_p2);

assign and_ln133_13_fu_1529_p2 = (tmp_354_fu_1457_p3 & or_ln133_19_fu_1523_p2);

assign and_ln133_14_fu_1612_p2 = (xor_ln133_14_fu_1606_p2 & or_ln133_21_fu_1600_p2);

assign and_ln133_15_fu_1630_p2 = (tmp_357_fu_1558_p3 & or_ln133_22_fu_1624_p2);

assign and_ln133_16_fu_1713_p2 = (xor_ln133_16_fu_1707_p2 & or_ln133_24_fu_1701_p2);

assign and_ln133_17_fu_1731_p2 = (tmp_360_fu_1659_p3 & or_ln133_25_fu_1725_p2);

assign and_ln133_18_fu_1814_p2 = (xor_ln133_18_fu_1808_p2 & or_ln133_27_fu_1802_p2);

assign and_ln133_19_fu_1832_p2 = (tmp_363_fu_1760_p3 & or_ln133_28_fu_1826_p2);

assign and_ln133_1_fu_923_p2 = (tmp_336_fu_851_p3 & or_ln133_1_fu_917_p2);

assign and_ln133_20_fu_1915_p2 = (xor_ln133_20_fu_1909_p2 & or_ln133_30_fu_1903_p2);

assign and_ln133_21_fu_1933_p2 = (tmp_366_fu_1861_p3 & or_ln133_31_fu_1927_p2);

assign and_ln133_22_fu_2016_p2 = (xor_ln133_22_fu_2010_p2 & or_ln133_33_fu_2004_p2);

assign and_ln133_23_fu_2034_p2 = (tmp_369_fu_1962_p3 & or_ln133_34_fu_2028_p2);

assign and_ln133_24_fu_2117_p2 = (xor_ln133_24_fu_2111_p2 & or_ln133_36_fu_2105_p2);

assign and_ln133_25_fu_2135_p2 = (tmp_372_fu_2063_p3 & or_ln133_37_fu_2129_p2);

assign and_ln133_26_fu_2218_p2 = (xor_ln133_26_fu_2212_p2 & or_ln133_39_fu_2206_p2);

assign and_ln133_27_fu_2236_p2 = (tmp_375_fu_2164_p3 & or_ln133_40_fu_2230_p2);

assign and_ln133_28_fu_2319_p2 = (xor_ln133_28_fu_2313_p2 & or_ln133_42_fu_2307_p2);

assign and_ln133_29_fu_2337_p2 = (tmp_378_fu_2265_p3 & or_ln133_43_fu_2331_p2);

assign and_ln133_2_fu_1006_p2 = (xor_ln133_2_fu_1000_p2 & or_ln133_3_fu_994_p2);

assign and_ln133_30_fu_2420_p2 = (xor_ln133_30_fu_2414_p2 & or_ln133_45_fu_2408_p2);

assign and_ln133_31_fu_2438_p2 = (tmp_381_fu_2366_p3 & or_ln133_46_fu_2432_p2);

assign and_ln133_3_fu_1024_p2 = (tmp_339_fu_952_p3 & or_ln133_4_fu_1018_p2);

assign and_ln133_4_fu_1107_p2 = (xor_ln133_4_fu_1101_p2 & or_ln133_6_fu_1095_p2);

assign and_ln133_5_fu_1125_p2 = (tmp_342_fu_1053_p3 & or_ln133_7_fu_1119_p2);

assign and_ln133_6_fu_1208_p2 = (xor_ln133_6_fu_1202_p2 & or_ln133_9_fu_1196_p2);

assign and_ln133_7_fu_1226_p2 = (tmp_345_fu_1154_p3 & or_ln133_10_fu_1220_p2);

assign and_ln133_8_fu_1309_p2 = (xor_ln133_8_fu_1303_p2 & or_ln133_12_fu_1297_p2);

assign and_ln133_9_fu_1327_p2 = (tmp_348_fu_1255_p3 & or_ln133_13_fu_1321_p2);

assign and_ln133_fu_905_p2 = (xor_ln133_fu_899_p2 & or_ln133_fu_893_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign conv_i349_1_cast_fu_564_p1 = $signed(conv_i349_1);

assign grp_fu_651_p0 = {{A_17_q0}, {14'd0}};

assign grp_fu_651_p1 = conv_i349_1_cast_reg_2474;

assign grp_fu_664_p0 = {{A_18_q0}, {14'd0}};

assign grp_fu_664_p1 = conv_i349_1_cast_reg_2474;

assign grp_fu_677_p0 = {{A_19_q0}, {14'd0}};

assign grp_fu_677_p1 = conv_i349_1_cast_reg_2474;

assign grp_fu_690_p0 = {{A_20_q0}, {14'd0}};

assign grp_fu_690_p1 = conv_i349_1_cast_reg_2474;

assign grp_fu_703_p0 = {{A_21_q0}, {14'd0}};

assign grp_fu_703_p1 = conv_i349_1_cast_reg_2474;

assign grp_fu_716_p0 = {{A_22_q0}, {14'd0}};

assign grp_fu_716_p1 = conv_i349_1_cast_reg_2474;

assign grp_fu_729_p0 = {{A_23_q0}, {14'd0}};

assign grp_fu_729_p1 = conv_i349_1_cast_reg_2474;

assign grp_fu_742_p0 = {{A_24_q0}, {14'd0}};

assign grp_fu_742_p1 = conv_i349_1_cast_reg_2474;

assign grp_fu_755_p0 = {{A_25_q0}, {14'd0}};

assign grp_fu_755_p1 = conv_i349_1_cast_reg_2474;

assign grp_fu_768_p0 = {{A_26_q0}, {14'd0}};

assign grp_fu_768_p1 = conv_i349_1_cast_reg_2474;

assign grp_fu_781_p0 = {{A_27_q0}, {14'd0}};

assign grp_fu_781_p1 = conv_i349_1_cast_reg_2474;

assign grp_fu_794_p0 = {{A_28_q0}, {14'd0}};

assign grp_fu_794_p1 = conv_i349_1_cast_reg_2474;

assign grp_fu_807_p0 = {{A_29_q0}, {14'd0}};

assign grp_fu_807_p1 = conv_i349_1_cast_reg_2474;

assign grp_fu_820_p0 = {{A_30_q0}, {14'd0}};

assign grp_fu_820_p1 = conv_i349_1_cast_reg_2474;

assign grp_fu_833_p0 = {{A_31_q0}, {14'd0}};

assign grp_fu_833_p1 = conv_i349_1_cast_reg_2474;

assign grp_fu_846_p0 = {{A_32_q0}, {14'd0}};

assign grp_fu_846_p1 = conv_i349_1_cast_reg_2474;

assign icmp_ln133_10_fu_1386_p2 = ((tmp_337_fu_1376_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln133_11_fu_1392_p2 = ((tmp_337_fu_1376_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_12_fu_1487_p2 = ((tmp_340_fu_1477_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln133_13_fu_1493_p2 = ((tmp_340_fu_1477_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_14_fu_1588_p2 = ((tmp_343_fu_1578_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln133_15_fu_1594_p2 = ((tmp_343_fu_1578_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_16_fu_1689_p2 = ((tmp_346_fu_1679_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln133_17_fu_1695_p2 = ((tmp_346_fu_1679_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_18_fu_1790_p2 = ((tmp_349_fu_1780_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln133_19_fu_1796_p2 = ((tmp_349_fu_1780_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_1_fu_887_p2 = ((tmp_330_fu_871_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_20_fu_1891_p2 = ((tmp_352_fu_1881_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln133_21_fu_1897_p2 = ((tmp_352_fu_1881_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_22_fu_1992_p2 = ((tmp_355_fu_1982_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln133_23_fu_1998_p2 = ((tmp_355_fu_1982_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_24_fu_2093_p2 = ((tmp_358_fu_2083_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln133_25_fu_2099_p2 = ((tmp_358_fu_2083_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_26_fu_2194_p2 = ((tmp_361_fu_2184_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln133_27_fu_2200_p2 = ((tmp_361_fu_2184_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_28_fu_2295_p2 = ((tmp_364_fu_2285_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln133_29_fu_2301_p2 = ((tmp_364_fu_2285_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_2_fu_982_p2 = ((tmp_331_fu_972_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln133_30_fu_2396_p2 = ((tmp_367_fu_2386_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln133_31_fu_2402_p2 = ((tmp_367_fu_2386_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_3_fu_988_p2 = ((tmp_331_fu_972_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_4_fu_1083_p2 = ((tmp_332_fu_1073_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln133_5_fu_1089_p2 = ((tmp_332_fu_1073_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_6_fu_1184_p2 = ((tmp_333_fu_1174_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln133_7_fu_1190_p2 = ((tmp_333_fu_1174_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_8_fu_1285_p2 = ((tmp_334_fu_1275_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln133_9_fu_1291_p2 = ((tmp_334_fu_1275_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_881_p2 = ((tmp_330_fu_871_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign lshr_ln130_1_fu_584_p4 = {{ap_sig_allocacmp_j_1[5:4]}};

assign or_ln133_10_fu_1220_p2 = (xor_ln133_7_fu_1214_p2 | icmp_ln133_6_fu_1184_p2);

assign or_ln133_11_fu_1240_p2 = (and_ln133_7_fu_1226_p2 | and_ln133_6_fu_1208_p2);

assign or_ln133_12_fu_1297_p2 = (tmp_350_fu_1267_p3 | icmp_ln133_9_fu_1291_p2);

assign or_ln133_13_fu_1321_p2 = (xor_ln133_9_fu_1315_p2 | icmp_ln133_8_fu_1285_p2);

assign or_ln133_14_fu_1341_p2 = (and_ln133_9_fu_1327_p2 | and_ln133_8_fu_1309_p2);

assign or_ln133_15_fu_1398_p2 = (tmp_353_fu_1368_p3 | icmp_ln133_11_fu_1392_p2);

assign or_ln133_16_fu_1422_p2 = (xor_ln133_11_fu_1416_p2 | icmp_ln133_10_fu_1386_p2);

assign or_ln133_17_fu_1442_p2 = (and_ln133_11_fu_1428_p2 | and_ln133_10_fu_1410_p2);

assign or_ln133_18_fu_1499_p2 = (tmp_356_fu_1469_p3 | icmp_ln133_13_fu_1493_p2);

assign or_ln133_19_fu_1523_p2 = (xor_ln133_13_fu_1517_p2 | icmp_ln133_12_fu_1487_p2);

assign or_ln133_1_fu_917_p2 = (xor_ln133_1_fu_911_p2 | icmp_ln133_fu_881_p2);

assign or_ln133_20_fu_1543_p2 = (and_ln133_13_fu_1529_p2 | and_ln133_12_fu_1511_p2);

assign or_ln133_21_fu_1600_p2 = (tmp_359_fu_1570_p3 | icmp_ln133_15_fu_1594_p2);

assign or_ln133_22_fu_1624_p2 = (xor_ln133_15_fu_1618_p2 | icmp_ln133_14_fu_1588_p2);

assign or_ln133_23_fu_1644_p2 = (and_ln133_15_fu_1630_p2 | and_ln133_14_fu_1612_p2);

assign or_ln133_24_fu_1701_p2 = (tmp_362_fu_1671_p3 | icmp_ln133_17_fu_1695_p2);

assign or_ln133_25_fu_1725_p2 = (xor_ln133_17_fu_1719_p2 | icmp_ln133_16_fu_1689_p2);

assign or_ln133_26_fu_1745_p2 = (and_ln133_17_fu_1731_p2 | and_ln133_16_fu_1713_p2);

assign or_ln133_27_fu_1802_p2 = (tmp_365_fu_1772_p3 | icmp_ln133_19_fu_1796_p2);

assign or_ln133_28_fu_1826_p2 = (xor_ln133_19_fu_1820_p2 | icmp_ln133_18_fu_1790_p2);

assign or_ln133_29_fu_1846_p2 = (and_ln133_19_fu_1832_p2 | and_ln133_18_fu_1814_p2);

assign or_ln133_2_fu_937_p2 = (and_ln133_fu_905_p2 | and_ln133_1_fu_923_p2);

assign or_ln133_30_fu_1903_p2 = (tmp_368_fu_1873_p3 | icmp_ln133_21_fu_1897_p2);

assign or_ln133_31_fu_1927_p2 = (xor_ln133_21_fu_1921_p2 | icmp_ln133_20_fu_1891_p2);

assign or_ln133_32_fu_1947_p2 = (and_ln133_21_fu_1933_p2 | and_ln133_20_fu_1915_p2);

assign or_ln133_33_fu_2004_p2 = (tmp_371_fu_1974_p3 | icmp_ln133_23_fu_1998_p2);

assign or_ln133_34_fu_2028_p2 = (xor_ln133_23_fu_2022_p2 | icmp_ln133_22_fu_1992_p2);

assign or_ln133_35_fu_2048_p2 = (and_ln133_23_fu_2034_p2 | and_ln133_22_fu_2016_p2);

assign or_ln133_36_fu_2105_p2 = (tmp_374_fu_2075_p3 | icmp_ln133_25_fu_2099_p2);

assign or_ln133_37_fu_2129_p2 = (xor_ln133_25_fu_2123_p2 | icmp_ln133_24_fu_2093_p2);

assign or_ln133_38_fu_2149_p2 = (and_ln133_25_fu_2135_p2 | and_ln133_24_fu_2117_p2);

assign or_ln133_39_fu_2206_p2 = (tmp_377_fu_2176_p3 | icmp_ln133_27_fu_2200_p2);

assign or_ln133_3_fu_994_p2 = (tmp_341_fu_964_p3 | icmp_ln133_3_fu_988_p2);

assign or_ln133_40_fu_2230_p2 = (xor_ln133_27_fu_2224_p2 | icmp_ln133_26_fu_2194_p2);

assign or_ln133_41_fu_2250_p2 = (and_ln133_27_fu_2236_p2 | and_ln133_26_fu_2218_p2);

assign or_ln133_42_fu_2307_p2 = (tmp_380_fu_2277_p3 | icmp_ln133_29_fu_2301_p2);

assign or_ln133_43_fu_2331_p2 = (xor_ln133_29_fu_2325_p2 | icmp_ln133_28_fu_2295_p2);

assign or_ln133_44_fu_2351_p2 = (and_ln133_29_fu_2337_p2 | and_ln133_28_fu_2319_p2);

assign or_ln133_45_fu_2408_p2 = (tmp_382_fu_2378_p3 | icmp_ln133_31_fu_2402_p2);

assign or_ln133_46_fu_2432_p2 = (xor_ln133_31_fu_2426_p2 | icmp_ln133_30_fu_2396_p2);

assign or_ln133_47_fu_2452_p2 = (and_ln133_31_fu_2438_p2 | and_ln133_30_fu_2420_p2);

assign or_ln133_4_fu_1018_p2 = (xor_ln133_3_fu_1012_p2 | icmp_ln133_2_fu_982_p2);

assign or_ln133_5_fu_1038_p2 = (and_ln133_3_fu_1024_p2 | and_ln133_2_fu_1006_p2);

assign or_ln133_6_fu_1095_p2 = (tmp_344_fu_1065_p3 | icmp_ln133_5_fu_1089_p2);

assign or_ln133_7_fu_1119_p2 = (xor_ln133_5_fu_1113_p2 | icmp_ln133_4_fu_1083_p2);

assign or_ln133_8_fu_1139_p2 = (and_ln133_5_fu_1125_p2 | and_ln133_4_fu_1107_p2);

assign or_ln133_9_fu_1196_p2 = (tmp_347_fu_1166_p3 | icmp_ln133_7_fu_1190_p2);

assign or_ln133_fu_893_p2 = (tmp_338_fu_863_p3 | icmp_ln133_1_fu_887_p2);

assign select_ln133_10_fu_1434_p3 = ((and_ln133_10_fu_1410_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln133_12_fu_1535_p3 = ((and_ln133_12_fu_1511_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln133_14_fu_1636_p3 = ((and_ln133_14_fu_1612_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln133_16_fu_1737_p3 = ((and_ln133_16_fu_1713_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln133_18_fu_1838_p3 = ((and_ln133_18_fu_1814_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln133_20_fu_1939_p3 = ((and_ln133_20_fu_1915_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln133_22_fu_2040_p3 = ((and_ln133_22_fu_2016_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln133_24_fu_2141_p3 = ((and_ln133_24_fu_2117_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln133_26_fu_2242_p3 = ((and_ln133_26_fu_2218_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln133_28_fu_2343_p3 = ((and_ln133_28_fu_2319_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln133_2_fu_1030_p3 = ((and_ln133_2_fu_1006_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln133_30_fu_2444_p3 = ((and_ln133_30_fu_2420_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln133_4_fu_1131_p3 = ((and_ln133_4_fu_1107_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln133_6_fu_1232_p3 = ((and_ln133_6_fu_1208_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln133_8_fu_1333_p3 = ((and_ln133_8_fu_1309_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln133_fu_929_p3 = ((and_ln133_fu_905_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign tmp_16_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_16_ce0 = tmp_16_ce0_local;

assign tmp_16_d0 = val_1_fu_943_p3;

assign tmp_16_we0 = tmp_16_we0_local;

assign tmp_17_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_17_ce0 = tmp_17_ce0_local;

assign tmp_17_d0 = val_33_fu_1044_p3;

assign tmp_17_we0 = tmp_17_we0_local;

assign tmp_18_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_18_ce0 = tmp_18_ce0_local;

assign tmp_18_d0 = val_35_fu_1145_p3;

assign tmp_18_we0 = tmp_18_we0_local;

assign tmp_19_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_19_ce0 = tmp_19_ce0_local;

assign tmp_19_d0 = val_37_fu_1246_p3;

assign tmp_19_we0 = tmp_19_we0_local;

assign tmp_20_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_20_ce0 = tmp_20_ce0_local;

assign tmp_20_d0 = val_39_fu_1347_p3;

assign tmp_20_we0 = tmp_20_we0_local;

assign tmp_21_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_21_ce0 = tmp_21_ce0_local;

assign tmp_21_d0 = val_41_fu_1448_p3;

assign tmp_21_we0 = tmp_21_we0_local;

assign tmp_22_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_22_ce0 = tmp_22_ce0_local;

assign tmp_22_d0 = val_43_fu_1549_p3;

assign tmp_22_we0 = tmp_22_we0_local;

assign tmp_23_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_23_ce0 = tmp_23_ce0_local;

assign tmp_23_d0 = val_45_fu_1650_p3;

assign tmp_23_we0 = tmp_23_we0_local;

assign tmp_24_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_24_ce0 = tmp_24_ce0_local;

assign tmp_24_d0 = val_47_fu_1751_p3;

assign tmp_24_we0 = tmp_24_we0_local;

assign tmp_25_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_25_ce0 = tmp_25_ce0_local;

assign tmp_25_d0 = val_49_fu_1852_p3;

assign tmp_25_we0 = tmp_25_we0_local;

assign tmp_26_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_26_ce0 = tmp_26_ce0_local;

assign tmp_26_d0 = val_51_fu_1953_p3;

assign tmp_26_we0 = tmp_26_we0_local;

assign tmp_27_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_27_ce0 = tmp_27_ce0_local;

assign tmp_27_d0 = val_53_fu_2054_p3;

assign tmp_27_we0 = tmp_27_we0_local;

assign tmp_28_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_28_ce0 = tmp_28_ce0_local;

assign tmp_28_d0 = val_55_fu_2155_p3;

assign tmp_28_we0 = tmp_28_we0_local;

assign tmp_29_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_29_ce0 = tmp_29_ce0_local;

assign tmp_29_d0 = val_57_fu_2256_p3;

assign tmp_29_we0 = tmp_29_we0_local;

assign tmp_30_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_30_ce0 = tmp_30_ce0_local;

assign tmp_30_d0 = val_59_fu_2357_p3;

assign tmp_30_we0 = tmp_30_we0_local;

assign tmp_31_address0 = zext_ln133_reg_2498_pp0_iter41_reg;

assign tmp_31_ce0 = tmp_31_ce0_local;

assign tmp_31_d0 = val_31_fu_2458_p3;

assign tmp_31_we0 = tmp_31_we0_local;

assign tmp_330_fu_871_p4 = {{grp_fu_651_p2[37:24]}};

assign tmp_331_fu_972_p4 = {{grp_fu_664_p2[37:24]}};

assign tmp_332_fu_1073_p4 = {{grp_fu_677_p2[37:24]}};

assign tmp_333_fu_1174_p4 = {{grp_fu_690_p2[37:24]}};

assign tmp_334_fu_1275_p4 = {{grp_fu_703_p2[37:24]}};

assign tmp_335_fu_594_p4 = {{i_1[7:1]}};

assign tmp_336_fu_851_p3 = grp_fu_651_p2[32'd37];

assign tmp_337_fu_1376_p4 = {{grp_fu_716_p2[37:24]}};

assign tmp_338_fu_863_p3 = grp_fu_651_p2[32'd23];

assign tmp_339_fu_952_p3 = grp_fu_664_p2[32'd37];

assign tmp_340_fu_1477_p4 = {{grp_fu_729_p2[37:24]}};

assign tmp_341_fu_964_p3 = grp_fu_664_p2[32'd23];

assign tmp_342_fu_1053_p3 = grp_fu_677_p2[32'd37];

assign tmp_343_fu_1578_p4 = {{grp_fu_742_p2[37:24]}};

assign tmp_344_fu_1065_p3 = grp_fu_677_p2[32'd23];

assign tmp_345_fu_1154_p3 = grp_fu_690_p2[32'd37];

assign tmp_346_fu_1679_p4 = {{grp_fu_755_p2[37:24]}};

assign tmp_347_fu_1166_p3 = grp_fu_690_p2[32'd23];

assign tmp_348_fu_1255_p3 = grp_fu_703_p2[32'd37];

assign tmp_349_fu_1780_p4 = {{grp_fu_768_p2[37:24]}};

assign tmp_350_fu_1267_p3 = grp_fu_703_p2[32'd23];

assign tmp_351_fu_1356_p3 = grp_fu_716_p2[32'd37];

assign tmp_352_fu_1881_p4 = {{grp_fu_781_p2[37:24]}};

assign tmp_353_fu_1368_p3 = grp_fu_716_p2[32'd23];

assign tmp_354_fu_1457_p3 = grp_fu_729_p2[32'd37];

assign tmp_355_fu_1982_p4 = {{grp_fu_794_p2[37:24]}};

assign tmp_356_fu_1469_p3 = grp_fu_729_p2[32'd23];

assign tmp_357_fu_1558_p3 = grp_fu_742_p2[32'd37];

assign tmp_358_fu_2083_p4 = {{grp_fu_807_p2[37:24]}};

assign tmp_359_fu_1570_p3 = grp_fu_742_p2[32'd23];

assign tmp_360_fu_1659_p3 = grp_fu_755_p2[32'd37];

assign tmp_361_fu_2184_p4 = {{grp_fu_820_p2[37:24]}};

assign tmp_362_fu_1671_p3 = grp_fu_755_p2[32'd23];

assign tmp_363_fu_1760_p3 = grp_fu_768_p2[32'd37];

assign tmp_364_fu_2285_p4 = {{grp_fu_833_p2[37:24]}};

assign tmp_365_fu_1772_p3 = grp_fu_768_p2[32'd23];

assign tmp_366_fu_1861_p3 = grp_fu_781_p2[32'd37];

assign tmp_367_fu_2386_p4 = {{grp_fu_846_p2[37:24]}};

assign tmp_368_fu_1873_p3 = grp_fu_781_p2[32'd23];

assign tmp_369_fu_1962_p3 = grp_fu_794_p2[32'd37];

assign tmp_371_fu_1974_p3 = grp_fu_794_p2[32'd23];

assign tmp_372_fu_2063_p3 = grp_fu_807_p2[32'd37];

assign tmp_374_fu_2075_p3 = grp_fu_807_p2[32'd23];

assign tmp_375_fu_2164_p3 = grp_fu_820_p2[32'd37];

assign tmp_377_fu_2176_p3 = grp_fu_820_p2[32'd23];

assign tmp_378_fu_2265_p3 = grp_fu_833_p2[32'd37];

assign tmp_380_fu_2277_p3 = grp_fu_833_p2[32'd23];

assign tmp_381_fu_2366_p3 = grp_fu_846_p2[32'd37];

assign tmp_382_fu_2378_p3 = grp_fu_846_p2[32'd23];

assign tmp_fu_576_p3 = ap_sig_allocacmp_j_1[32'd6];

assign tmp_s_fu_604_p3 = {{tmp_335_fu_594_p4}, {lshr_ln130_1_fu_584_p4}};

assign val_1_fu_943_p3 = ((or_ln133_2_fu_937_p2[0:0] == 1'b1) ? select_ln133_fu_929_p3 : val_fu_859_p1);

assign val_30_fu_2374_p1 = grp_fu_846_p2[23:0];

assign val_31_fu_2458_p3 = ((or_ln133_47_fu_2452_p2[0:0] == 1'b1) ? select_ln133_30_fu_2444_p3 : val_30_fu_2374_p1);

assign val_32_fu_960_p1 = grp_fu_664_p2[23:0];

assign val_33_fu_1044_p3 = ((or_ln133_5_fu_1038_p2[0:0] == 1'b1) ? select_ln133_2_fu_1030_p3 : val_32_fu_960_p1);

assign val_34_fu_1061_p1 = grp_fu_677_p2[23:0];

assign val_35_fu_1145_p3 = ((or_ln133_8_fu_1139_p2[0:0] == 1'b1) ? select_ln133_4_fu_1131_p3 : val_34_fu_1061_p1);

assign val_36_fu_1162_p1 = grp_fu_690_p2[23:0];

assign val_37_fu_1246_p3 = ((or_ln133_11_fu_1240_p2[0:0] == 1'b1) ? select_ln133_6_fu_1232_p3 : val_36_fu_1162_p1);

assign val_38_fu_1263_p1 = grp_fu_703_p2[23:0];

assign val_39_fu_1347_p3 = ((or_ln133_14_fu_1341_p2[0:0] == 1'b1) ? select_ln133_8_fu_1333_p3 : val_38_fu_1263_p1);

assign val_40_fu_1364_p1 = grp_fu_716_p2[23:0];

assign val_41_fu_1448_p3 = ((or_ln133_17_fu_1442_p2[0:0] == 1'b1) ? select_ln133_10_fu_1434_p3 : val_40_fu_1364_p1);

assign val_42_fu_1465_p1 = grp_fu_729_p2[23:0];

assign val_43_fu_1549_p3 = ((or_ln133_20_fu_1543_p2[0:0] == 1'b1) ? select_ln133_12_fu_1535_p3 : val_42_fu_1465_p1);

assign val_44_fu_1566_p1 = grp_fu_742_p2[23:0];

assign val_45_fu_1650_p3 = ((or_ln133_23_fu_1644_p2[0:0] == 1'b1) ? select_ln133_14_fu_1636_p3 : val_44_fu_1566_p1);

assign val_46_fu_1667_p1 = grp_fu_755_p2[23:0];

assign val_47_fu_1751_p3 = ((or_ln133_26_fu_1745_p2[0:0] == 1'b1) ? select_ln133_16_fu_1737_p3 : val_46_fu_1667_p1);

assign val_48_fu_1768_p1 = grp_fu_768_p2[23:0];

assign val_49_fu_1852_p3 = ((or_ln133_29_fu_1846_p2[0:0] == 1'b1) ? select_ln133_18_fu_1838_p3 : val_48_fu_1768_p1);

assign val_50_fu_1869_p1 = grp_fu_781_p2[23:0];

assign val_51_fu_1953_p3 = ((or_ln133_32_fu_1947_p2[0:0] == 1'b1) ? select_ln133_20_fu_1939_p3 : val_50_fu_1869_p1);

assign val_52_fu_1970_p1 = grp_fu_794_p2[23:0];

assign val_53_fu_2054_p3 = ((or_ln133_35_fu_2048_p2[0:0] == 1'b1) ? select_ln133_22_fu_2040_p3 : val_52_fu_1970_p1);

assign val_54_fu_2071_p1 = grp_fu_807_p2[23:0];

assign val_55_fu_2155_p3 = ((or_ln133_38_fu_2149_p2[0:0] == 1'b1) ? select_ln133_24_fu_2141_p3 : val_54_fu_2071_p1);

assign val_56_fu_2172_p1 = grp_fu_820_p2[23:0];

assign val_57_fu_2256_p3 = ((or_ln133_41_fu_2250_p2[0:0] == 1'b1) ? select_ln133_26_fu_2242_p3 : val_56_fu_2172_p1);

assign val_58_fu_2273_p1 = grp_fu_833_p2[23:0];

assign val_59_fu_2357_p3 = ((or_ln133_44_fu_2351_p2[0:0] == 1'b1) ? select_ln133_28_fu_2343_p3 : val_58_fu_2273_p1);

assign val_fu_859_p1 = grp_fu_651_p2[23:0];

assign xor_ln133_10_fu_1404_p2 = (tmp_351_fu_1356_p3 ^ 1'd1);

assign xor_ln133_11_fu_1416_p2 = (tmp_353_fu_1368_p3 ^ 1'd1);

assign xor_ln133_12_fu_1505_p2 = (tmp_354_fu_1457_p3 ^ 1'd1);

assign xor_ln133_13_fu_1517_p2 = (tmp_356_fu_1469_p3 ^ 1'd1);

assign xor_ln133_14_fu_1606_p2 = (tmp_357_fu_1558_p3 ^ 1'd1);

assign xor_ln133_15_fu_1618_p2 = (tmp_359_fu_1570_p3 ^ 1'd1);

assign xor_ln133_16_fu_1707_p2 = (tmp_360_fu_1659_p3 ^ 1'd1);

assign xor_ln133_17_fu_1719_p2 = (tmp_362_fu_1671_p3 ^ 1'd1);

assign xor_ln133_18_fu_1808_p2 = (tmp_363_fu_1760_p3 ^ 1'd1);

assign xor_ln133_19_fu_1820_p2 = (tmp_365_fu_1772_p3 ^ 1'd1);

assign xor_ln133_1_fu_911_p2 = (tmp_338_fu_863_p3 ^ 1'd1);

assign xor_ln133_20_fu_1909_p2 = (tmp_366_fu_1861_p3 ^ 1'd1);

assign xor_ln133_21_fu_1921_p2 = (tmp_368_fu_1873_p3 ^ 1'd1);

assign xor_ln133_22_fu_2010_p2 = (tmp_369_fu_1962_p3 ^ 1'd1);

assign xor_ln133_23_fu_2022_p2 = (tmp_371_fu_1974_p3 ^ 1'd1);

assign xor_ln133_24_fu_2111_p2 = (tmp_372_fu_2063_p3 ^ 1'd1);

assign xor_ln133_25_fu_2123_p2 = (tmp_374_fu_2075_p3 ^ 1'd1);

assign xor_ln133_26_fu_2212_p2 = (tmp_375_fu_2164_p3 ^ 1'd1);

assign xor_ln133_27_fu_2224_p2 = (tmp_377_fu_2176_p3 ^ 1'd1);

assign xor_ln133_28_fu_2313_p2 = (tmp_378_fu_2265_p3 ^ 1'd1);

assign xor_ln133_29_fu_2325_p2 = (tmp_380_fu_2277_p3 ^ 1'd1);

assign xor_ln133_2_fu_1000_p2 = (tmp_339_fu_952_p3 ^ 1'd1);

assign xor_ln133_30_fu_2414_p2 = (tmp_381_fu_2366_p3 ^ 1'd1);

assign xor_ln133_31_fu_2426_p2 = (tmp_382_fu_2378_p3 ^ 1'd1);

assign xor_ln133_3_fu_1012_p2 = (tmp_341_fu_964_p3 ^ 1'd1);

assign xor_ln133_4_fu_1101_p2 = (tmp_342_fu_1053_p3 ^ 1'd1);

assign xor_ln133_5_fu_1113_p2 = (tmp_344_fu_1065_p3 ^ 1'd1);

assign xor_ln133_6_fu_1202_p2 = (tmp_345_fu_1154_p3 ^ 1'd1);

assign xor_ln133_7_fu_1214_p2 = (tmp_347_fu_1166_p3 ^ 1'd1);

assign xor_ln133_8_fu_1303_p2 = (tmp_348_fu_1255_p3 ^ 1'd1);

assign xor_ln133_9_fu_1315_p2 = (tmp_350_fu_1267_p3 ^ 1'd1);

assign xor_ln133_fu_899_p2 = (tmp_336_fu_851_p3 ^ 1'd1);

assign zext_ln133_fu_612_p1 = tmp_s_fu_604_p3;

always @ (posedge ap_clk) begin
    zext_ln133_reg_2498[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter1_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter2_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter3_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter4_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter5_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter6_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter7_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter8_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter9_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter10_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter11_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter12_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter13_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter14_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter15_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter16_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter17_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter18_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter19_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter20_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter21_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter22_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter23_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter24_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter25_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter26_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter27_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter28_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter29_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter30_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter31_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter32_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter33_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter34_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter35_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter36_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter37_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter38_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter39_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter40_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_2498_pp0_iter41_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_130_62
