Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xlinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3b0bed6d20aa4c418d708907e4df9611 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot taylor_ip_v1_0_behav xil_defaultlib.taylor_ip_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.taylor_rtl
Compiling module xil_defaultlib.taylor_ip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.taylor_ip_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot taylor_ip_v1_0_behav
