{"vcs1":{"timestamp_begin":1745963062.453101690, "rt":0.93, "ut":0.21, "st":0.06}}
{"vcselab":{"timestamp_begin":1745963063.426955936, "rt":0.54, "ut":0.20, "st":0.03}}
{"link":{"timestamp_begin":1745963064.028781684, "rt":0.50, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745963062.275209204}
{"VCS_COMP_START_TIME": 1745963062.275209204}
{"VCS_COMP_END_TIME": 1745963064.628484375}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263888}}
{"vcselab": {"peak_mem": 140060}}
