// Seed: 224082453
module module_0;
  for (id_1 = id_1; id_1; id_2 = id_2) assign id_1.id_2 = id_1;
  assign id_1 = id_1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1
);
  always id_1 <= 1'b0;
  id_3(
      id_0, id_0
  );
  module_0 modCall_1 ();
  initial $display(-1);
endmodule
module module_2 (
    input  tri1 id_0,
    output wor  id_1
);
  assign id_1 = id_0 == -1;
  assign id_1 = -1 + -1;
  assign id_1 = id_0;
  module_0 modCall_1 ();
  assign id_1 = id_0;
  wire id_3;
  wire id_4, id_5;
endmodule
