Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar 29 16:56:57 2021
| Host         : DESKTOP-KFAJ11H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ISA_decode_control_sets_placed.rpt
| Design       : ISA_decode
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |            9 |
| Yes          | No                    | No                     |              39 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             339 |          233 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------------------+-----------------------------+------------------+----------------+
|         Clock Signal         |              Enable Signal              |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------------------------+-----------------------------+------------------+----------------+
|  ssd_wrap/test/clk_div_reg_0 |                                         |                             |                1 |              3 |
|  clk_IBUF_BUFG               |                                         | ssd_wrap/test1/Q[1]         |                1 |              4 |
|  clk_IBUF_BUFG               | button_debounce_cb/F/op_code            |                             |                3 |              7 |
|  clk_IBUF_BUFG               | button_debounce_cb/F/write_data_reg     | button_debounce_cb/F/SW[14] |                4 |              8 |
|  clk_IBUF_BUFG               | button_debounce_cb/F/rs_addr            | registerfile/rst            |               10 |             15 |
|  clk_IBUF_BUFG               |                                         |                             |                6 |             16 |
|  clk_IBUF_BUFG               | button_debounce_cb/F/counter[0]_i_1_n_0 |                             |                4 |             16 |
|  clk_IBUF_BUFG               | registerfile/out_reg[13][15]_i_2_n_0    |                             |               15 |             16 |
|  clk_IBUF_BUFG               | ssd                                     | registerfile/rst            |                4 |             16 |
|  clk_IBUF_BUFG               | button_debounce_cb/F/rd_addr            | registerfile/rst            |               13 |             28 |
|  clk_IBUF_BUFG               |                                         | ssd_wrap/test/clk_div       |                8 |             31 |
|  clk_IBUF_BUFG               | registerfile/out_reg[13][15]_i_2_n_0    | registerfile/rst            |              202 |            272 |
+------------------------------+-----------------------------------------+-----------------------------+------------------+----------------+


