var __xr_tmp = [
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * sata_sil24.c - Driver for Silicon Image 3124/3132 SATA-2 controllers</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> * Copyright 2005  Tejun Heo</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> * Based on preview driver from Silicon Image.</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> * This program is free software; you can redistribute it and/or modify it</span>", 
"<span class=\"comment\"> * under the terms of the GNU General Public License as published by the</span>", 
"<span class=\"comment\"> * Free Software Foundation; either version 2, or (at your option) any</span>", 
"<span class=\"comment\"> * later version.</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> * This program is distributed in the hope that it will be useful, but</span>", 
"<span class=\"comment\"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>", 
"<span class=\"comment\"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>", 
"<span class=\"comment\"> * General Public License for more details.</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> */</span>", 
"", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#linux\">linux</a>/<a class=\"id\" href=\"#kernel\">kernel</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#linux\">linux</a>/<a class=\"id\" href=\"#module\">module</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#linux\">linux</a>/<a class=\"id\" href=\"#gfp\">gfp</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#linux\">linux</a>/<a class=\"id\" href=\"#pci\">pci</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#linux\">linux</a>/<a class=\"id\" href=\"#blkdev\">blkdev</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#linux\">linux</a>/<a class=\"id\" href=\"#delay\">delay</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#linux\">linux</a>/<a class=\"id\" href=\"#interrupt\">interrupt</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#linux\">linux</a>/<a class=\"id\" href=\"#dma\">dma</a>-<a class=\"id\" href=\"#mapping\">mapping</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#linux\">linux</a>/<a class=\"id\" href=\"#device\">device</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#scsi\">scsi</a>/<a class=\"id\" href=\"#scsi_host\">scsi_host</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#scsi\">scsi</a>/<a class=\"id\" href=\"#scsi_cmnd\">scsi_cmnd</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#linux\">linux</a>/<a class=\"id\" href=\"#libata\">libata</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#DRV_NAME\">DRV_NAME</a><span class=\"ts\"/>\"sata_sil24\"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#DRV_VERSION\">DRV_VERSION</a><span class=\"ts\"/>\"1.1\"", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Port request block (PRB) 32 bytes</span>", 
"<span class=\"comment\"> */</span>", 
"struct <a class=\"id\" href=\"#sil24_prb\">sil24_prb</a> {", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__le16\">__le16</a><span class=\"ts\"/><a class=\"id\" href=\"#ctrl\">ctrl</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__le16\">__le16</a><span class=\"ts\"/><a class=\"id\" href=\"#prot\">prot</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__le32\">__le32</a><span class=\"ts\"/><a class=\"id\" href=\"#rx_cnt\">rx_cnt</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#u8\">u8</a><span class=\"ts\"/><a class=\"id\" href=\"#fis\">fis</a>[6 * 4];", 
"};", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Scatter gather entry (SGE) 16 bytes</span>", 
"<span class=\"comment\"> */</span>", 
"struct <a class=\"id\" href=\"#sil24_sge\">sil24_sge</a> {", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__le64\">__le64</a><span class=\"ts\"/><a class=\"id\" href=\"#addr\">addr</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__le32\">__le32</a><span class=\"ts\"/><a class=\"id\" href=\"#cnt\">cnt</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__le32\">__le32</a><span class=\"ts\"/><a class=\"id\" href=\"#flags\">flags</a>;", 
"};", 
"", 
"", 
"enum {", 
"<span class=\"ts\"/><a class=\"id\" href=\"#SIL24_HOST_BAR\">SIL24_HOST_BAR</a><span class=\"ts\"/><span class=\"ts\"/>= 0,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#SIL24_PORT_BAR\">SIL24_PORT_BAR</a><span class=\"ts\"/><span class=\"ts\"/>= 2,", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* sil24 fetches in chunks of 64bytes.  The first block</span>", 
"<span class=\"comment\"><span class=\"ts\"/> * contains the PRB and two SGEs.  From the second block, it's</span>", 
"<span class=\"comment\"><span class=\"ts\"/> * consisted of four SGEs and called SGT.  Calculate the</span>", 
"<span class=\"comment\"><span class=\"ts\"/> * number of SGTs that fit into one page.</span>", 
"<span class=\"comment\"><span class=\"ts\"/> */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#SIL24_PRB_SZ\">SIL24_PRB_SZ</a><span class=\"ts\"/><span class=\"ts\"/>= sizeof(struct <a class=\"id\" href=\"#sil24_prb\">sil24_prb</a>)", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  + 2 * sizeof(struct <a class=\"id\" href=\"#sil24_sge\">sil24_sge</a>),", 
"<span class=\"ts\"/><a class=\"id\" href=\"#SIL24_MAX_SGT\">SIL24_MAX_SGT</a><span class=\"ts\"/><span class=\"ts\"/>= (<a class=\"id\" href=\"#PAGE_SIZE\">PAGE_SIZE</a> - <a class=\"id\" href=\"#SIL24_PRB_SZ\">SIL24_PRB_SZ</a>)", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  / (4 * sizeof(struct <a class=\"id\" href=\"#sil24_sge\">sil24_sge</a>)),", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* This will give us one unused SGEs for ATA.  This extra SGE</span>", 
"<span class=\"comment\"><span class=\"ts\"/> * will be used to store CDB for ATAPI devices.</span>", 
"<span class=\"comment\"><span class=\"ts\"/> */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#SIL24_MAX_SGE\">SIL24_MAX_SGE</a><span class=\"ts\"/><span class=\"ts\"/>= 4 * <a class=\"id\" href=\"#SIL24_MAX_SGT\">SIL24_MAX_SGT</a> + 1,", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/*</span>", 
"<span class=\"comment\"><span class=\"ts\"/> * Global controller registers (128 bytes @ BAR0)</span>", 
"<span class=\"comment\"><span class=\"ts\"/> */</span>", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* 32 bit regs */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_SLOT_STAT\">HOST_SLOT_STAT</a><span class=\"ts\"/><span class=\"ts\"/>= 0x00, <span class=\"comment\">/* 32 bit slot stat * 4 */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CTRL\">HOST_CTRL</a><span class=\"ts\"/><span class=\"ts\"/>= 0x40,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_IRQ_STAT\">HOST_IRQ_STAT</a><span class=\"ts\"/><span class=\"ts\"/>= 0x44,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_PHY_CFG\">HOST_PHY_CFG</a><span class=\"ts\"/><span class=\"ts\"/>= 0x48,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_BIST_CTRL\">HOST_BIST_CTRL</a><span class=\"ts\"/><span class=\"ts\"/>= 0x50,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_BIST_PTRN\">HOST_BIST_PTRN</a><span class=\"ts\"/><span class=\"ts\"/>= 0x54,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_BIST_STAT\">HOST_BIST_STAT</a><span class=\"ts\"/><span class=\"ts\"/>= 0x58,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_MEM_BIST_STAT\">HOST_MEM_BIST_STAT</a><span class=\"ts\"/>= 0x5c,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_FLASH_CMD\">HOST_FLASH_CMD</a><span class=\"ts\"/><span class=\"ts\"/>= 0x70,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* 8 bit regs */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_FLASH_DATA\">HOST_FLASH_DATA</a><span class=\"ts\"/><span class=\"ts\"/>= 0x74,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_TRANSITION_DETECT\">HOST_TRANSITION_DETECT</a><span class=\"ts\"/>= 0x75,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_GPIO_CTRL\">HOST_GPIO_CTRL</a><span class=\"ts\"/><span class=\"ts\"/>= 0x76,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_I2C_ADDR\">HOST_I2C_ADDR</a><span class=\"ts\"/><span class=\"ts\"/>= 0x78, <span class=\"comment\">/* 32 bit */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_I2C_DATA\">HOST_I2C_DATA</a><span class=\"ts\"/><span class=\"ts\"/>= 0x7c,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_I2C_XFER_CNT\">HOST_I2C_XFER_CNT</a><span class=\"ts\"/>= 0x7e,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_I2C_CTRL\">HOST_I2C_CTRL</a><span class=\"ts\"/><span class=\"ts\"/>= 0x7f,", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* HOST_SLOT_STAT bits */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_SSTAT_ATTN\">HOST_SSTAT_ATTN</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 31),", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* HOST_CTRL bits */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CTRL_M66EN\">HOST_CTRL_M66EN</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 16), <span class=\"comment\">/* M66EN PCI bus signal */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CTRL_TRDY\">HOST_CTRL_TRDY</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 17), <span class=\"comment\">/* latched PCI TRDY */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CTRL_STOP\">HOST_CTRL_STOP</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 18), <span class=\"comment\">/* latched PCI STOP */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CTRL_DEVSEL\">HOST_CTRL_DEVSEL</a><span class=\"ts\"/>= (1 << 19), <span class=\"comment\">/* latched PCI DEVSEL */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CTRL_REQ64\">HOST_CTRL_REQ64</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 20), <span class=\"comment\">/* latched PCI REQ64 */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CTRL_GLOBAL_RST\">HOST_CTRL_GLOBAL_RST</a><span class=\"ts\"/>= (1 << 31), <span class=\"comment\">/* global reset */</span>", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/*</span>", 
"<span class=\"comment\"><span class=\"ts\"/> * Port registers</span>", 
"<span class=\"comment\"><span class=\"ts\"/> * (8192 bytes @ +0x0000, +0x2000, +0x4000 and +0x6000 @ BAR2)</span>", 
"<span class=\"comment\"><span class=\"ts\"/> */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_REGS_SIZE\">PORT_REGS_SIZE</a><span class=\"ts\"/><span class=\"ts\"/>= 0x2000,", 
"", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_LRAM\">PORT_LRAM</a><span class=\"ts\"/><span class=\"ts\"/>= 0x0000, <span class=\"comment\">/* 31 LRAM slots and PMP regs */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_LRAM_SLOT_SZ\">PORT_LRAM_SLOT_SZ</a><span class=\"ts\"/>= 0x0080, <span class=\"comment\">/* 32 bytes PRB + 2 SGE, ACT... */</span>", 
"", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_PMP\">PORT_PMP</a><span class=\"ts\"/><span class=\"ts\"/>= 0x0f80, <span class=\"comment\">/* 8 bytes PMP * 16 (128 bytes) */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_PMP_STATUS\">PORT_PMP_STATUS</a><span class=\"ts\"/><span class=\"ts\"/>= 0x0000, <span class=\"comment\">/* port device status offset */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_PMP_QACTIVE\">PORT_PMP_QACTIVE</a><span class=\"ts\"/>= 0x0004, <span class=\"comment\">/* port device QActive offset */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_PMP_SIZE\">PORT_PMP_SIZE</a><span class=\"ts\"/><span class=\"ts\"/>= 0x0008, <span class=\"comment\">/* 8 bytes per PMP */</span>", 
"", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* 32 bit regs */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CTRL_STAT\">PORT_CTRL_STAT</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1000, <span class=\"comment\">/* write: ctrl-set, read: stat */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CTRL_CLR\">PORT_CTRL_CLR</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1004, <span class=\"comment\">/* write: ctrl-clear */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_STAT\">PORT_IRQ_STAT</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1008, <span class=\"comment\">/* high: status, low: interrupt */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_ENABLE_SET\">PORT_IRQ_ENABLE_SET</a><span class=\"ts\"/>= 0x1010, <span class=\"comment\">/* write: enable-set */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_ENABLE_CLR\">PORT_IRQ_ENABLE_CLR</a><span class=\"ts\"/>= 0x1014, <span class=\"comment\">/* write: enable-clear */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_ACTIVATE_UPPER_ADDR\">PORT_ACTIVATE_UPPER_ADDR</a>= 0x101c,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_EXEC_FIFO\">PORT_EXEC_FIFO</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1020, <span class=\"comment\">/* command execution fifo */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_ERR\">PORT_CMD_ERR</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1024, <span class=\"comment\">/* command error number */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_FIS_CFG\">PORT_FIS_CFG</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1028,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_FIFO_THRES\">PORT_FIFO_THRES</a><span class=\"ts\"/><span class=\"ts\"/>= 0x102c,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* 16 bit regs */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_DECODE_ERR_CNT\">PORT_DECODE_ERR_CNT</a><span class=\"ts\"/>= 0x1040,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_DECODE_ERR_THRESH\">PORT_DECODE_ERR_THRESH</a><span class=\"ts\"/>= 0x1042,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CRC_ERR_CNT\">PORT_CRC_ERR_CNT</a><span class=\"ts\"/>= 0x1044,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CRC_ERR_THRESH\">PORT_CRC_ERR_THRESH</a><span class=\"ts\"/>= 0x1046,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_HSHK_ERR_CNT\">PORT_HSHK_ERR_CNT</a><span class=\"ts\"/>= 0x1048,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_HSHK_ERR_THRESH\">PORT_HSHK_ERR_THRESH</a><span class=\"ts\"/>= 0x104a,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* 32 bit regs */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_PHY_CFG\">PORT_PHY_CFG</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1050,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_SLOT_STAT\">PORT_SLOT_STAT</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1800,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_ACTIVATE\">PORT_CMD_ACTIVATE</a><span class=\"ts\"/>= 0x1c00, <span class=\"comment\">/* 64 bit cmd activate * 31 (248 bytes) */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CONTEXT\">PORT_CONTEXT</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1e04,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_EXEC_DIAG\">PORT_EXEC_DIAG</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1e00, <span class=\"comment\">/* 32bit exec diag * 16 (64 bytes, 0-10 used on 3124) */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_PSD_DIAG\">PORT_PSD_DIAG</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1e40, <span class=\"comment\">/* 32bit psd diag * 16 (64 bytes, 0-8 used on 3124) */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_SCONTROL\">PORT_SCONTROL</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1f00,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_SSTATUS\">PORT_SSTATUS</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1f04,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_SERROR\">PORT_SERROR</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1f08,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_SACTIVE\">PORT_SACTIVE</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1f0c,", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* PORT_CTRL_STAT bits */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CS_PORT_RST\">PORT_CS_PORT_RST</a><span class=\"ts\"/>= (1 << 0), <span class=\"comment\">/* port reset */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CS_DEV_RST\">PORT_CS_DEV_RST</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 1), <span class=\"comment\">/* device reset */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CS_INIT\">PORT_CS_INIT</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 2), <span class=\"comment\">/* port initialize */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CS_IRQ_WOC\">PORT_CS_IRQ_WOC</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 3), <span class=\"comment\">/* interrupt write one to clear */</span>", 
];
xr_frag_insert('l/fe/7171d2ee434e246c1a750bebd1035d1e7c4b21.xr', __xr_tmp);
