module bpu(
   input             clk,
   input             rstn,                 // ä½ç”µå¹³å¤ä½?
   input [31:0]   pc_i, 			             // ç›®å‰åˆ†æ”¯æŒ‡ä»¤æ‰?åœ¨PCçš„å??
   
   input id_isBranchInst_i,                     //IDçº§è¾“å…¥ï¼šæ˜¯å¦ä¸ºè·³è½¬æŒ‡ä»¤ï¼ˆå†³å®šæ˜¯å¦è¾“å‡ºé¢„æµ‹ä¿¡æ¯ï¼?
   input ex_isBranchInst_i,                     //EXï¼šæ˜¯å¦æ˜¯è·³è½¬æŒ‡ä»¤ï¼ˆå†³å®šæ˜¯å¦æ›´æ–°BTBï¼?
   input [31:0]   ex_branch_inst_pc_i,        //EXçš„æŒ‡ä»¤PCï¼ˆæ›´æ–°BTBï¼?
   input [31:0]   ex_real_branch_target_i,    //å®é™…çš„è·³è½¬åœ°å?
   input [31:0]   idex_predict_branch_target_i,  //ID/EXæµæ°´çº¿å¯„å­˜å™¨è¾“å…¥ï¼šè·³è½¬é¢„æµ‹åœ°å?
   input [1:0]    idex_predict_counter_i,                   //ID/EXæµæ°´çº¿å¯„å­˜å™¨è¾“å…¥ï¼šè·³è½¬çŠ¶æ€è®¡æ•°å™¨
   input          ex_actual_taken_i,                            //EXæ®µè¾“å…¥ï¼šæ˜¯å¦çœŸæ­£æœ‰è·³è½?
   
   output        pre_taken_o,           //è¾“å‡ºï¼šé¢„æµ‹ç»“æœæ˜¯å¦è·³è½¬ï¼ˆç»™IFï¼?
   output [31:0] pre_target_o,          //è¾“å‡ºï¼šè·³è½¬æŒ‡ä»¤åçš„åœ°å?ï¼ˆç»™IFå’ŒID/EXå¯„å­˜å™¨ï¼‰
   output [1:0]  pre_counter_o,      //è¾“å‡ºï¼šé¢„æµ‹çš„è®¡æ•°å™¨ï¼ˆç»™ID/EXå¯„å­˜å™¨ï¼‰
   input wire [5:0] stall
);
   //pc_iæ˜¯å½“å‰åˆ†æ”¯æŒ‡ä»¤æ‰€åœ¨çš„PC
   //ä¸‹ä¸€ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿ï¼Œè¾“å‡ºé¢„æµ‹ç»“æœpre_taken_oå’Œpre_target_o
   //åœ¨EXé˜¶æ®µç¡®å®šåˆ†æ”¯æ˜¯å¦æ‰§è¡Œ
   //æ¯”è¾ƒé¢„æµ‹çš„åˆ†æ”¯åœ°å?å’Œå®é™…çš„åˆ†æ”¯åœ°å€ï¼Œæ¯”è¾ƒtakenå’Œpre_taken
   //åŠŸèƒ½æè¿°
   //ç¬¬ä¸€å‘¨æœŸï¼šè¯»å‡ºè·³è½¬æŒ‡æŒ‡ä»¤(Branch->IF)
   //ç¬¬äºŒå‘¨æœŸï¼šè¯»å‡ºå»¶è¿Ÿæ§½æŒ‡ä»¤ï¼Œè·³è½¬æŒ‡ä»¤æä¾›é¢„æµ‹ç»“æ?(Branch->ID)
   //ç¬¬ä¸‰å‘¨æœŸï¼šPCåœ¨é¢„æµ‹å™¨é¢„æµ‹çš„é¢„æµ‹çš„æ–¹å‘å–æŒ‡ä»¤ï¼ŒåŒæ—¶ï¼Œè·³è½¬æŒ‡ä»¤å·²ç»æ‰§è¡Œåˆ°EXé˜¶æ®µï¼Œå¯ä»¥çŸ¥é“è·³è½¬ç»“æ?(Branch->EX)
   //æ­¤æ—¶ï¼Œå°†è·³è½¬æŒ‡ä»¤çš„é¢„æµ‹ç»“æœåé¦ˆç»™å‰é¢çš„æµæ°´çº¿çº§å’ŒBPUã€‚å¦‚æœç›¸ç­‰ï¼Œåˆ™ç»§ç»­æ‰§è¡Œï¼Œå¦‚æœä¸ç›¸ç­‰ï¼Œé€æ–°PCï¼Œæ¸…é™¤ç¬¬1ï¼?2çº§æµæ°´çº¿
   
   parameter PC_width = 32; // PCçš„å®½åº?
   parameter BTB_Entry_width = 10; // BTBå…¥å£åœ°å€çš„å®½åº?
   reg [33:0] wr_BTB;
   reg [1:0] new_predict_counter;
   reg update_BTB;

   //é¥±å’Œè®¡æ•°å™¨å’ŒBTBæ›´æ–°é€»è¾‘
   always @(*)  begin
   if(!rstn)  begin
   wr_BTB = 0;
   new_predict_counter = 0;
   update_BTB = 0;
   end
   else begin
     if(ex_isBranchInst_i)  begin
        update_BTB = 1'b1;
        if(ex_actual_taken_i)  begin
			    new_predict_counter = idex_predict_counter_i + ~(idex_predict_counter_i==2'b11) ;
			    wr_BTB = { new_predict_counter, ex_real_branch_target_i} ;
        end
        else    begin
			    new_predict_counter = idex_predict_counter_i - ~(idex_predict_counter_i==2'b00);
			    wr_BTB = { new_predict_counter, idex_predict_counter_i} ;
        end
    end
    else begin
        update_BTB = 1'b0;
        new_predict_counter = 2'b00;
        wr_BTB = 34'b0 ;
    end
  end
  end   
   
   
   wire [BTB_Entry_width-1:0] tb_entry;
   wire [BTB_Entry_width-1:0] set_tb_entry;
   wire [33:0]dina;
   wire [33:0]dout;
   assign dina = wr_BTB;
   
   assign pre_taken_o =   dout[33] & id_isBranchInst_i;
   assign pre_target_o =  dout[31:0];
   assign pre_counter_o =  dout[33:32];
   
   //ä½¿ç”¨PCçš?11-2ä½ä½œä¸ºBTBçš„å…¥å£åœ°åœ°å€   
   assign tb_entry =   pc_i[11:2];			
   assign set_tb_entry = ex_branch_inst_pc_i[11:2];
   
   bpu_mem BTB_mem (  //åŒå£å†™ä¼˜å…ˆRAM
  //å†™éƒ¨åˆ?
  .clka(clk), 
  .wea(update_BTB),      // input wire [0 : 0] wea
  .addra(set_tb_entry),  // input wire [9 : 0] addra
  .dina(dina),    // input wire [33 : 0] dina

  //è¯»éƒ¨åˆ?
  .clkb(clk),    // input wire clkb
  .addrb(tb_entry),  // å…¥å£åœ°å€ï¼ˆåˆ†æ”¯æŒ‡ä»¤æ‰€åœ¨çš„åœ°å€ï¼?
  .doutb(dout)  // é¢„æµ‹ç»“æœï¼šåŒ…å«æœ‰2ä¸ªéƒ¨åˆ†ï¼š[33:32]æ˜¯åˆ†æ”¯è®¡æ•°å™¨ï¼Œ[31:0]æ˜¯ç›®æ ‡çš„PC
   );


   
endmodule