{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746148561054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746148561054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  1 19:16:00 2025 " "Processing started: Thu May  1 19:16:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746148561054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746148561054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off T1_CE1107_2025 -c Topmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off T1_CE1107_2025 -c Topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746148561054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746148561536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746148561537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop2bit " "Found entity 1: DFlipFlop2bit" {  } { { "DFlipFlop2bit.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/DFlipFlop2bit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746148571727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746148571727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder1 " "Found entity 1: Decoder1" {  } { { "Decoder1.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Decoder1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746148571732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746148571732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcddecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcddecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDDecoder " "Found entity 1: BCDDecoder" {  } { { "BCDDecoder.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/BCDDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746148571736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746148571736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaydriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDriver " "Found entity 1: DisplayDriver" {  } { { "DisplayDriver.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/DisplayDriver.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746148571741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746148571741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2 " "Found entity 1: Decoder2" {  } { { "Decoder2.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Decoder2.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746148571748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746148571748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Topmodule " "Found entity 1: Topmodule" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746148571754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746148571754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topmodule " "Elaborating entity \"Topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746148571795 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9..1\] Topmodule.sv(12) " "Output port \"LED\[9..1\]\" at Topmodule.sv(12) has no driver" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746148571796 "|Topmodule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop2bit DFlipFlop2bit:reg_b " "Elaborating entity \"DFlipFlop2bit\" for hierarchy \"DFlipFlop2bit:reg_b\"" {  } { { "Topmodule.sv" "reg_b" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746148571821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder1 Decoder1:dec1_inst " "Elaborating entity \"Decoder1\" for hierarchy \"Decoder1:dec1_inst\"" {  } { { "Topmodule.sv" "dec1_inst" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746148571824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDDecoder BCDDecoder:bcd_inst " "Elaborating entity \"BCDDecoder\" for hierarchy \"BCDDecoder:bcd_inst\"" {  } { { "Topmodule.sv" "bcd_inst" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746148571827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDriver DisplayDriver:display_inst " "Elaborating entity \"DisplayDriver\" for hierarchy \"DisplayDriver:display_inst\"" {  } { { "Topmodule.sv" "display_inst" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746148571830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2 Decoder2:dec2_inst " "Elaborating entity \"Decoder2\" for hierarchy \"Decoder2:dec2_inst\"" {  } { { "Topmodule.sv" "dec2_inst" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746148571832 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746148572482 "|Topmodule|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746148572482 "|Topmodule|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746148572482 "|Topmodule|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746148572482 "|Topmodule|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746148572482 "|Topmodule|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746148572482 "|Topmodule|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746148572482 "|Topmodule|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746148572482 "|Topmodule|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746148572482 "|Topmodule|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746148572482 "|Topmodule|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746148572482 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746148572581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746148573161 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746148573161 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746148573471 "|Topmodule|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746148573471 "|Topmodule|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746148573471 "|Topmodule|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746148573471 "|Topmodule|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746148573471 "|Topmodule|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746148573471 "|Topmodule|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746148573471 "|Topmodule|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746148573471 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746148573472 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746148573472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746148573472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746148573472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746148573513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  1 19:16:13 2025 " "Processing ended: Thu May  1 19:16:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746148573513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746148573513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746148573513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746148573513 ""}
