Analysis & Synthesis report for varint_encoder
Wed Jun 21 11:38:26 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |protobuf_serializer|fsm_4:f4|state
 11. State Machine - |protobuf_serializer|fsm_3:f3|state
 12. State Machine - |protobuf_serializer|fsm_3b:f3b|state
 13. State Machine - |protobuf_serializer|fsm_3a:f3a|state
 14. State Machine - |protobuf_serializer|fsm_2:f2|state
 15. State Machine - |protobuf_serializer|fsm_1:f1|state
 16. State Machine - |protobuf_serializer|fsm_0:f0|state
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram
 21. Source assignments for varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram
 22. Source assignments for varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component|scfifo_ul91:auto_generated|a_dpfifo_hd91:dpfifo|altsyncram_sen1:FIFOram
 23. Source assignments for raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram
 24. Source assignments for raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram
 25. Source assignments for raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated|a_dpfifo_kd91:dpfifo|altsyncram_2fn1:FIFOram
 26. Source assignments for varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram
 27. Source assignments for varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram
 28. Source assignments for raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram
 29. Source assignments for raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram
 30. Source assignments for out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|altsyncram_6mn1:FIFOram
 31. Parameter Settings for User Entity Instance: varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component
 32. Parameter Settings for User Entity Instance: varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component
 33. Parameter Settings for User Entity Instance: varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component
 34. Parameter Settings for User Entity Instance: raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component
 35. Parameter Settings for User Entity Instance: raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component
 36. Parameter Settings for User Entity Instance: raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component
 37. Parameter Settings for User Entity Instance: fsm_0:f0
 38. Parameter Settings for User Entity Instance: fsm_1:f1
 39. Parameter Settings for User Entity Instance: fsm_2:f2
 40. Parameter Settings for User Entity Instance: fsm_3a:f3a
 41. Parameter Settings for User Entity Instance: fsm_3b:f3b
 42. Parameter Settings for User Entity Instance: fsm_3:f3
 43. Parameter Settings for User Entity Instance: fsm_4:f4
 44. Parameter Settings for User Entity Instance: varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component
 45. Parameter Settings for User Entity Instance: varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component
 46. Parameter Settings for User Entity Instance: raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component
 47. Parameter Settings for User Entity Instance: raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component
 48. Parameter Settings for User Entity Instance: out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component
 49. scfifo Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "out_fifo:out4"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Jun 21 11:38:26 2017           ;
; Quartus Prime Version       ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name               ; varint_encoder                                  ;
; Top-level Entity Name       ; protobuf_serializer                             ;
; Family                      ; Arria 10                                        ;
; Logic utilization (in ALMs) ; N/A                                             ;
; Total registers             ; 775                                             ;
; Total pins                  ; 155                                             ;
; Total virtual pins          ; 0                                               ;
; Total block memory bits     ; 1,287,168                                       ;
; Total DSP Blocks            ; 0                                               ;
; Total HSSI RX channels      ; 0                                               ;
; Total HSSI TX channels      ; 0                                               ;
; Total PLLs                  ; 0                                               ;
+-----------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Option                                                                          ; Setting             ; Default Value      ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Device                                                                          ; 10AS066N3F40E2SG    ;                    ;
; Top-level entity name                                                           ; protobuf_serializer ; varint_encoder     ;
; Family name                                                                     ; Arria 10            ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                 ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                 ;                    ;
; Use smart compilation                                                           ; Off                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                  ; On                 ;
; Enable compact report table                                                     ; Off                 ; Off                ;
; Restructure Multiplexers                                                        ; Auto                ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                 ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                 ; Off                ;
; Preserve fewer node names                                                       ; On                  ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                 ; Off                ;
; Verilog Version                                                                 ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                ; Auto               ;
; Safe State Machine                                                              ; Off                 ; Off                ;
; Extract Verilog State Machines                                                  ; On                  ; On                 ;
; Extract VHDL State Machines                                                     ; On                  ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                  ; On                 ;
; Parallel Synthesis                                                              ; On                  ; On                 ;
; DSP Block Balancing                                                             ; Auto                ; Auto               ;
; NOT Gate Push-Back                                                              ; On                  ; On                 ;
; Power-Up Don't Care                                                             ; On                  ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                 ; Off                ;
; Remove Duplicate Registers                                                      ; On                  ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                 ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                 ; Off                ;
; Ignore SOFT Buffers                                                             ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                 ; Off                ;
; Optimization Technique                                                          ; Balanced            ; Balanced           ;
; Carry Chain Length                                                              ; 70                  ; 70                 ;
; Auto Carry Chains                                                               ; On                  ; On                 ;
; Auto Open-Drain Pins                                                            ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                 ; Off                ;
; Auto ROM Replacement                                                            ; On                  ; On                 ;
; Auto RAM Replacement                                                            ; On                  ; On                 ;
; Auto DSP Block Replacement                                                      ; On                  ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                  ; On                 ;
; Strict RAM Replacement                                                          ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                               ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                 ; Off                ;
; Auto Resource Sharing                                                           ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                 ; Off                ;
; Timing-Driven Synthesis                                                         ; On                  ; On                 ;
; Report Parameter Settings                                                       ; On                  ; On                 ;
; Report Source Assignments                                                       ; On                  ; On                 ;
; Report Connectivity Checks                                                      ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                 ; Off                ;
; Synchronization Register Chain Length                                           ; 3                   ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation  ; Normal compilation ;
; HDL message level                                                               ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                ; 5000               ;
; Number of Rows Reported in Synthesis Migration Checks                           ; 5000                ; 5000               ;
; Synthesis Migration Checks for Stratix 10                                       ; Off                 ; Off                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                 ; 100                ;
; Clock MUX Protection                                                            ; On                  ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                 ; Off                ;
; Block Design Naming                                                             ; Auto                ; Auto               ;
; SDC constraint protection                                                       ; Off                 ; Off                ;
; Synthesis Effort                                                                ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                  ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                  ; On                 ;
; Synthesis Seed                                                                  ; 1                   ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                  ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                 ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                 ; Off                ;
+---------------------------------------------------------------------------------+---------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; File Name with User-Entered Path                                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                 ; Library                     ;
+-------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; protobuf_serializer.v                                                   ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v                                                   ;                             ;
; varint_in_fifo/synth/varint_in_fifo.v                                   ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/varint_in_fifo/synth/varint_in_fifo.v                                   ; varint_in_fifo              ;
; varint_in_fifo/synth/varint_in_fifo_cfg.v                               ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/varint_in_fifo/synth/varint_in_fifo_cfg.v                               ; varint_in_fifo              ;
; varint_in_fifo/fifo_160/synth/varint_in_fifo_fifo_160_v2ho2aa.v         ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/varint_in_fifo/fifo_160/synth/varint_in_fifo_fifo_160_v2ho2aa.v         ; varint_in_fifo_fifo_160     ;
; varint_in_index/synth/varint_in_index.v                                 ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/varint_in_index/synth/varint_in_index.v                                 ; varint_in_index             ;
; varint_in_index/synth/varint_in_index_cfg.v                             ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/varint_in_index/synth/varint_in_index_cfg.v                             ; varint_in_index             ;
; varint_in_index/fifo_160/synth/varint_in_index_fifo_160_kjjiney.v       ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/varint_in_index/fifo_160/synth/varint_in_index_fifo_160_kjjiney.v       ; varint_in_index_fifo_160    ;
; varint_in_size/synth/varint_in_size.v                                   ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/varint_in_size/synth/varint_in_size.v                                   ; varint_in_size              ;
; varint_in_size/synth/varint_in_size_cfg.v                               ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/varint_in_size/synth/varint_in_size_cfg.v                               ; varint_in_size              ;
; varint_in_size/fifo_160/synth/varint_in_size_fifo_160_sjmeklq.v         ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/varint_in_size/fifo_160/synth/varint_in_size_fifo_160_sjmeklq.v         ; varint_in_size_fifo_160     ;
; raw_data_in_fifo/synth/raw_data_in_fifo.v                               ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_fifo/synth/raw_data_in_fifo.v                               ; raw_data_in_fifo            ;
; raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v                           ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v                           ; raw_data_in_fifo            ;
; raw_data_in_fifo/fifo_160/synth/raw_data_in_fifo_fifo_160_v2ho2aa.v     ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_fifo/fifo_160/synth/raw_data_in_fifo_fifo_160_v2ho2aa.v     ; raw_data_in_fifo_fifo_160   ;
; raw_data_in_index/synth/raw_data_in_index.v                             ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_index/synth/raw_data_in_index.v                             ; raw_data_in_index           ;
; raw_data_in_index/synth/raw_data_in_index_cfg.v                         ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_index/synth/raw_data_in_index_cfg.v                         ; raw_data_in_index           ;
; raw_data_in_index/fifo_160/synth/raw_data_in_index_fifo_160_kjjiney.v   ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_index/fifo_160/synth/raw_data_in_index_fifo_160_kjjiney.v   ; raw_data_in_index_fifo_160  ;
; raw_data_in_wstrb/synth/raw_data_in_wstrb.v                             ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_wstrb/synth/raw_data_in_wstrb.v                             ; raw_data_in_wstrb           ;
; raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v                         ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v                         ; raw_data_in_wstrb           ;
; raw_data_in_wstrb/fifo_160/synth/raw_data_in_wstrb_fifo_160_sconavq.v   ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_wstrb/fifo_160/synth/raw_data_in_wstrb_fifo_160_sconavq.v   ; raw_data_in_wstrb_fifo_160  ;
; varint_out_fifo/synth/varint_out_fifo.v                                 ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/varint_out_fifo/synth/varint_out_fifo.v                                 ; varint_out_fifo             ;
; varint_out_fifo/synth/varint_out_fifo_cfg.v                             ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/varint_out_fifo/synth/varint_out_fifo_cfg.v                             ; varint_out_fifo             ;
; varint_out_fifo/fifo_160/synth/varint_out_fifo_fifo_160_q2auapq.v       ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/varint_out_fifo/fifo_160/synth/varint_out_fifo_fifo_160_q2auapq.v       ; varint_out_fifo_fifo_160    ;
; varint_out_index/synth/varint_out_index.v                               ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/varint_out_index/synth/varint_out_index.v                               ; varint_out_index            ;
; varint_out_index/synth/varint_out_index_cfg.v                           ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/varint_out_index/synth/varint_out_index_cfg.v                           ; varint_out_index            ;
; varint_out_index/fifo_160/synth/varint_out_index_fifo_160_tgkntjy.v     ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/varint_out_index/fifo_160/synth/varint_out_index_fifo_160_tgkntjy.v     ; varint_out_index_fifo_160   ;
; raw_data_out_fifo/synth/raw_data_out_fifo.v                             ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_fifo/synth/raw_data_out_fifo.v                             ; raw_data_out_fifo           ;
; raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v                         ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v                         ; raw_data_out_fifo           ;
; raw_data_out_fifo/fifo_160/synth/raw_data_out_fifo_fifo_160_q2auapq.v   ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_fifo/fifo_160/synth/raw_data_out_fifo_fifo_160_q2auapq.v   ; raw_data_out_fifo_fifo_160  ;
; raw_data_out_index/synth/raw_data_out_index.v                           ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_index/synth/raw_data_out_index.v                           ; raw_data_out_index          ;
; raw_data_out_index/synth/raw_data_out_index_cfg.v                       ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_index/synth/raw_data_out_index_cfg.v                       ; raw_data_out_index          ;
; raw_data_out_index/fifo_160/synth/raw_data_out_index_fifo_160_tgkntjy.v ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_index/fifo_160/synth/raw_data_out_index_fifo_160_tgkntjy.v ; raw_data_out_index_fifo_160 ;
; out_fifo/synth/out_fifo.v                                               ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/out_fifo/synth/out_fifo.v                                               ; out_fifo                    ;
; out_fifo/synth/out_fifo_cfg.v                                           ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/out_fifo/synth/out_fifo_cfg.v                                           ; out_fifo                    ;
; out_fifo/fifo_160/synth/out_fifo_fifo_160_r4prduy.v                     ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/out_fifo/fifo_160/synth/out_fifo_fifo_160_r4prduy.v                     ; out_fifo_fifo_160           ;
; fsm_0.v                                                                 ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/fsm_0.v                                                                 ;                             ;
; fsm_1.v                                                                 ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/fsm_1.v                                                                 ;                             ;
; fsm_2.v                                                                 ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/fsm_2.v                                                                 ;                             ;
; fsm_3a.v                                                                ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/fsm_3a.v                                                                ;                             ;
; fsm_3b.v                                                                ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/fsm_3b.v                                                                ;                             ;
; fsm_3.v                                                                 ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/fsm_3.v                                                                 ;                             ;
; fsm_4.v                                                                 ; yes             ; User Verilog HDL File        ; /home/mladmon/workspace/firework/protobuf-serializer/fsm_4.v                                                                 ;                             ;
; scfifo.tdf                                                              ; yes             ; Megafunction                 ; /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf                                               ;                             ;
; a_regfifo.inc                                                           ; yes             ; Megafunction                 ; /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                            ;                             ;
; a_dpfifo.inc                                                            ; yes             ; Megafunction                 ; /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                             ;                             ;
; a_i2fifo.inc                                                            ; yes             ; Megafunction                 ; /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                             ;                             ;
; a_fffifo.inc                                                            ; yes             ; Megafunction                 ; /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                             ;                             ;
; a_f2fifo.inc                                                            ; yes             ; Megafunction                 ; /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                             ;                             ;
; aglobal160.inc                                                          ; yes             ; Megafunction                 ; /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                                           ;                             ;
; db/scfifo_koa1.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_koa1.tdf                                                      ;                             ;
; db/a_dpfifo_7ga1.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf                                                    ;                             ;
; db/altsyncram_4in1.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_4in1.tdf                                                  ;                             ;
; db/cmpr_te8.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/cmpr_te8.tdf                                                         ;                             ;
; db/cntr_1ra.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_1ra.tdf                                                         ;                             ;
; db/cntr_ls6.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_ls6.tdf                                                         ;                             ;
; db/cntr_9sa.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_9sa.tdf                                                         ;                             ;
; db/scfifo_en91.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_en91.tdf                                                      ;                             ;
; db/a_dpfifo_1f91.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_1f91.tdf                                                    ;                             ;
; db/altsyncram_shn1.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_shn1.tdf                                                  ;                             ;
; db/scfifo_ul91.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_ul91.tdf                                                      ;                             ;
; db/a_dpfifo_hd91.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_hd91.tdf                                                    ;                             ;
; db/altsyncram_sen1.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_sen1.tdf                                                  ;                             ;
; db/scfifo_1m91.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_1m91.tdf                                                      ;                             ;
; db/a_dpfifo_kd91.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_kd91.tdf                                                    ;                             ;
; db/altsyncram_2fn1.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_2fn1.tdf                                                  ;                             ;
; db/scfifo_lna1.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_lna1.tdf                                                      ;                             ;
; db/a_dpfifo_8fa1.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf                                                    ;                             ;
; db/altsyncram_6gn1.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_6gn1.tdf                                                  ;                             ;
; db/cmpr_ve8.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/cmpr_ve8.tdf                                                         ;                             ;
; db/cntr_asa.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_asa.tdf                                                         ;                             ;
; db/cntr_ns6.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_ns6.tdf                                                         ;                             ;
; db/cntr_bsa.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_bsa.tdf                                                         ;                             ;
; db/scfifo_sn91.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_sn91.tdf                                                      ;                             ;
; db/a_dpfifo_ff91.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_ff91.tdf                                                    ;                             ;
; db/altsyncram_oin1.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_oin1.tdf                                                  ;                             ;
; db/scfifo_tcb1.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_tcb1.tdf                                                      ;                             ;
; db/a_dpfifo_g4b1.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf                                                    ;                             ;
; db/altsyncram_6mn1.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf                                                  ;                             ;
; db/decode_hp6.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/decode_hp6.tdf                                                       ;                             ;
; db/mux_1k7.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/mux_1k7.tdf                                                          ;                             ;
; db/cmpr_4f8.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/cmpr_4f8.tdf                                                         ;                             ;
; db/cntr_fsa.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_fsa.tdf                                                         ;                             ;
; db/cntr_ss6.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_ss6.tdf                                                         ;                             ;
; db/cntr_gsa.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_gsa.tdf                                                         ;                             ;
+-------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimate of Logic utilization (ALMs needed) ; 676             ;
;                                             ;                 ;
; Combinational ALUT usage for logic          ; 1157            ;
;     -- 7 input functions                    ; 0               ;
;     -- 6 input functions                    ; 185             ;
;     -- 5 input functions                    ; 174             ;
;     -- 4 input functions                    ; 163             ;
;     -- <=3 input functions                  ; 635             ;
;                                             ;                 ;
; Dedicated logic registers                   ; 775             ;
;                                             ;                 ;
; I/O pins                                    ; 155             ;
; Total MLAB memory bits                      ; 0               ;
; Total block memory bits                     ; 1287168         ;
;                                             ;                 ;
; Total DSP Blocks                            ; 0               ;
;     -- Total Fixed Point DSP Blocks         ; 0               ;
;     -- Total Floating Point DSP Blocks      ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; clock_clk~input ;
; Maximum fan-out                             ; 964             ;
; Total fan-out                               ; 12119           ;
; Average fan-out                             ; 4.99            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                     ; Entity Name                         ; Library Name                ;
+----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+
; |protobuf_serializer                               ; 1157 (18)         ; 775 (0)      ; 1287168           ; 0          ; 155  ; 0            ; |protobuf_serializer                                                                                                                                                                    ; protobuf_serializer                 ; work                        ;
;    |fsm_0:f0|                                      ; 55 (55)           ; 72 (72)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|fsm_0:f0                                                                                                                                                           ; fsm_0                               ; work                        ;
;    |fsm_1:f1|                                      ; 9 (9)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|fsm_1:f1                                                                                                                                                           ; fsm_1                               ; work                        ;
;    |fsm_2:f2|                                      ; 108 (108)         ; 105 (105)    ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|fsm_2:f2                                                                                                                                                           ; fsm_2                               ; work                        ;
;    |fsm_3:f3|                                      ; 74 (74)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|fsm_3:f3                                                                                                                                                           ; fsm_3                               ; work                        ;
;    |fsm_3a:f3a|                                    ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|fsm_3a:f3a                                                                                                                                                         ; fsm_3a                              ; work                        ;
;    |fsm_3b:f3b|                                    ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|fsm_3b:f3b                                                                                                                                                         ; fsm_3b                              ; work                        ;
;    |fsm_4:f4|                                      ; 45 (45)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|fsm_4:f4                                                                                                                                                           ; fsm_4                               ; work                        ;
;    |out_fifo:out4|                                 ; 137 (0)           ; 78 (0)       ; 1048576           ; 0          ; 0    ; 0            ; |protobuf_serializer|out_fifo:out4                                                                                                                                                      ; out_fifo                            ; out_fifo                    ;
;       |out_fifo_fifo_160_r4prduy:fifo_0|           ; 137 (0)           ; 78 (0)       ; 1048576           ; 0          ; 0    ; 0            ; |protobuf_serializer|out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0                                                                                                                     ; out_fifo_fifo_160_r4prduy           ; out_fifo_fifo_160           ;
;          |scfifo:scfifo_component|                 ; 137 (0)           ; 78 (0)       ; 1048576           ; 0          ; 0    ; 0            ; |protobuf_serializer|out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component                                                                                             ; scfifo                              ; work                        ;
;             |scfifo_tcb1:auto_generated|           ; 137 (0)           ; 78 (0)       ; 1048576           ; 0          ; 0    ; 0            ; |protobuf_serializer|out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated                                                                  ; scfifo_tcb1                         ; work                        ;
;                |a_dpfifo_g4b1:dpfifo|              ; 137 (52)          ; 78 (22)      ; 1048576           ; 0          ; 0    ; 0            ; |protobuf_serializer|out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo                                             ; a_dpfifo_g4b1                       ; work                        ;
;                   |altsyncram_6mn1:FIFOram|        ; 32 (0)            ; 6 (6)        ; 1048576           ; 0          ; 0    ; 0            ; |protobuf_serializer|out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|altsyncram_6mn1:FIFOram                     ; altsyncram_6mn1                     ; work                        ;
;                      |decode_hp6:decode2|          ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|altsyncram_6mn1:FIFOram|decode_hp6:decode2  ; decode_hp6                          ; work                        ;
;                      |mux_1k7:mux3|                ; 24 (24)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|altsyncram_6mn1:FIFOram|mux_1k7:mux3        ; mux_1k7                             ; work                        ;
;                   |cntr_fsa:rd_ptr_msb|            ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|cntr_fsa:rd_ptr_msb                         ; cntr_fsa                            ; work                        ;
;                   |cntr_gsa:wr_ptr|                ; 18 (18)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|cntr_gsa:wr_ptr                             ; cntr_gsa                            ; work                        ;
;                   |cntr_ss6:usedw_counter|         ; 18 (18)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|cntr_ss6:usedw_counter                      ; cntr_ss6                            ; work                        ;
;    |raw_data_in_fifo:in3|                          ; 69 (0)            ; 44 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_fifo:in3                                                                                                                                               ; raw_data_in_fifo                    ; raw_data_in_fifo            ;
;       |raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|   ; 69 (0)            ; 44 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0                                                                                                      ; raw_data_in_fifo_fifo_160_v2ho2aa   ; raw_data_in_fifo_fifo_160   ;
;          |scfifo:scfifo_component|                 ; 69 (0)            ; 44 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component                                                                              ; scfifo                              ; work                        ;
;             |scfifo_koa1:auto_generated|           ; 69 (0)            ; 44 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated                                                   ; scfifo_koa1                         ; work                        ;
;                |a_dpfifo_7ga1:dpfifo|              ; 69 (37)           ; 44 (15)      ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo                              ; a_dpfifo_7ga1                       ; work                        ;
;                   |altsyncram_4in1:FIFOram|        ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram      ; altsyncram_4in1                     ; work                        ;
;                   |cntr_1ra:rd_ptr_msb|            ; 10 (10)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|cntr_1ra:rd_ptr_msb          ; cntr_1ra                            ; work                        ;
;                   |cntr_9sa:wr_ptr|                ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|cntr_9sa:wr_ptr              ; cntr_9sa                            ; work                        ;
;                   |cntr_ls6:usedw_counter|         ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|cntr_ls6:usedw_counter       ; cntr_ls6                            ; work                        ;
;    |raw_data_in_index:in4|                         ; 69 (0)            ; 44 (0)       ; 10240             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_index:in4                                                                                                                                              ; raw_data_in_index                   ; raw_data_in_index           ;
;       |raw_data_in_index_fifo_160_kjjiney:fifo_0|  ; 69 (0)            ; 44 (0)       ; 10240             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0                                                                                                    ; raw_data_in_index_fifo_160_kjjiney  ; raw_data_in_index_fifo_160  ;
;          |scfifo:scfifo_component|                 ; 69 (0)            ; 44 (0)       ; 10240             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component                                                                            ; scfifo                              ; work                        ;
;             |scfifo_en91:auto_generated|           ; 69 (0)            ; 44 (0)       ; 10240             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated                                                 ; scfifo_en91                         ; work                        ;
;                |a_dpfifo_1f91:dpfifo|              ; 69 (37)           ; 44 (15)      ; 10240             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo                            ; a_dpfifo_1f91                       ; work                        ;
;                   |altsyncram_shn1:FIFOram|        ; 0 (0)             ; 0 (0)        ; 10240             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram    ; altsyncram_shn1                     ; work                        ;
;                   |cntr_1ra:rd_ptr_msb|            ; 10 (10)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|cntr_1ra:rd_ptr_msb        ; cntr_1ra                            ; work                        ;
;                   |cntr_9sa:wr_ptr|                ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|cntr_9sa:wr_ptr            ; cntr_9sa                            ; work                        ;
;                   |cntr_ls6:usedw_counter|         ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|cntr_ls6:usedw_counter     ; cntr_ls6                            ; work                        ;
;    |raw_data_in_wstrb:in5|                         ; 69 (0)            ; 44 (0)       ; 4096              ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_wstrb:in5                                                                                                                                              ; raw_data_in_wstrb                   ; raw_data_in_wstrb           ;
;       |raw_data_in_wstrb_fifo_160_sconavq:fifo_0|  ; 69 (0)            ; 44 (0)       ; 4096              ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0                                                                                                    ; raw_data_in_wstrb_fifo_160_sconavq  ; raw_data_in_wstrb_fifo_160  ;
;          |scfifo:scfifo_component|                 ; 69 (0)            ; 44 (0)       ; 4096              ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component                                                                            ; scfifo                              ; work                        ;
;             |scfifo_1m91:auto_generated|           ; 69 (0)            ; 44 (0)       ; 4096              ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated                                                 ; scfifo_1m91                         ; work                        ;
;                |a_dpfifo_kd91:dpfifo|              ; 69 (37)           ; 44 (15)      ; 4096              ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated|a_dpfifo_kd91:dpfifo                            ; a_dpfifo_kd91                       ; work                        ;
;                   |altsyncram_2fn1:FIFOram|        ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated|a_dpfifo_kd91:dpfifo|altsyncram_2fn1:FIFOram    ; altsyncram_2fn1                     ; work                        ;
;                   |cntr_1ra:rd_ptr_msb|            ; 10 (10)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated|a_dpfifo_kd91:dpfifo|cntr_1ra:rd_ptr_msb        ; cntr_1ra                            ; work                        ;
;                   |cntr_9sa:wr_ptr|                ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated|a_dpfifo_kd91:dpfifo|cntr_9sa:wr_ptr            ; cntr_9sa                            ; work                        ;
;                   |cntr_ls6:usedw_counter|         ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated|a_dpfifo_kd91:dpfifo|cntr_ls6:usedw_counter     ; cntr_ls6                            ; work                        ;
;    |raw_data_out_fifo:out2|                        ; 75 (0)            ; 52 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_fifo:out2                                                                                                                                             ; raw_data_out_fifo                   ; raw_data_out_fifo           ;
;       |raw_data_out_fifo_fifo_160_q2auapq:fifo_0|  ; 75 (0)            ; 52 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0                                                                                                   ; raw_data_out_fifo_fifo_160_q2auapq  ; raw_data_out_fifo_fifo_160  ;
;          |scfifo:scfifo_component|                 ; 75 (0)            ; 52 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component                                                                           ; scfifo                              ; work                        ;
;             |scfifo_lna1:auto_generated|           ; 75 (0)            ; 52 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated                                                ; scfifo_lna1                         ; work                        ;
;                |a_dpfifo_8fa1:dpfifo|              ; 75 (39)           ; 52 (17)      ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo                           ; a_dpfifo_8fa1                       ; work                        ;
;                   |altsyncram_6gn1:FIFOram|        ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram   ; altsyncram_6gn1                     ; work                        ;
;                   |cntr_asa:rd_ptr_msb|            ; 12 (12)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|cntr_asa:rd_ptr_msb       ; cntr_asa                            ; work                        ;
;                   |cntr_bsa:wr_ptr|                ; 12 (12)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|cntr_bsa:wr_ptr           ; cntr_bsa                            ; work                        ;
;                   |cntr_ns6:usedw_counter|         ; 12 (12)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|cntr_ns6:usedw_counter    ; cntr_ns6                            ; work                        ;
;    |raw_data_out_index:out3|                       ; 75 (0)            ; 52 (0)       ; 40960             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_index:out3                                                                                                                                            ; raw_data_out_index                  ; raw_data_out_index          ;
;       |raw_data_out_index_fifo_160_tgkntjy:fifo_0| ; 75 (0)            ; 52 (0)       ; 40960             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0                                                                                                 ; raw_data_out_index_fifo_160_tgkntjy ; raw_data_out_index_fifo_160 ;
;          |scfifo:scfifo_component|                 ; 75 (0)            ; 52 (0)       ; 40960             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component                                                                         ; scfifo                              ; work                        ;
;             |scfifo_sn91:auto_generated|           ; 75 (0)            ; 52 (0)       ; 40960             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated                                              ; scfifo_sn91                         ; work                        ;
;                |a_dpfifo_ff91:dpfifo|              ; 75 (39)           ; 52 (17)      ; 40960             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo                         ; a_dpfifo_ff91                       ; work                        ;
;                   |altsyncram_oin1:FIFOram|        ; 0 (0)             ; 0 (0)        ; 40960             ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram ; altsyncram_oin1                     ; work                        ;
;                   |cntr_asa:rd_ptr_msb|            ; 12 (12)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|cntr_asa:rd_ptr_msb     ; cntr_asa                            ; work                        ;
;                   |cntr_bsa:wr_ptr|                ; 12 (12)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|cntr_bsa:wr_ptr         ; cntr_bsa                            ; work                        ;
;                   |cntr_ns6:usedw_counter|         ; 12 (12)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|cntr_ns6:usedw_counter  ; cntr_ns6                            ; work                        ;
;    |varint_in_fifo:in0|                            ; 66 (0)            ; 44 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_fifo:in0                                                                                                                                                 ; varint_in_fifo                      ; varint_in_fifo              ;
;       |varint_in_fifo_fifo_160_v2ho2aa:fifo_0|     ; 66 (0)            ; 44 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0                                                                                                          ; varint_in_fifo_fifo_160_v2ho2aa     ; varint_in_fifo_fifo_160     ;
;          |scfifo:scfifo_component|                 ; 66 (0)            ; 44 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component                                                                                  ; scfifo                              ; work                        ;
;             |scfifo_koa1:auto_generated|           ; 66 (0)            ; 44 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated                                                       ; scfifo_koa1                         ; work                        ;
;                |a_dpfifo_7ga1:dpfifo|              ; 66 (34)           ; 44 (15)      ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo                                  ; a_dpfifo_7ga1                       ; work                        ;
;                   |altsyncram_4in1:FIFOram|        ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram          ; altsyncram_4in1                     ; work                        ;
;                   |cntr_1ra:rd_ptr_msb|            ; 10 (10)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|cntr_1ra:rd_ptr_msb              ; cntr_1ra                            ; work                        ;
;                   |cntr_9sa:wr_ptr|                ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|cntr_9sa:wr_ptr                  ; cntr_9sa                            ; work                        ;
;                   |cntr_ls6:usedw_counter|         ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|cntr_ls6:usedw_counter           ; cntr_ls6                            ; work                        ;
;    |varint_in_index:in1|                           ; 66 (0)            ; 44 (0)       ; 10240             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_index:in1                                                                                                                                                ; varint_in_index                     ; varint_in_index             ;
;       |varint_in_index_fifo_160_kjjiney:fifo_0|    ; 66 (0)            ; 44 (0)       ; 10240             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0                                                                                                        ; varint_in_index_fifo_160_kjjiney    ; varint_in_index_fifo_160    ;
;          |scfifo:scfifo_component|                 ; 66 (0)            ; 44 (0)       ; 10240             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component                                                                                ; scfifo                              ; work                        ;
;             |scfifo_en91:auto_generated|           ; 66 (0)            ; 44 (0)       ; 10240             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated                                                     ; scfifo_en91                         ; work                        ;
;                |a_dpfifo_1f91:dpfifo|              ; 66 (34)           ; 44 (15)      ; 10240             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo                                ; a_dpfifo_1f91                       ; work                        ;
;                   |altsyncram_shn1:FIFOram|        ; 0 (0)             ; 0 (0)        ; 10240             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram        ; altsyncram_shn1                     ; work                        ;
;                   |cntr_1ra:rd_ptr_msb|            ; 10 (10)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|cntr_1ra:rd_ptr_msb            ; cntr_1ra                            ; work                        ;
;                   |cntr_9sa:wr_ptr|                ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|cntr_9sa:wr_ptr                ; cntr_9sa                            ; work                        ;
;                   |cntr_ls6:usedw_counter|         ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|cntr_ls6:usedw_counter         ; cntr_ls6                            ; work                        ;
;    |varint_in_size:in2|                            ; 66 (0)            ; 44 (0)       ; 1024              ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_size:in2                                                                                                                                                 ; varint_in_size                      ; varint_in_size              ;
;       |varint_in_size_fifo_160_sjmeklq:fifo_0|     ; 66 (0)            ; 44 (0)       ; 1024              ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0                                                                                                          ; varint_in_size_fifo_160_sjmeklq     ; varint_in_size_fifo_160     ;
;          |scfifo:scfifo_component|                 ; 66 (0)            ; 44 (0)       ; 1024              ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component                                                                                  ; scfifo                              ; work                        ;
;             |scfifo_ul91:auto_generated|           ; 66 (0)            ; 44 (0)       ; 1024              ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component|scfifo_ul91:auto_generated                                                       ; scfifo_ul91                         ; work                        ;
;                |a_dpfifo_hd91:dpfifo|              ; 66 (34)           ; 44 (15)      ; 1024              ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component|scfifo_ul91:auto_generated|a_dpfifo_hd91:dpfifo                                  ; a_dpfifo_hd91                       ; work                        ;
;                   |altsyncram_sen1:FIFOram|        ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component|scfifo_ul91:auto_generated|a_dpfifo_hd91:dpfifo|altsyncram_sen1:FIFOram          ; altsyncram_sen1                     ; work                        ;
;                   |cntr_1ra:rd_ptr_msb|            ; 10 (10)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component|scfifo_ul91:auto_generated|a_dpfifo_hd91:dpfifo|cntr_1ra:rd_ptr_msb              ; cntr_1ra                            ; work                        ;
;                   |cntr_9sa:wr_ptr|                ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component|scfifo_ul91:auto_generated|a_dpfifo_hd91:dpfifo|cntr_9sa:wr_ptr                  ; cntr_9sa                            ; work                        ;
;                   |cntr_ls6:usedw_counter|         ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component|scfifo_ul91:auto_generated|a_dpfifo_hd91:dpfifo|cntr_ls6:usedw_counter           ; cntr_ls6                            ; work                        ;
;    |varint_out_fifo:out0|                          ; 76 (0)            ; 52 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_fifo:out0                                                                                                                                               ; varint_out_fifo                     ; varint_out_fifo             ;
;       |varint_out_fifo_fifo_160_q2auapq:fifo_0|    ; 76 (0)            ; 52 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0                                                                                                       ; varint_out_fifo_fifo_160_q2auapq    ; varint_out_fifo_fifo_160    ;
;          |scfifo:scfifo_component|                 ; 76 (0)            ; 52 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component                                                                               ; scfifo                              ; work                        ;
;             |scfifo_lna1:auto_generated|           ; 76 (0)            ; 52 (0)       ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated                                                    ; scfifo_lna1                         ; work                        ;
;                |a_dpfifo_8fa1:dpfifo|              ; 76 (38)           ; 52 (17)      ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo                               ; a_dpfifo_8fa1                       ; work                        ;
;                   |altsyncram_6gn1:FIFOram|        ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram       ; altsyncram_6gn1                     ; work                        ;
;                   |cntr_asa:rd_ptr_msb|            ; 12 (12)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|cntr_asa:rd_ptr_msb           ; cntr_asa                            ; work                        ;
;                   |cntr_bsa:wr_ptr|                ; 13 (13)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|cntr_bsa:wr_ptr               ; cntr_bsa                            ; work                        ;
;                   |cntr_ns6:usedw_counter|         ; 13 (13)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|cntr_ns6:usedw_counter        ; cntr_ns6                            ; work                        ;
;    |varint_out_index:out1|                         ; 76 (0)            ; 52 (0)       ; 40960             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_index:out1                                                                                                                                              ; varint_out_index                    ; varint_out_index            ;
;       |varint_out_index_fifo_160_tgkntjy:fifo_0|   ; 76 (0)            ; 52 (0)       ; 40960             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0                                                                                                     ; varint_out_index_fifo_160_tgkntjy   ; varint_out_index_fifo_160   ;
;          |scfifo:scfifo_component|                 ; 76 (0)            ; 52 (0)       ; 40960             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component                                                                             ; scfifo                              ; work                        ;
;             |scfifo_sn91:auto_generated|           ; 76 (0)            ; 52 (0)       ; 40960             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated                                                  ; scfifo_sn91                         ; work                        ;
;                |a_dpfifo_ff91:dpfifo|              ; 76 (38)           ; 52 (17)      ; 40960             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo                             ; a_dpfifo_ff91                       ; work                        ;
;                   |altsyncram_oin1:FIFOram|        ; 0 (0)             ; 0 (0)        ; 40960             ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram     ; altsyncram_oin1                     ; work                        ;
;                   |cntr_asa:rd_ptr_msb|            ; 12 (12)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|cntr_asa:rd_ptr_msb         ; cntr_asa                            ; work                        ;
;                   |cntr_bsa:wr_ptr|                ; 13 (13)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|cntr_bsa:wr_ptr             ; cntr_bsa                            ; work                        ;
;                   |cntr_ns6:usedw_counter|         ; 13 (13)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |protobuf_serializer|varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|cntr_ns6:usedw_counter      ; cntr_ns6                            ; work                        ;
+----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-----------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|altsyncram_6mn1:FIFOram|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 131072       ; 8            ; 131072       ; 8            ; 1048576 ; None ;
; raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None ;
; raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 1024         ; 10           ; 1024         ; 10           ; 10240   ; None ;
; raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated|a_dpfifo_kd91:dpfifo|altsyncram_2fn1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 1024         ; 4            ; 1024         ; 4            ; 4096    ; None ;
; raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768   ; None ;
; raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None ;
; varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None ;
; varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 1024         ; 10           ; 1024         ; 10           ; 10240   ; None ;
; varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component|scfifo_ul91:auto_generated|a_dpfifo_hd91:dpfifo|altsyncram_sen1:FIFOram|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 1024         ; 1            ; 1024         ; 1            ; 1024    ; None ;
; varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768   ; None ;
; varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+------------------------------------------------------------------------------+
; N/A    ; fifo         ; 16.0    ; N/A          ; N/A          ; |protobuf_serializer|varint_in_fifo:in0      ; /home/mladmon/workspace/firework/protobuf-serializer/varint_in_fifo.qsys     ;
; N/A    ; fifo         ; 16.0    ; N/A          ; N/A          ; |protobuf_serializer|varint_in_index:in1     ; /home/mladmon/workspace/firework/protobuf-serializer/varint_in_index.qsys    ;
; N/A    ; fifo         ; 16.0    ; N/A          ; N/A          ; |protobuf_serializer|varint_in_size:in2      ; /home/mladmon/workspace/firework/protobuf-serializer/varint_in_size.qsys     ;
; N/A    ; fifo         ; 16.0    ; N/A          ; N/A          ; |protobuf_serializer|raw_data_in_fifo:in3    ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_fifo.qsys   ;
; N/A    ; fifo         ; 16.0    ; N/A          ; N/A          ; |protobuf_serializer|raw_data_in_index:in4   ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_index.qsys  ;
; N/A    ; fifo         ; 16.0    ; N/A          ; N/A          ; |protobuf_serializer|raw_data_in_wstrb:in5   ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_wstrb.qsys  ;
; N/A    ; fifo         ; 16.0    ; N/A          ; N/A          ; |protobuf_serializer|varint_out_fifo:out0    ; /home/mladmon/workspace/firework/protobuf-serializer/varint_out_fifo.qsys    ;
; N/A    ; fifo         ; 16.0    ; N/A          ; N/A          ; |protobuf_serializer|varint_out_index:out1   ; /home/mladmon/workspace/firework/protobuf-serializer/varint_out_index.qsys   ;
; N/A    ; fifo         ; 16.0    ; N/A          ; N/A          ; |protobuf_serializer|raw_data_out_fifo:out2  ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_fifo.qsys  ;
; N/A    ; fifo         ; 16.0    ; N/A          ; N/A          ; |protobuf_serializer|raw_data_out_index:out3 ; /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_index.qsys ;
; N/A    ; fifo         ; 16.0    ; N/A          ; N/A          ; |protobuf_serializer|out_fifo:out4           ; /home/mladmon/workspace/firework/protobuf-serializer/out_fifo.qsys           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |protobuf_serializer|fsm_4:f4|state                                                                        ;
+--------------------+---------------+-------------------+--------------------+----------------+----------------+------------+
; Name               ; state.R_VALID ; state.MASTER_WAIT ; state.R_VALID_LAST ; state.OF_EMPTY ; state.AR_READY ; state.INIT ;
+--------------------+---------------+-------------------+--------------------+----------------+----------------+------------+
; state.INIT         ; 0             ; 0                 ; 0                  ; 0              ; 0              ; 0          ;
; state.AR_READY     ; 0             ; 0                 ; 0                  ; 0              ; 1              ; 1          ;
; state.OF_EMPTY     ; 0             ; 0                 ; 0                  ; 1              ; 0              ; 1          ;
; state.R_VALID_LAST ; 0             ; 0                 ; 1                  ; 0              ; 0              ; 1          ;
; state.MASTER_WAIT  ; 0             ; 1                 ; 0                  ; 0              ; 0              ; 1          ;
; state.R_VALID      ; 1             ; 0                 ; 0                  ; 0              ; 0              ; 1          ;
+--------------------+---------------+-------------------+--------------------+----------------+----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |protobuf_serializer|fsm_3:f3|state                                                                                 ;
+------------------+---------------+------------------+--------------+------------------+--------------+-----------------+------------+
; Name             ; state.OF_FULL ; state.V_PUSH_INC ; state.V_PUSH ; state.R_PUSH_INC ; state.R_PUSH ; state.WAIT_DATA ; state.INIT ;
+------------------+---------------+------------------+--------------+------------------+--------------+-----------------+------------+
; state.INIT       ; 0             ; 0                ; 0            ; 0                ; 0            ; 0               ; 0          ;
; state.WAIT_DATA  ; 0             ; 0                ; 0            ; 0                ; 0            ; 1               ; 1          ;
; state.R_PUSH     ; 0             ; 0                ; 0            ; 0                ; 1            ; 0               ; 1          ;
; state.R_PUSH_INC ; 0             ; 0                ; 0            ; 1                ; 0            ; 0               ; 1          ;
; state.V_PUSH     ; 0             ; 0                ; 1            ; 0                ; 0            ; 0               ; 1          ;
; state.V_PUSH_INC ; 0             ; 1                ; 0            ; 0                ; 0            ; 0               ; 1          ;
; state.OF_FULL    ; 1             ; 0                ; 0            ; 0                ; 0            ; 0               ; 1          ;
+------------------+---------------+------------------+--------------+------------------+--------------+-----------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |protobuf_serializer|fsm_3b:f3b|state      ;
+---------------+---------------+---------------+------------+
; Name          ; state.R_READY ; state.R_FETCH ; state.INIT ;
+---------------+---------------+---------------+------------+
; state.INIT    ; 0             ; 0             ; 0          ;
; state.R_FETCH ; 0             ; 1             ; 1          ;
; state.R_READY ; 1             ; 0             ; 1          ;
+---------------+---------------+---------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |protobuf_serializer|fsm_3a:f3a|state      ;
+---------------+---------------+---------------+------------+
; Name          ; state.V_READY ; state.V_FETCH ; state.INIT ;
+---------------+---------------+---------------+------------+
; state.INIT    ; 0             ; 0             ; 0          ;
; state.V_FETCH ; 0             ; 1             ; 1          ;
; state.V_READY ; 1             ; 0             ; 1          ;
+---------------+---------------+---------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |protobuf_serializer|fsm_2:f2|state                                                                             ;
+-----------------+----------------+----------------+---------------+--------------+-----------------+---------------+------------+
; Name            ; state.ENCODE_L ; state.ENCODE_N ; state.VF_FULL ; state.POP_64 ; state.LOAD_COND ; state.V_READY ; state.INIT ;
+-----------------+----------------+----------------+---------------+--------------+-----------------+---------------+------------+
; state.INIT      ; 0              ; 0              ; 0             ; 0            ; 0               ; 0             ; 0          ;
; state.V_READY   ; 0              ; 0              ; 0             ; 0            ; 0               ; 1             ; 1          ;
; state.LOAD_COND ; 0              ; 0              ; 0             ; 0            ; 1               ; 0             ; 1          ;
; state.POP_64    ; 0              ; 0              ; 0             ; 1            ; 0               ; 0             ; 1          ;
; state.VF_FULL   ; 0              ; 0              ; 1             ; 0            ; 0               ; 0             ; 1          ;
; state.ENCODE_N  ; 0              ; 1              ; 0             ; 0            ; 0               ; 0             ; 1          ;
; state.ENCODE_L  ; 1              ; 0              ; 0             ; 0            ; 0               ; 0             ; 1          ;
+-----------------+----------------+----------------+---------------+--------------+-----------------+---------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |protobuf_serializer|fsm_1:f1|state                                                                      ;
+----------------+--------------+--------------+--------------+--------------+---------------+----------------+------------+
; Name           ; state.PUSH_3 ; state.PUSH_2 ; state.PUSH_1 ; state.PUSH_0 ; state.RF_FULL ; state.RD_READY ; state.INIT ;
+----------------+--------------+--------------+--------------+--------------+---------------+----------------+------------+
; state.INIT     ; 0            ; 0            ; 0            ; 0            ; 0             ; 0              ; 0          ;
; state.RD_READY ; 0            ; 0            ; 0            ; 0            ; 0             ; 1              ; 1          ;
; state.RF_FULL  ; 0            ; 0            ; 0            ; 0            ; 1             ; 0              ; 1          ;
; state.PUSH_0   ; 0            ; 0            ; 0            ; 1            ; 0             ; 0              ; 1          ;
; state.PUSH_1   ; 0            ; 0            ; 1            ; 0            ; 0             ; 0              ; 1          ;
; state.PUSH_2   ; 0            ; 1            ; 0            ; 0            ; 0             ; 0              ; 1          ;
; state.PUSH_3   ; 1            ; 0            ; 0            ; 0            ; 0             ; 0              ; 1          ;
+----------------+--------------+--------------+--------------+--------------+---------------+----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |protobuf_serializer|fsm_0:f0|state                                                                                                                                                                                                         ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+---------------+---------------+------------------+------------------+------------------+------------------+----------------+------------+
; Name              ; state.MASTER_WAIT ; state.B_READY_RL ; state.B_READY_RN ; state.B_READY_VL ; state.B_READY_VN ; state.RF_FULL ; state.VF_FULL ; state.W_READY_RL ; state.W_READY_RN ; state.W_READY_VL ; state.W_READY_VN ; state.AW_READY ; state.INIT ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+---------------+---------------+------------------+------------------+------------------+------------------+----------------+------------+
; state.INIT        ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0          ;
; state.AW_READY    ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 1              ; 1          ;
; state.W_READY_VN  ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0             ; 0             ; 0                ; 0                ; 0                ; 1                ; 0              ; 1          ;
; state.W_READY_VL  ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0             ; 0             ; 0                ; 0                ; 1                ; 0                ; 0              ; 1          ;
; state.W_READY_RN  ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0             ; 0             ; 0                ; 1                ; 0                ; 0                ; 0              ; 1          ;
; state.W_READY_RL  ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0             ; 0             ; 1                ; 0                ; 0                ; 0                ; 0              ; 1          ;
; state.VF_FULL     ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0             ; 1             ; 0                ; 0                ; 0                ; 0                ; 0              ; 1          ;
; state.RF_FULL     ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 1          ;
; state.B_READY_VN  ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 1          ;
; state.B_READY_VL  ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 1          ;
; state.B_READY_RN  ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 1          ;
; state.B_READY_RL  ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 1          ;
; state.MASTER_WAIT ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 1          ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+---------------+---------------+------------------+------------------+------------------+------------------+----------------+------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; fsm_4:f4|state~8                       ; Lost fanout        ;
; fsm_4:f4|state~9                       ; Lost fanout        ;
; fsm_3:f3|state~9                       ; Lost fanout        ;
; fsm_2:f2|state~9                       ; Lost fanout        ;
; fsm_1:f1|state~9                       ; Lost fanout        ;
; fsm_0:f0|state~15                      ; Lost fanout        ;
; fsm_0:f0|state~16                      ; Lost fanout        ;
; fsm_0:f0|state~17                      ; Lost fanout        ;
; fsm_3a:f3a|state.INIT                  ; Lost fanout        ;
; fsm_3b:f3b|state.INIT                  ; Lost fanout        ;
; Total Number of Removed Registers = 10 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 775   ;
; Number of registers using Synchronous Clear  ; 580   ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 559   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |protobuf_serializer|fsm_4:f4|arid[3]                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |protobuf_serializer|fsm_3:f3|out_index[4]                                                                                                                                                            ;
; 3:1                ; 57 bits   ; 114 LEs       ; 0 LEs                ; 114 LEs                ; Yes        ; |protobuf_serializer|fsm_2:f2|varint_data[16]                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |protobuf_serializer|fsm_2:f2|lsb[15]                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |protobuf_serializer|fsm_0:f0|awaddr[14]                                                                                                                                                              ;
; 3:1                ; 36 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |protobuf_serializer|fsm_0:f0|wdata[10]                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |protobuf_serializer|fsm_1:f1|index[1]                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |protobuf_serializer|fsm_4:f4|arlen[7]                                                                                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |protobuf_serializer|fsm_0:f0|index[1]                                                                                                                                                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |protobuf_serializer|fsm_2:f2|varint_data[1]                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |protobuf_serializer|fsm_2:f2|next_state                                                                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |protobuf_serializer|fsm_2:f2|varint_in_mux[63]                                                                                                                                                       ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |protobuf_serializer|fsm_2:f2|varint_in_mux[38]                                                                                                                                                       ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |protobuf_serializer|fsm_2:f2|varint_in_mux[28]                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |protobuf_serializer|raw_data_mux[7]                                                                                                                                                                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |protobuf_serializer|out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|altsyncram_6mn1:FIFOram|mux_1k7:mux3|l3_w3_n0_mux_dataout ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |protobuf_serializer|fsm_4:f4|state                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component|scfifo_ul91:auto_generated|a_dpfifo_hd91:dpfifo|altsyncram_sen1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated|a_dpfifo_kd91:dpfifo|altsyncram_2fn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|altsyncram_6mn1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Arria 10    ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                ;
; CBXI_PARAMETER          ; scfifo_koa1 ; Untyped                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                     ;
+-------------------------+-------------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                           ;
; lpm_width               ; 10          ; Signed Integer                                                                           ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                           ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                  ;
; DEVICE_FAMILY           ; Arria 10    ; Untyped                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                  ;
; CBXI_PARAMETER          ; scfifo_en91 ; Untyped                                                                                  ;
+-------------------------+-------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                         ;
; lpm_width               ; 1           ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Arria 10    ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                ;
; CBXI_PARAMETER          ; scfifo_ul91 ; Untyped                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                             ;
; lpm_width               ; 32          ; Signed Integer                                                                             ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                             ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                    ;
; DEVICE_FAMILY           ; Arria 10    ; Untyped                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                    ;
; CBXI_PARAMETER          ; scfifo_koa1 ; Untyped                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                               ;
; lpm_width               ; 10          ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Arria 10    ; Untyped                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; scfifo_en91 ; Untyped                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                               ;
; lpm_width               ; 4           ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Arria 10    ; Untyped                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; scfifo_1m91 ; Untyped                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_0:f0 ;
+----------------+------------------+-------------------+
; Parameter Name ; Value            ; Type              ;
+----------------+------------------+-------------------+
; INIT           ; 0000000000000001 ; Unsigned Binary   ;
; AW_READY       ; 0000000000000010 ; Unsigned Binary   ;
; W_READY_VN     ; 0000000000000100 ; Unsigned Binary   ;
; W_READY_VL     ; 0000000000001000 ; Unsigned Binary   ;
; W_READY_RN     ; 0000000000010000 ; Unsigned Binary   ;
; W_READY_RL     ; 0000000000100000 ; Unsigned Binary   ;
; VF_FULL        ; 0000000001000000 ; Unsigned Binary   ;
; RF_FULL        ; 0000000010000000 ; Unsigned Binary   ;
; B_READY_VN     ; 0000000100000000 ; Unsigned Binary   ;
; B_READY_VL     ; 0000001000000000 ; Unsigned Binary   ;
; B_READY_RN     ; 0000010000000000 ; Unsigned Binary   ;
; B_READY_RL     ; 0000100000000000 ; Unsigned Binary   ;
; MASTER_WAIT    ; 0001000000000000 ; Unsigned Binary   ;
+----------------+------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_1:f1 ;
+----------------+----------+---------------------------+
; Parameter Name ; Value    ; Type                      ;
+----------------+----------+---------------------------+
; INIT           ; 00000001 ; Unsigned Binary           ;
; RD_READY       ; 00000010 ; Unsigned Binary           ;
; RF_FULL        ; 00000100 ; Unsigned Binary           ;
; PUSH_0         ; 00001000 ; Unsigned Binary           ;
; PUSH_1         ; 00010000 ; Unsigned Binary           ;
; PUSH_2         ; 00100000 ; Unsigned Binary           ;
; PUSH_3         ; 01000000 ; Unsigned Binary           ;
+----------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_2:f2 ;
+----------------+----------+---------------------------+
; Parameter Name ; Value    ; Type                      ;
+----------------+----------+---------------------------+
; INIT           ; 00000001 ; Unsigned Binary           ;
; V_READY        ; 00000010 ; Unsigned Binary           ;
; LOAD_COND      ; 00000100 ; Unsigned Binary           ;
; POP_64         ; 00001000 ; Unsigned Binary           ;
; VF_FULL        ; 00010000 ; Unsigned Binary           ;
; ENCODE_N       ; 00100000 ; Unsigned Binary           ;
; ENCODE_L       ; 01000000 ; Unsigned Binary           ;
+----------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_3a:f3a ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; INIT           ; 001   ; Unsigned Binary                ;
; V_FETCH        ; 010   ; Unsigned Binary                ;
; V_READY        ; 100   ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_3b:f3b ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; INIT           ; 001   ; Unsigned Binary                ;
; R_FETCH        ; 010   ; Unsigned Binary                ;
; R_READY        ; 100   ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_3:f3 ;
+----------------+----------+---------------------------+
; Parameter Name ; Value    ; Type                      ;
+----------------+----------+---------------------------+
; INIT           ; 00000001 ; Unsigned Binary           ;
; WAIT_DATA      ; 00000010 ; Unsigned Binary           ;
; R_PUSH         ; 00000100 ; Unsigned Binary           ;
; R_PUSH_INC     ; 00001000 ; Unsigned Binary           ;
; V_PUSH         ; 00010000 ; Unsigned Binary           ;
; V_PUSH_INC     ; 00100000 ; Unsigned Binary           ;
; OF_FULL        ; 01000000 ; Unsigned Binary           ;
+----------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_4:f4 ;
+----------------+----------+---------------------------+
; Parameter Name ; Value    ; Type                      ;
+----------------+----------+---------------------------+
; INIT           ; 00000001 ; Unsigned Binary           ;
; AR_READY       ; 00000010 ; Unsigned Binary           ;
; OF_EMPTY       ; 00000100 ; Unsigned Binary           ;
; R_VALID_LAST   ; 00001000 ; Unsigned Binary           ;
; MASTER_WAIT    ; 00010000 ; Unsigned Binary           ;
; R_VALID        ; 00100000 ; Unsigned Binary           ;
+----------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                      ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                            ;
; lpm_width               ; 8           ; Signed Integer                                                                            ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                                            ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                   ;
; DEVICE_FAMILY           ; Arria 10    ; Untyped                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                   ;
; CBXI_PARAMETER          ; scfifo_lna1 ; Untyped                                                                                   ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; lpm_width               ; 10          ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Arria 10    ; Untyped                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; scfifo_sn91 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                ;
; lpm_width               ; 8           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Arria 10    ; Untyped                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; scfifo_lna1 ; Untyped                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                            ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                  ;
; lpm_width               ; 10          ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Arria 10    ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; scfifo_sn91 ; Untyped                                                                                         ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 131072      ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 17          ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Arria 10    ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_tcb1 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances ; 11                                                                                         ;
; Entity Instance            ; varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component          ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 32                                                                                         ;
;     -- LPM_NUMWORDS        ; 1024                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 10                                                                                         ;
;     -- LPM_NUMWORDS        ; 1024                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component          ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 1                                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component      ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 32                                                                                         ;
;     -- LPM_NUMWORDS        ; 1024                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 10                                                                                         ;
;     -- LPM_NUMWORDS        ; 1024                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 4                                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component       ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 8                                                                                          ;
;     -- LPM_NUMWORDS        ; 4096                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component     ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 10                                                                                         ;
;     -- LPM_NUMWORDS        ; 4096                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component   ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 8                                                                                          ;
;     -- LPM_NUMWORDS        ; 4096                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 10                                                                                         ;
;     -- LPM_NUMWORDS        ; 4096                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component                     ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 8                                                                                          ;
;     -- LPM_NUMWORDS        ; 131072                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "out_fifo:out4"          ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; usedw ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 155                         ;
; twentynm_ff           ; 775                         ;
;     ENA               ; 29                          ;
;     ENA SCLR          ; 521                         ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 1                           ;
;     SCLR              ; 51                          ;
;     plain             ; 165                         ;
; twentynm_lcell_comb   ; 1159                        ;
;     arith             ; 392                         ;
;         1 data inputs ; 278                         ;
;         2 data inputs ; 114                         ;
;     normal            ; 767                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 175                         ;
;         3 data inputs ; 66                          ;
;         4 data inputs ; 163                         ;
;         5 data inputs ; 174                         ;
;         6 data inputs ; 185                         ;
; twentynm_ram_block    ; 189                         ;
;                       ;                             ;
; Max LUT depth         ; 5.30                        ;
; Average LUT depth     ; 2.25                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Wed Jun 21 11:36:50 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off varint_encoder -c varint_encoder
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Qsys system entity "varint_in_fifo.qsys"
Info (12250): 2017.06.21.11:37:04 Progress: Loading protobuf-serializer/varint_in_fifo.qsys
Info (12250): 2017.06.21.11:37:04 Progress: Reading input file
Info (12250): 2017.06.21.11:37:04 Progress: Adding fifo_0 [fifo 16.0]
Info (12250): 2017.06.21.11:37:04 Progress: Parameterizing module fifo_0
Info (12250): 2017.06.21.11:37:04 Progress: Building connections
Info (12250): 2017.06.21.11:37:04 Progress: Parameterizing connections
Info (12250): 2017.06.21.11:37:04 Progress: Validating
Info (12250): 2017.06.21.11:37:05 Progress: Done reading input file
Info (12250): 2017.06.21.11:37:05 : varint_in_fifo.fifo_0: Targeting device family: Arria 10.
Info (12250): 2017.06.21.11:37:05 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
Info (12250): 2017.06.21.11:37:05 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info (12250): Varint_in_fifo: "Transforming system: varint_in_fifo"
Info (12250): Varint_in_fifo: Running transform generation_view_transform
Info (12250): Varint_in_fifo: Running transform generation_view_transform took 0.000s
Info (12250): Fifo_0: Running transform generation_view_transform
Info (12250): Fifo_0: Running transform generation_view_transform took 0.000s
Info (12250): Varint_in_fifo: Running transform merlin_avalon_transform
Info (12250): Varint_in_fifo: Running transform merlin_avalon_transform took 0.048s
Info (12250): Varint_in_fifo: "Naming system components in system: varint_in_fifo"
Info (12250): Varint_in_fifo: "Processing generation queue"
Info (12250): Varint_in_fifo: "Generating: varint_in_fifo"
Info (12250): Varint_in_fifo: "Generating: varint_in_fifo_fifo_160_v2ho2aa"
Info (12250): Varint_in_fifo: Done "varint_in_fifo" with 2 modules, 3 files
Info (12249): Finished elaborating Qsys system entity "varint_in_fifo.qsys"
Info (12248): Elaborating Qsys system entity "varint_in_index.qsys"
Info (12250): 2017.06.21.11:37:11 Progress: Loading protobuf-serializer/varint_in_index.qsys
Info (12250): 2017.06.21.11:37:11 Progress: Reading input file
Info (12250): 2017.06.21.11:37:11 Progress: Adding fifo_0 [fifo 16.0]
Info (12250): 2017.06.21.11:37:12 Progress: Parameterizing module fifo_0
Info (12250): 2017.06.21.11:37:12 Progress: Building connections
Info (12250): 2017.06.21.11:37:12 Progress: Parameterizing connections
Info (12250): 2017.06.21.11:37:12 Progress: Validating
Info (12250): 2017.06.21.11:37:12 Progress: Done reading input file
Info (12250): 2017.06.21.11:37:12 : varint_in_index.fifo_0: Targeting device family: Arria 10.
Info (12250): 2017.06.21.11:37:12 : varint_in_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
Info (12250): 2017.06.21.11:37:12 : varint_in_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info (12250): Varint_in_index: "Transforming system: varint_in_index"
Info (12250): Varint_in_index: Running transform generation_view_transform
Info (12250): Varint_in_index: Running transform generation_view_transform took 0.000s
Info (12250): Fifo_0: Running transform generation_view_transform
Info (12250): Fifo_0: Running transform generation_view_transform took 0.000s
Info (12250): Varint_in_index: Running transform merlin_avalon_transform
Info (12250): Varint_in_index: Running transform merlin_avalon_transform took 0.050s
Info (12250): Varint_in_index: "Naming system components in system: varint_in_index"
Info (12250): Varint_in_index: "Processing generation queue"
Info (12250): Varint_in_index: "Generating: varint_in_index"
Info (12250): Varint_in_index: "Generating: varint_in_index_fifo_160_kjjiney"
Info (12250): Varint_in_index: Done "varint_in_index" with 2 modules, 3 files
Info (12249): Finished elaborating Qsys system entity "varint_in_index.qsys"
Info (12248): Elaborating Qsys system entity "varint_in_size.qsys"
Info (12250): 2017.06.21.11:37:18 Progress: Loading protobuf-serializer/varint_in_size.qsys
Info (12250): 2017.06.21.11:37:18 Progress: Reading input file
Info (12250): 2017.06.21.11:37:18 Progress: Adding fifo_0 [fifo 16.0]
Info (12250): 2017.06.21.11:37:19 Progress: Parameterizing module fifo_0
Info (12250): 2017.06.21.11:37:19 Progress: Building connections
Info (12250): 2017.06.21.11:37:19 Progress: Parameterizing connections
Info (12250): 2017.06.21.11:37:19 Progress: Validating
Info (12250): 2017.06.21.11:37:19 Progress: Done reading input file
Info (12250): 2017.06.21.11:37:20 : varint_in_size.fifo_0: Targeting device family: Arria 10.
Info (12250): 2017.06.21.11:37:20 : varint_in_size.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
Info (12250): 2017.06.21.11:37:20 : varint_in_size.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info (12250): Varint_in_size: "Transforming system: varint_in_size"
Info (12250): Varint_in_size: Running transform generation_view_transform
Info (12250): Varint_in_size: Running transform generation_view_transform took 0.001s
Info (12250): Fifo_0: Running transform generation_view_transform
Info (12250): Fifo_0: Running transform generation_view_transform took 0.000s
Info (12250): Varint_in_size: Running transform merlin_avalon_transform
Info (12250): Varint_in_size: Running transform merlin_avalon_transform took 0.051s
Info (12250): Varint_in_size: "Naming system components in system: varint_in_size"
Info (12250): Varint_in_size: "Processing generation queue"
Info (12250): Varint_in_size: "Generating: varint_in_size"
Info (12250): Varint_in_size: "Generating: varint_in_size_fifo_160_sjmeklq"
Info (12250): Varint_in_size: Done "varint_in_size" with 2 modules, 3 files
Info (12249): Finished elaborating Qsys system entity "varint_in_size.qsys"
Info (12248): Elaborating Qsys system entity "raw_data_in_fifo.qsys"
Info (12250): 2017.06.21.11:37:25 Progress: Loading protobuf-serializer/raw_data_in_fifo.qsys
Info (12250): 2017.06.21.11:37:25 Progress: Reading input file
Info (12250): 2017.06.21.11:37:26 Progress: Adding fifo_0 [fifo 16.0]
Info (12250): 2017.06.21.11:37:26 Progress: Parameterizing module fifo_0
Info (12250): 2017.06.21.11:37:26 Progress: Building connections
Info (12250): 2017.06.21.11:37:26 Progress: Parameterizing connections
Info (12250): 2017.06.21.11:37:26 Progress: Validating
Info (12250): 2017.06.21.11:37:27 Progress: Done reading input file
Info (12250): 2017.06.21.11:37:27 : raw_data_in_fifo.fifo_0: Targeting device family: Arria 10.
Info (12250): 2017.06.21.11:37:27 : raw_data_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
Info (12250): 2017.06.21.11:37:27 : raw_data_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info (12250): Raw_data_in_fifo: "Transforming system: raw_data_in_fifo"
Info (12250): Raw_data_in_fifo: Running transform generation_view_transform
Info (12250): Raw_data_in_fifo: Running transform generation_view_transform took 0.001s
Info (12250): Fifo_0: Running transform generation_view_transform
Info (12250): Fifo_0: Running transform generation_view_transform took 0.000s
Info (12250): Raw_data_in_fifo: Running transform merlin_avalon_transform
Info (12250): Raw_data_in_fifo: Running transform merlin_avalon_transform took 0.045s
Info (12250): Raw_data_in_fifo: "Naming system components in system: raw_data_in_fifo"
Info (12250): Raw_data_in_fifo: "Processing generation queue"
Info (12250): Raw_data_in_fifo: "Generating: raw_data_in_fifo"
Info (12250): Raw_data_in_fifo: "Generating: raw_data_in_fifo_fifo_160_v2ho2aa"
Info (12250): Raw_data_in_fifo: Done "raw_data_in_fifo" with 2 modules, 3 files
Info (12249): Finished elaborating Qsys system entity "raw_data_in_fifo.qsys"
Info (12248): Elaborating Qsys system entity "raw_data_in_index.qsys"
Info (12250): 2017.06.21.11:37:33 Progress: Loading protobuf-serializer/raw_data_in_index.qsys
Info (12250): 2017.06.21.11:37:33 Progress: Reading input file
Info (12250): 2017.06.21.11:37:33 Progress: Adding fifo_0 [fifo 16.0]
Info (12250): 2017.06.21.11:37:33 Progress: Parameterizing module fifo_0
Info (12250): 2017.06.21.11:37:33 Progress: Building connections
Info (12250): 2017.06.21.11:37:33 Progress: Parameterizing connections
Info (12250): 2017.06.21.11:37:33 Progress: Validating
Info (12250): 2017.06.21.11:37:34 Progress: Done reading input file
Info (12250): 2017.06.21.11:37:34 : raw_data_in_index.fifo_0: Targeting device family: Arria 10.
Info (12250): 2017.06.21.11:37:34 : raw_data_in_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
Info (12250): 2017.06.21.11:37:34 : raw_data_in_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info (12250): Raw_data_in_index: "Transforming system: raw_data_in_index"
Info (12250): Raw_data_in_index: Running transform generation_view_transform
Info (12250): Raw_data_in_index: Running transform generation_view_transform took 0.000s
Info (12250): Fifo_0: Running transform generation_view_transform
Info (12250): Fifo_0: Running transform generation_view_transform took 0.000s
Info (12250): Raw_data_in_index: Running transform merlin_avalon_transform
Info (12250): Raw_data_in_index: Running transform merlin_avalon_transform took 0.049s
Info (12250): Raw_data_in_index: "Naming system components in system: raw_data_in_index"
Info (12250): Raw_data_in_index: "Processing generation queue"
Info (12250): Raw_data_in_index: "Generating: raw_data_in_index"
Info (12250): Raw_data_in_index: "Generating: raw_data_in_index_fifo_160_kjjiney"
Info (12250): Raw_data_in_index: Done "raw_data_in_index" with 2 modules, 3 files
Info (12249): Finished elaborating Qsys system entity "raw_data_in_index.qsys"
Info (12248): Elaborating Qsys system entity "raw_data_in_wstrb.qsys"
Info (12250): 2017.06.21.11:37:40 Progress: Loading protobuf-serializer/raw_data_in_wstrb.qsys
Info (12250): 2017.06.21.11:37:40 Progress: Reading input file
Info (12250): 2017.06.21.11:37:40 Progress: Adding fifo_0 [fifo 16.0]
Info (12250): 2017.06.21.11:37:40 Progress: Parameterizing module fifo_0
Info (12250): 2017.06.21.11:37:40 Progress: Building connections
Info (12250): 2017.06.21.11:37:40 Progress: Parameterizing connections
Info (12250): 2017.06.21.11:37:40 Progress: Validating
Info (12250): 2017.06.21.11:37:41 Progress: Done reading input file
Info (12250): 2017.06.21.11:37:41 : raw_data_in_wstrb.fifo_0: Targeting device family: Arria 10.
Info (12250): 2017.06.21.11:37:41 : raw_data_in_wstrb.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
Info (12250): 2017.06.21.11:37:41 : raw_data_in_wstrb.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info (12250): Raw_data_in_wstrb: "Transforming system: raw_data_in_wstrb"
Info (12250): Raw_data_in_wstrb: Running transform generation_view_transform
Info (12250): Raw_data_in_wstrb: Running transform generation_view_transform took 0.000s
Info (12250): Fifo_0: Running transform generation_view_transform
Info (12250): Fifo_0: Running transform generation_view_transform took 0.000s
Info (12250): Raw_data_in_wstrb: Running transform merlin_avalon_transform
Info (12250): Raw_data_in_wstrb: Running transform merlin_avalon_transform took 0.049s
Info (12250): Raw_data_in_wstrb: "Naming system components in system: raw_data_in_wstrb"
Info (12250): Raw_data_in_wstrb: "Processing generation queue"
Info (12250): Raw_data_in_wstrb: "Generating: raw_data_in_wstrb"
Info (12250): Raw_data_in_wstrb: "Generating: raw_data_in_wstrb_fifo_160_sconavq"
Info (12250): Raw_data_in_wstrb: Done "raw_data_in_wstrb" with 2 modules, 3 files
Info (12249): Finished elaborating Qsys system entity "raw_data_in_wstrb.qsys"
Info (12248): Elaborating Qsys system entity "varint_out_fifo.qsys"
Info (12250): 2017.06.21.11:37:47 Progress: Loading protobuf-serializer/varint_out_fifo.qsys
Info (12250): 2017.06.21.11:37:47 Progress: Reading input file
Info (12250): 2017.06.21.11:37:47 Progress: Adding fifo_0 [fifo 16.0]
Info (12250): 2017.06.21.11:37:48 Progress: Parameterizing module fifo_0
Info (12250): 2017.06.21.11:37:48 Progress: Building connections
Info (12250): 2017.06.21.11:37:48 Progress: Parameterizing connections
Info (12250): 2017.06.21.11:37:48 Progress: Validating
Info (12250): 2017.06.21.11:37:48 Progress: Done reading input file
Info (12250): 2017.06.21.11:37:49 : varint_out_fifo.fifo_0: Targeting device family: Arria 10.
Info (12250): 2017.06.21.11:37:49 : varint_out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
Info (12250): 2017.06.21.11:37:49 : varint_out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info (12250): Varint_out_fifo: "Transforming system: varint_out_fifo"
Info (12250): Varint_out_fifo: Running transform generation_view_transform
Info (12250): Varint_out_fifo: Running transform generation_view_transform took 0.001s
Info (12250): Fifo_0: Running transform generation_view_transform
Info (12250): Fifo_0: Running transform generation_view_transform took 0.000s
Info (12250): Varint_out_fifo: Running transform merlin_avalon_transform
Info (12250): Varint_out_fifo: Running transform merlin_avalon_transform took 0.049s
Info (12250): Varint_out_fifo: "Naming system components in system: varint_out_fifo"
Info (12250): Varint_out_fifo: "Processing generation queue"
Info (12250): Varint_out_fifo: "Generating: varint_out_fifo"
Info (12250): Varint_out_fifo: "Generating: varint_out_fifo_fifo_160_q2auapq"
Info (12250): Varint_out_fifo: Done "varint_out_fifo" with 2 modules, 3 files
Info (12249): Finished elaborating Qsys system entity "varint_out_fifo.qsys"
Info (12248): Elaborating Qsys system entity "varint_out_index.qsys"
Info (12250): 2017.06.21.11:37:54 Progress: Loading protobuf-serializer/varint_out_index.qsys
Info (12250): 2017.06.21.11:37:54 Progress: Reading input file
Info (12250): 2017.06.21.11:37:54 Progress: Adding fifo_0 [fifo 16.0]
Info (12250): 2017.06.21.11:37:55 Progress: Parameterizing module fifo_0
Info (12250): 2017.06.21.11:37:55 Progress: Building connections
Info (12250): 2017.06.21.11:37:55 Progress: Parameterizing connections
Info (12250): 2017.06.21.11:37:55 Progress: Validating
Info (12250): 2017.06.21.11:37:55 Progress: Done reading input file
Info (12250): 2017.06.21.11:37:56 : varint_out_index.fifo_0: Targeting device family: Arria 10.
Info (12250): 2017.06.21.11:37:56 : varint_out_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
Info (12250): 2017.06.21.11:37:56 : varint_out_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info (12250): Varint_out_index: "Transforming system: varint_out_index"
Info (12250): Varint_out_index: Running transform generation_view_transform
Info (12250): Varint_out_index: Running transform generation_view_transform took 0.000s
Info (12250): Fifo_0: Running transform generation_view_transform
Info (12250): Fifo_0: Running transform generation_view_transform took 0.000s
Info (12250): Varint_out_index: Running transform merlin_avalon_transform
Info (12250): Varint_out_index: Running transform merlin_avalon_transform took 0.043s
Info (12250): Varint_out_index: "Naming system components in system: varint_out_index"
Info (12250): Varint_out_index: "Processing generation queue"
Info (12250): Varint_out_index: "Generating: varint_out_index"
Info (12250): Varint_out_index: "Generating: varint_out_index_fifo_160_tgkntjy"
Info (12250): Varint_out_index: Done "varint_out_index" with 2 modules, 3 files
Info (12249): Finished elaborating Qsys system entity "varint_out_index.qsys"
Info (12248): Elaborating Qsys system entity "raw_data_out_fifo.qsys"
Info (12250): 2017.06.21.11:38:01 Progress: Loading protobuf-serializer/raw_data_out_fifo.qsys
Info (12250): 2017.06.21.11:38:02 Progress: Reading input file
Info (12250): 2017.06.21.11:38:02 Progress: Adding fifo_0 [fifo 16.0]
Info (12250): 2017.06.21.11:38:02 Progress: Parameterizing module fifo_0
Info (12250): 2017.06.21.11:38:02 Progress: Building connections
Info (12250): 2017.06.21.11:38:02 Progress: Parameterizing connections
Info (12250): 2017.06.21.11:38:02 Progress: Validating
Info (12250): 2017.06.21.11:38:03 Progress: Done reading input file
Info (12250): 2017.06.21.11:38:03 : raw_data_out_fifo.fifo_0: Targeting device family: Arria 10.
Info (12250): 2017.06.21.11:38:03 : raw_data_out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
Info (12250): 2017.06.21.11:38:03 : raw_data_out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info (12250): Raw_data_out_fifo: "Transforming system: raw_data_out_fifo"
Info (12250): Raw_data_out_fifo: Running transform generation_view_transform
Info (12250): Raw_data_out_fifo: Running transform generation_view_transform took 0.000s
Info (12250): Fifo_0: Running transform generation_view_transform
Info (12250): Fifo_0: Running transform generation_view_transform took 0.000s
Info (12250): Raw_data_out_fifo: Running transform merlin_avalon_transform
Info (12250): Raw_data_out_fifo: Running transform merlin_avalon_transform took 0.045s
Info (12250): Raw_data_out_fifo: "Naming system components in system: raw_data_out_fifo"
Info (12250): Raw_data_out_fifo: "Processing generation queue"
Info (12250): Raw_data_out_fifo: "Generating: raw_data_out_fifo"
Info (12250): Raw_data_out_fifo: "Generating: raw_data_out_fifo_fifo_160_q2auapq"
Info (12250): Raw_data_out_fifo: Done "raw_data_out_fifo" with 2 modules, 3 files
Info (12249): Finished elaborating Qsys system entity "raw_data_out_fifo.qsys"
Info (12248): Elaborating Qsys system entity "raw_data_out_index.qsys"
Info (12250): 2017.06.21.11:38:08 Progress: Loading protobuf-serializer/raw_data_out_index.qsys
Info (12250): 2017.06.21.11:38:09 Progress: Reading input file
Info (12250): 2017.06.21.11:38:09 Progress: Adding fifo_0 [fifo 16.0]
Info (12250): 2017.06.21.11:38:09 Progress: Parameterizing module fifo_0
Info (12250): 2017.06.21.11:38:09 Progress: Building connections
Info (12250): 2017.06.21.11:38:09 Progress: Parameterizing connections
Info (12250): 2017.06.21.11:38:09 Progress: Validating
Info (12250): 2017.06.21.11:38:10 Progress: Done reading input file
Info (12250): 2017.06.21.11:38:10 : raw_data_out_index.fifo_0: Targeting device family: Arria 10.
Info (12250): 2017.06.21.11:38:10 : raw_data_out_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
Info (12250): 2017.06.21.11:38:10 : raw_data_out_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info (12250): Raw_data_out_index: "Transforming system: raw_data_out_index"
Info (12250): Raw_data_out_index: Running transform generation_view_transform
Info (12250): Raw_data_out_index: Running transform generation_view_transform took 0.000s
Info (12250): Fifo_0: Running transform generation_view_transform
Info (12250): Fifo_0: Running transform generation_view_transform took 0.000s
Info (12250): Raw_data_out_index: Running transform merlin_avalon_transform
Info (12250): Raw_data_out_index: Running transform merlin_avalon_transform took 0.059s
Info (12250): Raw_data_out_index: "Naming system components in system: raw_data_out_index"
Info (12250): Raw_data_out_index: "Processing generation queue"
Info (12250): Raw_data_out_index: "Generating: raw_data_out_index"
Info (12250): Raw_data_out_index: "Generating: raw_data_out_index_fifo_160_tgkntjy"
Info (12250): Raw_data_out_index: Done "raw_data_out_index" with 2 modules, 3 files
Info (12249): Finished elaborating Qsys system entity "raw_data_out_index.qsys"
Info (12248): Elaborating Qsys system entity "out_fifo.qsys"
Info (12250): 2017.06.21.11:38:16 Progress: Loading protobuf-serializer/out_fifo.qsys
Info (12250): 2017.06.21.11:38:16 Progress: Reading input file
Info (12250): 2017.06.21.11:38:16 Progress: Adding fifo_0 [fifo 16.0]
Info (12250): 2017.06.21.11:38:17 Progress: Parameterizing module fifo_0
Info (12250): 2017.06.21.11:38:17 Progress: Building connections
Info (12250): 2017.06.21.11:38:17 Progress: Parameterizing connections
Info (12250): 2017.06.21.11:38:17 Progress: Validating
Info (12250): 2017.06.21.11:38:17 Progress: Done reading input file
Info (12250): 2017.06.21.11:38:17 : out_fifo.fifo_0: Targeting device family: Arria 10.
Info (12250): 2017.06.21.11:38:17 : out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
Info (12250): 2017.06.21.11:38:17 : out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info (12250): Out_fifo: "Transforming system: out_fifo"
Info (12250): Out_fifo: Running transform generation_view_transform
Info (12250): Out_fifo: Running transform generation_view_transform took 0.000s
Info (12250): Fifo_0: Running transform generation_view_transform
Info (12250): Fifo_0: Running transform generation_view_transform took 0.000s
Info (12250): Out_fifo: Running transform merlin_avalon_transform
Info (12250): Out_fifo: Running transform merlin_avalon_transform took 0.050s
Info (12250): Out_fifo: "Naming system components in system: out_fifo"
Info (12250): Out_fifo: "Processing generation queue"
Info (12250): Out_fifo: "Generating: out_fifo"
Info (12250): Out_fifo: "Generating: out_fifo_fifo_160_r4prduy"
Info (12250): Out_fifo: Done "out_fifo" with 2 modules, 3 files
Info (12249): Finished elaborating Qsys system entity "out_fifo.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file protobuf_serializer.v
    Info (12023): Found entity 1: protobuf_serializer File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file varint_in_fifo/synth/varint_in_fifo.v
    Info (12023): Found entity 1: varint_in_fifo File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_fifo/synth/varint_in_fifo.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file varint_in_fifo/synth/varint_in_fifo_cfg.v
    Info (12022): Found design unit 1: varint_in_fifo_cfg:config File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_fifo/synth/varint_in_fifo_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file varint_in_fifo/fifo_160/synth/varint_in_fifo_fifo_160_v2ho2aa.v
    Info (12023): Found entity 1: varint_in_fifo_fifo_160_v2ho2aa File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_fifo/fifo_160/synth/varint_in_fifo_fifo_160_v2ho2aa.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file varint_in_index/synth/varint_in_index.v
    Info (12023): Found entity 1: varint_in_index File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_index/synth/varint_in_index.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file varint_in_index/synth/varint_in_index_cfg.v
    Info (12022): Found design unit 1: varint_in_index_cfg:config File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_index/synth/varint_in_index_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file varint_in_index/fifo_160/synth/varint_in_index_fifo_160_kjjiney.v
    Info (12023): Found entity 1: varint_in_index_fifo_160_kjjiney File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_index/fifo_160/synth/varint_in_index_fifo_160_kjjiney.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file varint_in_size/synth/varint_in_size.v
    Info (12023): Found entity 1: varint_in_size File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_size/synth/varint_in_size.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file varint_in_size/synth/varint_in_size_cfg.v
    Info (12022): Found design unit 1: varint_in_size_cfg:config File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_size/synth/varint_in_size_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file varint_in_size/fifo_160/synth/varint_in_size_fifo_160_sjmeklq.v
    Info (12023): Found entity 1: varint_in_size_fifo_160_sjmeklq File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_size/fifo_160/synth/varint_in_size_fifo_160_sjmeklq.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file raw_data_in_fifo/synth/raw_data_in_fifo.v
    Info (12023): Found entity 1: raw_data_in_fifo File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_fifo/synth/raw_data_in_fifo.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v
    Info (12022): Found design unit 1: raw_data_in_fifo_cfg:config File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file raw_data_in_fifo/fifo_160/synth/raw_data_in_fifo_fifo_160_v2ho2aa.v
    Info (12023): Found entity 1: raw_data_in_fifo_fifo_160_v2ho2aa File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_fifo/fifo_160/synth/raw_data_in_fifo_fifo_160_v2ho2aa.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file raw_data_in_index/synth/raw_data_in_index.v
    Info (12023): Found entity 1: raw_data_in_index File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_index/synth/raw_data_in_index.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file raw_data_in_index/synth/raw_data_in_index_cfg.v
    Info (12022): Found design unit 1: raw_data_in_index_cfg:config File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_index/synth/raw_data_in_index_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file raw_data_in_index/fifo_160/synth/raw_data_in_index_fifo_160_kjjiney.v
    Info (12023): Found entity 1: raw_data_in_index_fifo_160_kjjiney File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_index/fifo_160/synth/raw_data_in_index_fifo_160_kjjiney.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file raw_data_in_wstrb/synth/raw_data_in_wstrb.v
    Info (12023): Found entity 1: raw_data_in_wstrb File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_wstrb/synth/raw_data_in_wstrb.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v
    Info (12022): Found design unit 1: raw_data_in_wstrb_cfg:config File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file raw_data_in_wstrb/fifo_160/synth/raw_data_in_wstrb_fifo_160_sconavq.v
    Info (12023): Found entity 1: raw_data_in_wstrb_fifo_160_sconavq File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_wstrb/fifo_160/synth/raw_data_in_wstrb_fifo_160_sconavq.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file varint_out_fifo/synth/varint_out_fifo.v
    Info (12023): Found entity 1: varint_out_fifo File: /home/mladmon/workspace/firework/protobuf-serializer/varint_out_fifo/synth/varint_out_fifo.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file varint_out_fifo/synth/varint_out_fifo_cfg.v
    Info (12022): Found design unit 1: varint_out_fifo_cfg:config File: /home/mladmon/workspace/firework/protobuf-serializer/varint_out_fifo/synth/varint_out_fifo_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file varint_out_fifo/fifo_160/synth/varint_out_fifo_fifo_160_q2auapq.v
    Info (12023): Found entity 1: varint_out_fifo_fifo_160_q2auapq File: /home/mladmon/workspace/firework/protobuf-serializer/varint_out_fifo/fifo_160/synth/varint_out_fifo_fifo_160_q2auapq.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file varint_out_index/synth/varint_out_index.v
    Info (12023): Found entity 1: varint_out_index File: /home/mladmon/workspace/firework/protobuf-serializer/varint_out_index/synth/varint_out_index.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file varint_out_index/synth/varint_out_index_cfg.v
    Info (12022): Found design unit 1: varint_out_index_cfg:config File: /home/mladmon/workspace/firework/protobuf-serializer/varint_out_index/synth/varint_out_index_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file varint_out_index/fifo_160/synth/varint_out_index_fifo_160_tgkntjy.v
    Info (12023): Found entity 1: varint_out_index_fifo_160_tgkntjy File: /home/mladmon/workspace/firework/protobuf-serializer/varint_out_index/fifo_160/synth/varint_out_index_fifo_160_tgkntjy.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file raw_data_out_fifo/synth/raw_data_out_fifo.v
    Info (12023): Found entity 1: raw_data_out_fifo File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_fifo/synth/raw_data_out_fifo.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v
    Info (12022): Found design unit 1: raw_data_out_fifo_cfg:config File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file raw_data_out_fifo/fifo_160/synth/raw_data_out_fifo_fifo_160_q2auapq.v
    Info (12023): Found entity 1: raw_data_out_fifo_fifo_160_q2auapq File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_fifo/fifo_160/synth/raw_data_out_fifo_fifo_160_q2auapq.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file raw_data_out_index/synth/raw_data_out_index.v
    Info (12023): Found entity 1: raw_data_out_index File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_index/synth/raw_data_out_index.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file raw_data_out_index/synth/raw_data_out_index_cfg.v
    Info (12022): Found design unit 1: raw_data_out_index_cfg:config File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_index/synth/raw_data_out_index_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file raw_data_out_index/fifo_160/synth/raw_data_out_index_fifo_160_tgkntjy.v
    Info (12023): Found entity 1: raw_data_out_index_fifo_160_tgkntjy File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_index/fifo_160/synth/raw_data_out_index_fifo_160_tgkntjy.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file out_fifo/synth/out_fifo.v
    Info (12023): Found entity 1: out_fifo File: /home/mladmon/workspace/firework/protobuf-serializer/out_fifo/synth/out_fifo.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file out_fifo/synth/out_fifo_cfg.v
    Info (12022): Found design unit 1: out_fifo_cfg:config File: /home/mladmon/workspace/firework/protobuf-serializer/out_fifo/synth/out_fifo_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file out_fifo/fifo_160/synth/out_fifo_fifo_160_r4prduy.v
    Info (12023): Found entity 1: out_fifo_fifo_160_r4prduy File: /home/mladmon/workspace/firework/protobuf-serializer/out_fifo/fifo_160/synth/out_fifo_fifo_160_r4prduy.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file fsm_0.v
    Info (12023): Found entity 1: fsm_0 File: /home/mladmon/workspace/firework/protobuf-serializer/fsm_0.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fsm_1.v
    Info (12023): Found entity 1: fsm_1 File: /home/mladmon/workspace/firework/protobuf-serializer/fsm_1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fsm_2.v
    Info (12023): Found entity 1: fsm_2 File: /home/mladmon/workspace/firework/protobuf-serializer/fsm_2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fsm_3a.v
    Info (12023): Found entity 1: fsm_3a File: /home/mladmon/workspace/firework/protobuf-serializer/fsm_3a.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fsm_3b.v
    Info (12023): Found entity 1: fsm_3b File: /home/mladmon/workspace/firework/protobuf-serializer/fsm_3b.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fsm_3.v
    Info (12023): Found entity 1: fsm_3 File: /home/mladmon/workspace/firework/protobuf-serializer/fsm_3.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fsm_4.v
    Info (12023): Found entity 1: fsm_4 File: /home/mladmon/workspace/firework/protobuf-serializer/fsm_4.v Line: 3
Info (12127): Elaborating entity "protobuf_serializer" for the top level hierarchy
Info (12128): Elaborating entity "varint_in_fifo" for hierarchy "varint_in_fifo:in0" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 102
Info (12128): Elaborating entity "varint_in_fifo_fifo_160_v2ho2aa" for hierarchy "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0" File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_fifo/synth/varint_in_fifo.v Line: 26
Info (12128): Elaborating entity "scfifo" for hierarchy "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_fifo/fifo_160/synth/varint_in_fifo_fifo_160_v2ho2aa.v Line: 57
Info (12130): Elaborated megafunction instantiation "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_fifo/fifo_160/synth/varint_in_fifo_fifo_160_v2ho2aa.v Line: 57
Info (12133): Instantiated megafunction "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component" with the following parameter: File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_fifo/fifo_160/synth/varint_in_fifo_fifo_160_v2ho2aa.v Line: 57
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_koa1.tdf
    Info (12023): Found entity 1: scfifo_koa1 File: /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_koa1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_koa1" for hierarchy "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated" File: /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_7ga1.tdf
    Info (12023): Found entity 1: a_dpfifo_7ga1 File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_7ga1" for hierarchy "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo" File: /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_koa1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4in1.tdf
    Info (12023): Found entity 1: altsyncram_4in1 File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_4in1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4in1" for hierarchy "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_te8.tdf
    Info (12023): Found entity 1: cmpr_te8 File: /home/mladmon/workspace/firework/protobuf-serializer/db/cmpr_te8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_te8" for hierarchy "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|cmpr_te8:almost_full_comparer" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf Line: 53
Info (12128): Elaborating entity "cmpr_te8" for hierarchy "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|cmpr_te8:two_comparison" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ra.tdf
    Info (12023): Found entity 1: cntr_1ra File: /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_1ra.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ra" for hierarchy "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|cntr_1ra:rd_ptr_msb" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ls6.tdf
    Info (12023): Found entity 1: cntr_ls6 File: /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_ls6.tdf Line: 26
Info (12128): Elaborating entity "cntr_ls6" for hierarchy "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|cntr_ls6:usedw_counter" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9sa.tdf
    Info (12023): Found entity 1: cntr_9sa File: /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_9sa.tdf Line: 26
Info (12128): Elaborating entity "cntr_9sa" for hierarchy "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|cntr_9sa:wr_ptr" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf Line: 57
Info (12128): Elaborating entity "varint_in_index" for hierarchy "varint_in_index:in1" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 111
Info (12128): Elaborating entity "varint_in_index_fifo_160_kjjiney" for hierarchy "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0" File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_index/synth/varint_in_index.v Line: 22
Info (12128): Elaborating entity "scfifo" for hierarchy "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_index/fifo_160/synth/varint_in_index_fifo_160_kjjiney.v Line: 49
Info (12130): Elaborated megafunction instantiation "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_index/fifo_160/synth/varint_in_index_fifo_160_kjjiney.v Line: 49
Info (12133): Instantiated megafunction "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component" with the following parameter: File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_index/fifo_160/synth/varint_in_index_fifo_160_kjjiney.v Line: 49
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_en91.tdf
    Info (12023): Found entity 1: scfifo_en91 File: /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_en91.tdf Line: 25
Info (12128): Elaborating entity "scfifo_en91" for hierarchy "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated" File: /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1f91.tdf
    Info (12023): Found entity 1: a_dpfifo_1f91 File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_1f91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_1f91" for hierarchy "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo" File: /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_en91.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_shn1.tdf
    Info (12023): Found entity 1: altsyncram_shn1 File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_shn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_shn1" for hierarchy "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_1f91.tdf Line: 43
Info (12128): Elaborating entity "varint_in_size" for hierarchy "varint_in_size:in2" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 120
Info (12128): Elaborating entity "varint_in_size_fifo_160_sjmeklq" for hierarchy "varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0" File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_size/synth/varint_in_size.v Line: 22
Info (12128): Elaborating entity "scfifo" for hierarchy "varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_size/fifo_160/synth/varint_in_size_fifo_160_sjmeklq.v Line: 49
Info (12130): Elaborated megafunction instantiation "varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_size/fifo_160/synth/varint_in_size_fifo_160_sjmeklq.v Line: 49
Info (12133): Instantiated megafunction "varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component" with the following parameter: File: /home/mladmon/workspace/firework/protobuf-serializer/varint_in_size/fifo_160/synth/varint_in_size_fifo_160_sjmeklq.v Line: 49
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ul91.tdf
    Info (12023): Found entity 1: scfifo_ul91 File: /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_ul91.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ul91" for hierarchy "varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component|scfifo_ul91:auto_generated" File: /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_hd91.tdf
    Info (12023): Found entity 1: a_dpfifo_hd91 File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_hd91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_hd91" for hierarchy "varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component|scfifo_ul91:auto_generated|a_dpfifo_hd91:dpfifo" File: /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_ul91.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sen1.tdf
    Info (12023): Found entity 1: altsyncram_sen1 File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_sen1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sen1" for hierarchy "varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component|scfifo_ul91:auto_generated|a_dpfifo_hd91:dpfifo|altsyncram_sen1:FIFOram" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_hd91.tdf Line: 43
Info (12128): Elaborating entity "raw_data_in_fifo" for hierarchy "raw_data_in_fifo:in3" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 131
Info (12128): Elaborating entity "raw_data_in_fifo_fifo_160_v2ho2aa" for hierarchy "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0" File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_fifo/synth/raw_data_in_fifo.v Line: 26
Info (12128): Elaborating entity "scfifo" for hierarchy "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_fifo/fifo_160/synth/raw_data_in_fifo_fifo_160_v2ho2aa.v Line: 57
Info (12130): Elaborated megafunction instantiation "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_fifo/fifo_160/synth/raw_data_in_fifo_fifo_160_v2ho2aa.v Line: 57
Info (12133): Instantiated megafunction "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component" with the following parameter: File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_fifo/fifo_160/synth/raw_data_in_fifo_fifo_160_v2ho2aa.v Line: 57
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12128): Elaborating entity "raw_data_in_index" for hierarchy "raw_data_in_index:in4" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 140
Info (12128): Elaborating entity "raw_data_in_index_fifo_160_kjjiney" for hierarchy "raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0" File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_index/synth/raw_data_in_index.v Line: 22
Info (12128): Elaborating entity "scfifo" for hierarchy "raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_index/fifo_160/synth/raw_data_in_index_fifo_160_kjjiney.v Line: 49
Info (12130): Elaborated megafunction instantiation "raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_index/fifo_160/synth/raw_data_in_index_fifo_160_kjjiney.v Line: 49
Info (12133): Instantiated megafunction "raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component" with the following parameter: File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_index/fifo_160/synth/raw_data_in_index_fifo_160_kjjiney.v Line: 49
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12128): Elaborating entity "raw_data_in_wstrb" for hierarchy "raw_data_in_wstrb:in5" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 149
Info (12128): Elaborating entity "raw_data_in_wstrb_fifo_160_sconavq" for hierarchy "raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0" File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_wstrb/synth/raw_data_in_wstrb.v Line: 22
Info (12128): Elaborating entity "scfifo" for hierarchy "raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_wstrb/fifo_160/synth/raw_data_in_wstrb_fifo_160_sconavq.v Line: 49
Info (12130): Elaborated megafunction instantiation "raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_wstrb/fifo_160/synth/raw_data_in_wstrb_fifo_160_sconavq.v Line: 49
Info (12133): Instantiated megafunction "raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component" with the following parameter: File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_in_wstrb/fifo_160/synth/raw_data_in_wstrb_fifo_160_sconavq.v Line: 49
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1m91.tdf
    Info (12023): Found entity 1: scfifo_1m91 File: /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_1m91.tdf Line: 25
Info (12128): Elaborating entity "scfifo_1m91" for hierarchy "raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated" File: /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_kd91.tdf
    Info (12023): Found entity 1: a_dpfifo_kd91 File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_kd91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_kd91" for hierarchy "raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated|a_dpfifo_kd91:dpfifo" File: /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_1m91.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2fn1.tdf
    Info (12023): Found entity 1: altsyncram_2fn1 File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_2fn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2fn1" for hierarchy "raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated|a_dpfifo_kd91:dpfifo|altsyncram_2fn1:FIFOram" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_kd91.tdf Line: 43
Info (12128): Elaborating entity "fsm_0" for hierarchy "fsm_0:f0" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 186
Info (12128): Elaborating entity "fsm_1" for hierarchy "fsm_1:f1" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 201
Info (12128): Elaborating entity "fsm_2" for hierarchy "fsm_2:f2" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 231
Info (12128): Elaborating entity "fsm_3a" for hierarchy "fsm_3a:f3a" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 240
Info (12128): Elaborating entity "fsm_3b" for hierarchy "fsm_3b:f3b" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 249
Info (12128): Elaborating entity "fsm_3" for hierarchy "fsm_3:f3" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 269
Info (12128): Elaborating entity "fsm_4" for hierarchy "fsm_4:f4" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 294
Info (12128): Elaborating entity "varint_out_fifo" for hierarchy "varint_out_fifo:out0" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 309
Info (12128): Elaborating entity "varint_out_fifo_fifo_160_q2auapq" for hierarchy "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0" File: /home/mladmon/workspace/firework/protobuf-serializer/varint_out_fifo/synth/varint_out_fifo.v Line: 26
Info (12128): Elaborating entity "scfifo" for hierarchy "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/varint_out_fifo/fifo_160/synth/varint_out_fifo_fifo_160_q2auapq.v Line: 57
Info (12130): Elaborated megafunction instantiation "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/varint_out_fifo/fifo_160/synth/varint_out_fifo_fifo_160_q2auapq.v Line: 57
Info (12133): Instantiated megafunction "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component" with the following parameter: File: /home/mladmon/workspace/firework/protobuf-serializer/varint_out_fifo/fifo_160/synth/varint_out_fifo_fifo_160_q2auapq.v Line: 57
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_lna1.tdf
    Info (12023): Found entity 1: scfifo_lna1 File: /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_lna1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_lna1" for hierarchy "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated" File: /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8fa1.tdf
    Info (12023): Found entity 1: a_dpfifo_8fa1 File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_8fa1" for hierarchy "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo" File: /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_lna1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6gn1.tdf
    Info (12023): Found entity 1: altsyncram_6gn1 File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_6gn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6gn1" for hierarchy "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ve8.tdf
    Info (12023): Found entity 1: cmpr_ve8 File: /home/mladmon/workspace/firework/protobuf-serializer/db/cmpr_ve8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ve8" for hierarchy "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|cmpr_ve8:almost_full_comparer" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf Line: 53
Info (12128): Elaborating entity "cmpr_ve8" for hierarchy "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|cmpr_ve8:two_comparison" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_asa.tdf
    Info (12023): Found entity 1: cntr_asa File: /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_asa.tdf Line: 26
Info (12128): Elaborating entity "cntr_asa" for hierarchy "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|cntr_asa:rd_ptr_msb" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ns6.tdf
    Info (12023): Found entity 1: cntr_ns6 File: /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_ns6.tdf Line: 26
Info (12128): Elaborating entity "cntr_ns6" for hierarchy "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|cntr_ns6:usedw_counter" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bsa.tdf
    Info (12023): Found entity 1: cntr_bsa File: /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_bsa.tdf Line: 26
Info (12128): Elaborating entity "cntr_bsa" for hierarchy "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|cntr_bsa:wr_ptr" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf Line: 57
Info (12128): Elaborating entity "varint_out_index" for hierarchy "varint_out_index:out1" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 318
Info (12128): Elaborating entity "varint_out_index_fifo_160_tgkntjy" for hierarchy "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0" File: /home/mladmon/workspace/firework/protobuf-serializer/varint_out_index/synth/varint_out_index.v Line: 22
Info (12128): Elaborating entity "scfifo" for hierarchy "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/varint_out_index/fifo_160/synth/varint_out_index_fifo_160_tgkntjy.v Line: 49
Info (12130): Elaborated megafunction instantiation "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/varint_out_index/fifo_160/synth/varint_out_index_fifo_160_tgkntjy.v Line: 49
Info (12133): Instantiated megafunction "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component" with the following parameter: File: /home/mladmon/workspace/firework/protobuf-serializer/varint_out_index/fifo_160/synth/varint_out_index_fifo_160_tgkntjy.v Line: 49
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_sn91.tdf
    Info (12023): Found entity 1: scfifo_sn91 File: /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_sn91.tdf Line: 25
Info (12128): Elaborating entity "scfifo_sn91" for hierarchy "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated" File: /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ff91.tdf
    Info (12023): Found entity 1: a_dpfifo_ff91 File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_ff91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_ff91" for hierarchy "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo" File: /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_sn91.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oin1.tdf
    Info (12023): Found entity 1: altsyncram_oin1 File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_oin1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_oin1" for hierarchy "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_ff91.tdf Line: 43
Info (12128): Elaborating entity "raw_data_out_fifo" for hierarchy "raw_data_out_fifo:out2" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 329
Info (12128): Elaborating entity "raw_data_out_fifo_fifo_160_q2auapq" for hierarchy "raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0" File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_fifo/synth/raw_data_out_fifo.v Line: 26
Info (12128): Elaborating entity "scfifo" for hierarchy "raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_fifo/fifo_160/synth/raw_data_out_fifo_fifo_160_q2auapq.v Line: 57
Info (12130): Elaborated megafunction instantiation "raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_fifo/fifo_160/synth/raw_data_out_fifo_fifo_160_q2auapq.v Line: 57
Info (12133): Instantiated megafunction "raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component" with the following parameter: File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_fifo/fifo_160/synth/raw_data_out_fifo_fifo_160_q2auapq.v Line: 57
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12128): Elaborating entity "raw_data_out_index" for hierarchy "raw_data_out_index:out3" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 338
Info (12128): Elaborating entity "raw_data_out_index_fifo_160_tgkntjy" for hierarchy "raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0" File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_index/synth/raw_data_out_index.v Line: 22
Info (12128): Elaborating entity "scfifo" for hierarchy "raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_index/fifo_160/synth/raw_data_out_index_fifo_160_tgkntjy.v Line: 49
Info (12130): Elaborated megafunction instantiation "raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_index/fifo_160/synth/raw_data_out_index_fifo_160_tgkntjy.v Line: 49
Info (12133): Instantiated megafunction "raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component" with the following parameter: File: /home/mladmon/workspace/firework/protobuf-serializer/raw_data_out_index/fifo_160/synth/raw_data_out_index_fifo_160_tgkntjy.v Line: 49
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12128): Elaborating entity "out_fifo" for hierarchy "out_fifo:out4" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 350
Info (12128): Elaborating entity "out_fifo_fifo_160_r4prduy" for hierarchy "out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0" File: /home/mladmon/workspace/firework/protobuf-serializer/out_fifo/synth/out_fifo.v Line: 28
Info (12128): Elaborating entity "scfifo" for hierarchy "out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/out_fifo/fifo_160/synth/out_fifo_fifo_160_r4prduy.v Line: 61
Info (12130): Elaborated megafunction instantiation "out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component" File: /home/mladmon/workspace/firework/protobuf-serializer/out_fifo/fifo_160/synth/out_fifo_fifo_160_r4prduy.v Line: 61
Info (12133): Instantiated megafunction "out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component" with the following parameter: File: /home/mladmon/workspace/firework/protobuf-serializer/out_fifo/fifo_160/synth/out_fifo_fifo_160_r4prduy.v Line: 61
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_numwords" = "131072"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "17"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_tcb1.tdf
    Info (12023): Found entity 1: scfifo_tcb1 File: /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_tcb1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_tcb1" for hierarchy "out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated" File: /home/mladmon/workspace/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_g4b1.tdf
    Info (12023): Found entity 1: a_dpfifo_g4b1 File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_g4b1" for hierarchy "out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo" File: /home/mladmon/workspace/firework/protobuf-serializer/db/scfifo_tcb1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mn1.tdf
    Info (12023): Found entity 1: altsyncram_6mn1 File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_6mn1" for hierarchy "out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|altsyncram_6mn1:FIFOram" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_hp6.tdf
    Info (12023): Found entity 1: decode_hp6 File: /home/mladmon/workspace/firework/protobuf-serializer/db/decode_hp6.tdf Line: 23
Info (12128): Elaborating entity "decode_hp6" for hierarchy "out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|altsyncram_6mn1:FIFOram|decode_hp6:decode2" File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1k7.tdf
    Info (12023): Found entity 1: mux_1k7 File: /home/mladmon/workspace/firework/protobuf-serializer/db/mux_1k7.tdf Line: 23
Info (12128): Elaborating entity "mux_1k7" for hierarchy "out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|altsyncram_6mn1:FIFOram|mux_1k7:mux3" File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4f8.tdf
    Info (12023): Found entity 1: cmpr_4f8 File: /home/mladmon/workspace/firework/protobuf-serializer/db/cmpr_4f8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_4f8" for hierarchy "out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|cmpr_4f8:almost_full_comparer" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_4f8" for hierarchy "out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|cmpr_4f8:two_comparison" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fsa.tdf
    Info (12023): Found entity 1: cntr_fsa File: /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_fsa.tdf Line: 26
Info (12128): Elaborating entity "cntr_fsa" for hierarchy "out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|cntr_fsa:rd_ptr_msb" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ss6.tdf
    Info (12023): Found entity 1: cntr_ss6 File: /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_ss6.tdf Line: 26
Info (12128): Elaborating entity "cntr_ss6" for hierarchy "out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|cntr_ss6:usedw_counter" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gsa.tdf
    Info (12023): Found entity 1: cntr_gsa File: /home/mladmon/workspace/firework/protobuf-serializer/db/cntr_gsa.tdf Line: 26
Info (12128): Elaborating entity "cntr_gsa" for hierarchy "out_fifo:out4|out_fifo_fifo_160_r4prduy:fifo_0|scfifo:scfifo_component|scfifo_tcb1:auto_generated|a_dpfifo_g4b1:dpfifo|cntr_gsa:wr_ptr" File: /home/mladmon/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf Line: 58
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "out_fifo_data[7]" into a selector File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf Line: 273
    Warning (13048): Converted tri-state node "out_fifo_data[6]" into a selector File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf Line: 241
    Warning (13048): Converted tri-state node "out_fifo_data[5]" into a selector File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf Line: 209
    Warning (13048): Converted tri-state node "out_fifo_data[4]" into a selector File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf Line: 177
    Warning (13048): Converted tri-state node "out_fifo_data[3]" into a selector File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf Line: 145
    Warning (13048): Converted tri-state node "out_fifo_data[2]" into a selector File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf Line: 113
    Warning (13048): Converted tri-state node "out_fifo_data[1]" into a selector File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf Line: 81
    Warning (13048): Converted tri-state node "out_fifo_data[0]" into a selector File: /home/mladmon/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf Line: 49
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "axs_s0_rdata[8]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[9]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[10]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[11]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[12]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[13]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[14]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[15]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[16]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[17]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[18]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[19]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[20]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[21]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[22]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[23]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[24]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[25]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[26]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[27]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[28]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[29]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[30]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
    Warning (13410): Pin "axs_s0_rdata[31]" is stuck at GND File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 33
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Warning (21074): Design contains 42 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "axs_s0_awaddr[0]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 8
    Warning (15610): No output dependent on input pin "axs_s0_awaddr[1]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 8
    Warning (15610): No output dependent on input pin "axs_s0_awaddr[2]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 8
    Warning (15610): No output dependent on input pin "axs_s0_awaddr[3]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 8
    Warning (15610): No output dependent on input pin "axs_s0_awaddr[4]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 8
    Warning (15610): No output dependent on input pin "axs_s0_awaddr[5]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 8
    Warning (15610): No output dependent on input pin "axs_s0_awaddr[6]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 8
    Warning (15610): No output dependent on input pin "axs_s0_awaddr[7]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 8
    Warning (15610): No output dependent on input pin "axs_s0_awlen[0]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 9
    Warning (15610): No output dependent on input pin "axs_s0_awlen[1]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 9
    Warning (15610): No output dependent on input pin "axs_s0_awlen[2]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 9
    Warning (15610): No output dependent on input pin "axs_s0_awlen[3]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 9
    Warning (15610): No output dependent on input pin "axs_s0_awlen[4]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 9
    Warning (15610): No output dependent on input pin "axs_s0_awlen[5]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 9
    Warning (15610): No output dependent on input pin "axs_s0_awlen[6]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 9
    Warning (15610): No output dependent on input pin "axs_s0_awlen[7]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 9
    Warning (15610): No output dependent on input pin "axs_s0_awsize[0]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 10
    Warning (15610): No output dependent on input pin "axs_s0_awsize[1]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 10
    Warning (15610): No output dependent on input pin "axs_s0_awsize[2]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 10
    Warning (15610): No output dependent on input pin "axs_s0_awburst[0]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 11
    Warning (15610): No output dependent on input pin "axs_s0_awburst[1]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 11
    Warning (15610): No output dependent on input pin "axs_s0_araddr[0]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_araddr[1]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_araddr[2]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_araddr[3]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_araddr[4]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_araddr[5]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_araddr[6]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_araddr[7]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_araddr[8]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_araddr[9]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_araddr[10]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_araddr[11]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_araddr[12]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_araddr[13]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_araddr[14]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_araddr[15]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 25
    Warning (15610): No output dependent on input pin "axs_s0_arsize[0]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 27
    Warning (15610): No output dependent on input pin "axs_s0_arsize[1]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 27
    Warning (15610): No output dependent on input pin "axs_s0_arsize[2]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 27
    Warning (15610): No output dependent on input pin "axs_s0_arburst[0]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 28
    Warning (15610): No output dependent on input pin "axs_s0_arburst[1]" File: /home/mladmon/workspace/firework/protobuf-serializer/protobuf_serializer.v Line: 28
Info (21057): Implemented 1624 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 109 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 1280 logic cells
    Info (21064): Implemented 189 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 1522 megabytes
    Info: Processing ended: Wed Jun 21 11:38:26 2017
    Info: Elapsed time: 00:01:36
    Info: Total CPU time (on all processors): 00:05:07


