<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___peripheral__memory__map" xml:lang="en-US">
<title>Peripheral_memory_map</title>
<indexterm><primary>Peripheral_memory_map</primary></indexterm>
Collaboration diagram for Peripheral_memory_map:<para>
    <informalfigure>
        <mediaobject>
            <imageobject>
                <imagedata width="50%" align="center" valign="middle" scalefit="0" fileref="group___peripheral__memory__map.png"></imagedata>
            </imageobject>
        </mediaobject>
    </informalfigure>
</para>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</link>&#160;&#160;&#160;0x08000000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gabea1f1810ebeac402164b42ab54bcdf9">CCMDATARAM_BASE</link>&#160;&#160;&#160;0x10000000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</link>&#160;&#160;&#160;0x20000000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gadbb42a3d0a8a90a79d2146e4014241b1">SRAM2_BASE</link>&#160;&#160;&#160;0x2001C000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link>&#160;&#160;&#160;0x40000000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga52e57051bdf8909222b36e5408a48f32">BKPSRAM_BASE</link>&#160;&#160;&#160;0x40024000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link>&#160;&#160;&#160;0xA0000000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</link>&#160;&#160;&#160;0x22000000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac33cb6edadf184ab9860d77089503922">SRAM2_BB_BASE</link>&#160;&#160;&#160;0x22380000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link>&#160;&#160;&#160;0x42000000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaee19a30c9fa326bb10b547e4eaf4e250">BKPSRAM_BB_BASE</link>&#160;&#160;&#160;0x42480000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga8be554f354e5aa65370f6db63d4f3ee4">FLASH_END</link>&#160;&#160;&#160;0x080FFFFFUL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga91d296a67aec0da8f31c368cbc0eea94">FLASH_OTP_BASE</link>&#160;&#160;&#160;0x1FFF7800UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga5bec9c5a91e312fca36f256f508ceee1">FLASH_OTP_END</link>&#160;&#160;&#160;0x1FFF7A0FUL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga9fbe263946209e6f09faf93512bd2f9a">CCMDATARAM_END</link>&#160;&#160;&#160;0x1000FFFFUL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</link>&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</link>&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link>&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00010000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00020000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x10000000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0800UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0C00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga33dea32fadbaecea161c2ef7927992fd">TIM12_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1800UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad20f79948e9359125a40bbf6ed063590">TIM13_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1C00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x2000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga4265e665d56225412e57a61d87417022">RTC_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x2800UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x2C00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3800UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3C00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4800UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4C00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5800UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5C00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x6400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x6800UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac691ec23dace8b7a649a25acb110217a">PWR_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x7000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x7400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x0000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga5b72f698b7a048a6f9fcfe2efe5bc1db">TIM8_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x0400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x1000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x1400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga6544abc57f9759f610eee09a02442ae6">ADC2_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2200UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga58b9980508ab28022e3be7edc4eda72e">ADC123_COMMON_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2300UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</link>&#160;&#160;&#160;ADC123_COMMON_BASE</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2C00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x3000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x3800UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x3C00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga92ae902be7902560939223dd765ece08">TIM9_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4800UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</link>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</link>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</link>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0800UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</link>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0C00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</link>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</link>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</link>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1800UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaee4716389f3a1c727495375b76645608">GPIOH_BASE</link>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1C00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga50acf918c2e1c4597d5ccfe25eb3ad3d">GPIOI_BASE</link>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x2000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</link>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x3000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</link>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x3800UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</link>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x3C00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x6000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</link>&#160;&#160;&#160;(DMA1_BASE + 0x010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</link>&#160;&#160;&#160;(DMA1_BASE + 0x028UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</link>&#160;&#160;&#160;(DMA1_BASE + 0x040UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</link>&#160;&#160;&#160;(DMA1_BASE + 0x058UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</link>&#160;&#160;&#160;(DMA1_BASE + 0x070UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</link>&#160;&#160;&#160;(DMA1_BASE + 0x088UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</link>&#160;&#160;&#160;(DMA1_BASE + 0x0A0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</link>&#160;&#160;&#160;(DMA1_BASE + 0x0B8UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x6400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</link>&#160;&#160;&#160;(DMA2_BASE + 0x010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</link>&#160;&#160;&#160;(DMA2_BASE + 0x028UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</link>&#160;&#160;&#160;(DMA2_BASE + 0x040UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</link>&#160;&#160;&#160;(DMA2_BASE + 0x058UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</link>&#160;&#160;&#160;(DMA2_BASE + 0x070UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</link>&#160;&#160;&#160;(DMA2_BASE + 0x088UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</link>&#160;&#160;&#160;(DMA2_BASE + 0x0A0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</link>&#160;&#160;&#160;(DMA2_BASE + 0x0B8UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</link>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x8000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga3cf7005808feb61bff1fee01e50a711a">ETH_MAC_BASE</link>&#160;&#160;&#160;(ETH_BASE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga4946f2b3b03f7998343ac1778fbcf725">ETH_MMC_BASE</link>&#160;&#160;&#160;(ETH_BASE + 0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaa0f60b922aeb7275c785cbaa8f94ecf0">ETH_PTP_BASE</link>&#160;&#160;&#160;(ETH_BASE + 0x0700UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gace2114e1b37c1ba88d60f3e831b67e93">ETH_DMA_BASE</link>&#160;&#160;&#160;(ETH_BASE + 0x1000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga55b794507e021135486de57129a2505c">DCMI_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x50000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gab92662976cfe62457141e5b4f83d541c">RNG_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x60800UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad196fe6f5e4041b201d14f43508c06d2">FSMC_Bank1_R_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x0000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaea182589c84aee30b7f735474d8774e2">FSMC_Bank1E_R_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x0104UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga851707a200f63e03c336073706fdce1d">FSMC_Bank2_3_R_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x0060UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaf9e5417133160b0bdd0498d982acec19">FSMC_Bank4_R_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x00A0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</link>&#160;&#160;&#160;0xE0042000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaa405d2ebfd7e9394237b6639f16a5409">USB_OTG_HS_PERIPH_BASE</link>&#160;&#160;&#160;0x40040000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaa86d4c80849a74938924e73937b904e7">USB_OTG_FS_PERIPH_BASE</link>&#160;&#160;&#160;0x50000000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga044aa4388e72d9d47a03f387fb8926fb">USB_OTG_GLOBAL_BASE</link>&#160;&#160;&#160;0x000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga4d74a337597a77b1fca978202b519a18">USB_OTG_DEVICE_BASE</link>&#160;&#160;&#160;0x800UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad8f69041452615aeb3948600e3882246">USB_OTG_IN_ENDPOINT_BASE</link>&#160;&#160;&#160;0x900UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaf0e972b8f028ecf44a652029efbd4642">USB_OTG_OUT_ENDPOINT_BASE</link>&#160;&#160;&#160;0xB00UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga6fdb7429ad88e2d69440d6ecc4f4199e">USB_OTG_EP_REG_SIZE</link>&#160;&#160;&#160;0x20UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga3bb2dd6c82eefd8587b6146ba36ae071">USB_OTG_HOST_BASE</link>&#160;&#160;&#160;0x400UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga42f433cb79ca69f09972e690fda6737a">USB_OTG_HOST_PORT_BASE</link>&#160;&#160;&#160;0x440UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga942c8c5241b80fbcf638fea0fa18bebd">USB_OTG_HOST_CHANNEL_BASE</link>&#160;&#160;&#160;0x500UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga266cb1dbb50faf447f9c15d2ee93a522">USB_OTG_HOST_CHANNEL_SIZE</link>&#160;&#160;&#160;0x20UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaa9766975aca084c257730879568bc7cf">USB_OTG_PCGCCTL_BASE</link>&#160;&#160;&#160;0xE00UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gace340350802904868673f0e839c4fa04">USB_OTG_FIFO_BASE</link>&#160;&#160;&#160;0x1000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga8781c4b2406c740d9fe540737a6a0188">USB_OTG_FIFO_SIZE</link>&#160;&#160;&#160;0x1000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga664eda42b83c919b153b07b23348be67">UID_BASE</link>&#160;&#160;&#160;0x1FFF7A10UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga776d985f2d4d40b588ef6ca9d573af78">FLASHSIZE_BASE</link>&#160;&#160;&#160;0x1FFF7A22UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga88fc8a2912bd1ac72c6eddb456f0b096">PACKAGE_BASE</link>&#160;&#160;&#160;0x1FFF7BF0UL</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___peripheral__memory__map_1ga58b9980508ab28022e3be7edc4eda72e"/><section>
    <title>ADC123_COMMON_BASE</title>
<indexterm><primary>ADC123_COMMON_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>ADC123_COMMON_BASE</secondary></indexterm>
<para><computeroutput>#define ADC123_COMMON_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2300UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00969">969</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga695c9a2f892363a1c942405c8d351b91"/><section>
    <title>ADC1_BASE</title>
<indexterm><primary>ADC1_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>ADC1_BASE</secondary></indexterm>
<para><computeroutput>#define ADC1_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00966">966</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga6544abc57f9759f610eee09a02442ae6"/><section>
    <title>ADC2_BASE</title>
<indexterm><primary>ADC2_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>ADC2_BASE</secondary></indexterm>
<para><computeroutput>#define ADC2_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2100UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00967">967</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaca766f86c8e0b00a8e2b0224dcbb4c82"/><section>
    <title>ADC3_BASE</title>
<indexterm><primary>ADC3_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>ADC3_BASE</secondary></indexterm>
<para><computeroutput>#define ADC3_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2200UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00968">968</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gad06cb9e5985bd216a376f26f22303cd6"/><section>
    <title>ADC_BASE</title>
<indexterm><primary>ADC_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>ADC_BASE</secondary></indexterm>
<para><computeroutput>#define ADC_BASE&#160;&#160;&#160;ADC123_COMMON_BASE</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00971">971</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4"/><section>
    <title>AHB1PERIPH_BASE</title>
<indexterm><primary>AHB1PERIPH_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>AHB1PERIPH_BASE</secondary></indexterm>
<para><computeroutput>#define AHB1PERIPH_BASE&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00020000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00929">929</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46"/><section>
    <title>AHB2PERIPH_BASE</title>
<indexterm><primary>AHB2PERIPH_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>AHB2PERIPH_BASE</secondary></indexterm>
<para><computeroutput>#define AHB2PERIPH_BASE&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x10000000UL)</computeroutput></para>
<para>APB1 peripherals </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00930">930</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb"/><section>
    <title>APB1PERIPH_BASE</title>
<indexterm><primary>APB1PERIPH_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>APB1PERIPH_BASE</secondary></indexterm>
<para><computeroutput>#define APB1PERIPH_BASE&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00927">927</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb"/><section>
    <title>APB2PERIPH_BASE</title>
<indexterm><primary>APB2PERIPH_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>APB2PERIPH_BASE</secondary></indexterm>
<para><computeroutput>#define APB2PERIPH_BASE&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00010000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00928">928</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga52e57051bdf8909222b36e5408a48f32"/><section>
    <title>BKPSRAM_BASE</title>
<indexterm><primary>BKPSRAM_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>BKPSRAM_BASE</secondary></indexterm>
<para><computeroutput>#define BKPSRAM_BASE&#160;&#160;&#160;0x40024000UL</computeroutput></para>
<para>Backup SRAM(4 KB) base address in the alias region <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00911">911</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaee19a30c9fa326bb10b547e4eaf4e250"/><section>
    <title>BKPSRAM_BB_BASE</title>
<indexterm><primary>BKPSRAM_BB_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>BKPSRAM_BB_BASE</secondary></indexterm>
<para><computeroutput>#define BKPSRAM_BB_BASE&#160;&#160;&#160;0x42480000UL</computeroutput></para>
<para>Backup SRAM(4 KB) base address in the bit-band region <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00916">916</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gad8e45ea6c032d9fce1b0516fff9d8eaa"/><section>
    <title>CAN1_BASE</title>
<indexterm><primary>CAN1_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>CAN1_BASE</secondary></indexterm>
<para><computeroutput>#define CAN1_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x6400UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00956">956</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaf7b8267b0d439f8f3e82f86be4b9fba1"/><section>
    <title>CAN2_BASE</title>
<indexterm><primary>CAN2_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>CAN2_BASE</secondary></indexterm>
<para><computeroutput>#define CAN2_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x6800UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00957">957</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gabea1f1810ebeac402164b42ab54bcdf9"/><section>
    <title>CCMDATARAM_BASE</title>
<indexterm><primary>CCMDATARAM_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>CCMDATARAM_BASE</secondary></indexterm>
<para><computeroutput>#define CCMDATARAM_BASE&#160;&#160;&#160;0x10000000UL</computeroutput></para>
<para>CCM(core coupled memory) data RAM(64 KB) base address in the alias region <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00907">907</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga9fbe263946209e6f09faf93512bd2f9a"/><section>
    <title>CCMDATARAM_END</title>
<indexterm><primary>CCMDATARAM_END</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>CCMDATARAM_END</secondary></indexterm>
<para><computeroutput>#define CCMDATARAM_END&#160;&#160;&#160;0x1000FFFFUL</computeroutput></para>
<para>CCM data RAM end address <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00920">920</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga656a447589e785594cbf2f45c835ad7e"/><section>
    <title>CRC_BASE</title>
<indexterm><primary>CRC_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>CRC_BASE</secondary></indexterm>
<para><computeroutput>#define CRC_BASE&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x3000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00990">990</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gad18d0b914c7f68cecbee1a2d23a67d38"/><section>
    <title>DAC_BASE</title>
<indexterm><primary>DAC_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DAC_BASE</secondary></indexterm>
<para><computeroutput>#define DAC_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x7400UL)</computeroutput></para>
<para>APB2 peripherals </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00959">959</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga4adaf4fd82ccc3a538f1f27a70cdbbef"/><section>
    <title>DBGMCU_BASE</title>
<indexterm><primary>DBGMCU_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DBGMCU_BASE</secondary></indexterm>
<para><computeroutput>#define DBGMCU_BASE&#160;&#160;&#160;0xE0042000UL</computeroutput></para>
<para>USB registers base address </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01029">1029</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga55b794507e021135486de57129a2505c"/><section>
    <title>DCMI_BASE</title>
<indexterm><primary>DCMI_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DCMI_BASE</secondary></indexterm>
<para><computeroutput>#define DCMI_BASE&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x50000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01018">1018</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gab2d8a917a0e4ea99a22ac6ebf279bc72"/><section>
    <title>DMA1_BASE</title>
<indexterm><primary>DMA1_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA1_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_BASE&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x6000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00993">993</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga0d3c52aa35dcc68f78b704dfde57ba95"/><section>
    <title>DMA1_Stream0_BASE</title>
<indexterm><primary>DMA1_Stream0_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA1_Stream0_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream0_BASE&#160;&#160;&#160;(DMA1_BASE + 0x010UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00994">994</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga5b4152cef577e37eccc9311d8bdbf3c2"/><section>
    <title>DMA1_Stream1_BASE</title>
<indexterm><primary>DMA1_Stream1_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA1_Stream1_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream1_BASE&#160;&#160;&#160;(DMA1_BASE + 0x028UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00995">995</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga48a551ee91d3f07dd74347fdb35c703d"/><section>
    <title>DMA1_Stream2_BASE</title>
<indexterm><primary>DMA1_Stream2_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA1_Stream2_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream2_BASE&#160;&#160;&#160;(DMA1_BASE + 0x040UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00996">996</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gac51deb54ff7cfe1290dfcf517ae67127"/><section>
    <title>DMA1_Stream3_BASE</title>
<indexterm><primary>DMA1_Stream3_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA1_Stream3_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream3_BASE&#160;&#160;&#160;(DMA1_BASE + 0x058UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00997">997</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga757a3c0d866c0fe68c6176156065a26b"/><section>
    <title>DMA1_Stream4_BASE</title>
<indexterm><primary>DMA1_Stream4_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA1_Stream4_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream4_BASE&#160;&#160;&#160;(DMA1_BASE + 0x070UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00998">998</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga0ded7bed8969fe2e2d616e7f90eb7654"/><section>
    <title>DMA1_Stream5_BASE</title>
<indexterm><primary>DMA1_Stream5_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA1_Stream5_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream5_BASE&#160;&#160;&#160;(DMA1_BASE + 0x088UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00999">999</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga58998ddc40adb6361704d6c9dad08125"/><section>
    <title>DMA1_Stream6_BASE</title>
<indexterm><primary>DMA1_Stream6_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA1_Stream6_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream6_BASE&#160;&#160;&#160;(DMA1_BASE + 0x0A0UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01000">1000</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga82186dd6d3f60995d428b34c041919d7"/><section>
    <title>DMA1_Stream7_BASE</title>
<indexterm><primary>DMA1_Stream7_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA1_Stream7_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream7_BASE&#160;&#160;&#160;(DMA1_BASE + 0x0B8UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01001">1001</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gab72a9ae145053ee13d1d491fb5c1df64"/><section>
    <title>DMA2_BASE</title>
<indexterm><primary>DMA2_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA2_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_BASE&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x6400UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01002">1002</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gac4c67b24726ba6b94d03adb351bcec4d"/><section>
    <title>DMA2_Stream0_BASE</title>
<indexterm><primary>DMA2_Stream0_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA2_Stream0_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream0_BASE&#160;&#160;&#160;(DMA2_BASE + 0x010UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01003">1003</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga35512bdc3f5e9df4557c2fbe7935d0b1"/><section>
    <title>DMA2_Stream1_BASE</title>
<indexterm><primary>DMA2_Stream1_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA2_Stream1_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream1_BASE&#160;&#160;&#160;(DMA2_BASE + 0x028UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01004">1004</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaed33a06f08188466f2ede06160984e9a"/><section>
    <title>DMA2_Stream2_BASE</title>
<indexterm><primary>DMA2_Stream2_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA2_Stream2_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream2_BASE&#160;&#160;&#160;(DMA2_BASE + 0x040UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01005">1005</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaf3a9480e08c6ae94f4482e0cdaebdd17"/><section>
    <title>DMA2_Stream3_BASE</title>
<indexterm><primary>DMA2_Stream3_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA2_Stream3_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream3_BASE&#160;&#160;&#160;(DMA2_BASE + 0x058UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01006">1006</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gad1e67740e6301233473f64638145dd1f"/><section>
    <title>DMA2_Stream4_BASE</title>
<indexterm><primary>DMA2_Stream4_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA2_Stream4_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream4_BASE&#160;&#160;&#160;(DMA2_BASE + 0x070UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01007">1007</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaed1460fdc407b6decfbffccb0260d0af"/><section>
    <title>DMA2_Stream5_BASE</title>
<indexterm><primary>DMA2_Stream5_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA2_Stream5_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream5_BASE&#160;&#160;&#160;(DMA2_BASE + 0x088UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01008">1008</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga5e81174c96fd204fa7c82c815e85c8e6"/><section>
    <title>DMA2_Stream6_BASE</title>
<indexterm><primary>DMA2_Stream6_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA2_Stream6_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream6_BASE&#160;&#160;&#160;(DMA2_BASE + 0x0A0UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01009">1009</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaa9faa708ad2440d24eb1064cba9bb06d"/><section>
    <title>DMA2_Stream7_BASE</title>
<indexterm><primary>DMA2_Stream7_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DMA2_Stream7_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream7_BASE&#160;&#160;&#160;(DMA2_BASE + 0x0B8UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01010">1010</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gad965a7b1106ece575ed3da10c45c65cc"/><section>
    <title>ETH_BASE</title>
<indexterm><primary>ETH_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>ETH_BASE</secondary></indexterm>
<para><computeroutput>#define ETH_BASE&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x8000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01011">1011</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gace2114e1b37c1ba88d60f3e831b67e93"/><section>
    <title>ETH_DMA_BASE</title>
<indexterm><primary>ETH_DMA_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>ETH_DMA_BASE</secondary></indexterm>
<para><computeroutput>#define ETH_DMA_BASE&#160;&#160;&#160;(ETH_BASE + 0x1000UL)</computeroutput></para>
<para>AHB2 peripherals </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01015">1015</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga3cf7005808feb61bff1fee01e50a711a"/><section>
    <title>ETH_MAC_BASE</title>
<indexterm><primary>ETH_MAC_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>ETH_MAC_BASE</secondary></indexterm>
<para><computeroutput>#define ETH_MAC_BASE&#160;&#160;&#160;(ETH_BASE)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01012">1012</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga4946f2b3b03f7998343ac1778fbcf725"/><section>
    <title>ETH_MMC_BASE</title>
<indexterm><primary>ETH_MMC_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>ETH_MMC_BASE</secondary></indexterm>
<para><computeroutput>#define ETH_MMC_BASE&#160;&#160;&#160;(ETH_BASE + 0x0100UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01013">1013</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaa0f60b922aeb7275c785cbaa8f94ecf0"/><section>
    <title>ETH_PTP_BASE</title>
<indexterm><primary>ETH_PTP_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>ETH_PTP_BASE</secondary></indexterm>
<para><computeroutput>#define ETH_PTP_BASE&#160;&#160;&#160;(ETH_BASE + 0x0700UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01014">1014</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga87371508b3bcdcd98cd1ec629be29061"/><section>
    <title>EXTI_BASE</title>
<indexterm><primary>EXTI_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>EXTI_BASE</secondary></indexterm>
<para><computeroutput>#define EXTI_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x3C00UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00975">975</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga23a9099a5f8fc9c6e253c0eecb2be8db"/><section>
    <title>FLASH_BASE</title>
<indexterm><primary>FLASH_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>FLASH_BASE</secondary></indexterm>
<para><computeroutput>#define FLASH_BASE&#160;&#160;&#160;0x08000000UL</computeroutput></para>
<para>FLASH(up to 1 MB) base address in the alias region <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00906">906</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga8be554f354e5aa65370f6db63d4f3ee4"/><section>
    <title>FLASH_END</title>
<indexterm><primary>FLASH_END</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>FLASH_END</secondary></indexterm>
<para><computeroutput>#define FLASH_END&#160;&#160;&#160;0x080FFFFFUL</computeroutput></para>
<para>FLASH end address <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00917">917</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga91d296a67aec0da8f31c368cbc0eea94"/><section>
    <title>FLASH_OTP_BASE</title>
<indexterm><primary>FLASH_OTP_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>FLASH_OTP_BASE</secondary></indexterm>
<para><computeroutput>#define FLASH_OTP_BASE&#160;&#160;&#160;0x1FFF7800UL</computeroutput></para>
<para>Base address of : (up to 528 Bytes) embedded FLASH OTP Area <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00918">918</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga5bec9c5a91e312fca36f256f508ceee1"/><section>
    <title>FLASH_OTP_END</title>
<indexterm><primary>FLASH_OTP_END</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>FLASH_OTP_END</secondary></indexterm>
<para><computeroutput>#define FLASH_OTP_END&#160;&#160;&#160;0x1FFF7A0FUL</computeroutput></para>
<para>End address of : (up to 528 Bytes) embedded FLASH OTP Area <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00919">919</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga8e21f4845015730c5731763169ec0e9b"/><section>
    <title>FLASH_R_BASE</title>
<indexterm><primary>FLASH_R_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>FLASH_R_BASE</secondary></indexterm>
<para><computeroutput>#define FLASH_R_BASE&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x3C00UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00992">992</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga776d985f2d4d40b588ef6ca9d573af78"/><section>
    <title>FLASHSIZE_BASE</title>
<indexterm><primary>FLASHSIZE_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>FLASHSIZE_BASE</secondary></indexterm>
<para><computeroutput>#define FLASHSIZE_BASE&#160;&#160;&#160;0x1FFF7A22UL</computeroutput></para>
<para>FLASH Size register base address <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01048">1048</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gad196fe6f5e4041b201d14f43508c06d2"/><section>
    <title>FSMC_Bank1_R_BASE</title>
<indexterm><primary>FSMC_Bank1_R_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>FSMC_Bank1_R_BASE</secondary></indexterm>
<para><computeroutput>#define FSMC_Bank1_R_BASE&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x0000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01022">1022</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaea182589c84aee30b7f735474d8774e2"/><section>
    <title>FSMC_Bank1E_R_BASE</title>
<indexterm><primary>FSMC_Bank1E_R_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>FSMC_Bank1E_R_BASE</secondary></indexterm>
<para><computeroutput>#define FSMC_Bank1E_R_BASE&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x0104UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01023">1023</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga851707a200f63e03c336073706fdce1d"/><section>
    <title>FSMC_Bank2_3_R_BASE</title>
<indexterm><primary>FSMC_Bank2_3_R_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>FSMC_Bank2_3_R_BASE</secondary></indexterm>
<para><computeroutput>#define FSMC_Bank2_3_R_BASE&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x0060UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01024">1024</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaf9e5417133160b0bdd0498d982acec19"/><section>
    <title>FSMC_Bank4_R_BASE</title>
<indexterm><primary>FSMC_Bank4_R_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>FSMC_Bank4_R_BASE</secondary></indexterm>
<para><computeroutput>#define FSMC_Bank4_R_BASE&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x00A0UL)</computeroutput></para>
<para>Debug MCU registers base address </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01025">1025</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed"/><section>
    <title>FSMC_R_BASE</title>
<indexterm><primary>FSMC_R_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>FSMC_R_BASE</secondary></indexterm>
<para><computeroutput>#define FSMC_R_BASE&#160;&#160;&#160;0xA0000000UL</computeroutput></para>
<para>FSMC registers base address <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00912">912</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gad7723846cc5db8e43a44d78cf21f6efa"/><section>
    <title>GPIOA_BASE</title>
<indexterm><primary>GPIOA_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>GPIOA_BASE</secondary></indexterm>
<para><computeroutput>#define GPIOA_BASE&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00981">981</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gac944a89eb789000ece920c0f89cb6a68"/><section>
    <title>GPIOB_BASE</title>
<indexterm><primary>GPIOB_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>GPIOB_BASE</secondary></indexterm>
<para><computeroutput>#define GPIOB_BASE&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0400UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00982">982</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga26f267dc35338eef219544c51f1e6b3f"/><section>
    <title>GPIOC_BASE</title>
<indexterm><primary>GPIOC_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>GPIOC_BASE</secondary></indexterm>
<para><computeroutput>#define GPIOC_BASE&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0800UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00983">983</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga1a93ab27129f04064089616910c296ec"/><section>
    <title>GPIOD_BASE</title>
<indexterm><primary>GPIOD_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>GPIOD_BASE</secondary></indexterm>
<para><computeroutput>#define GPIOD_BASE&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0C00UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00984">984</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gab487b1983d936c4fee3e9e88b95aad9d"/><section>
    <title>GPIOE_BASE</title>
<indexterm><primary>GPIOE_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>GPIOE_BASE</secondary></indexterm>
<para><computeroutput>#define GPIOE_BASE&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00985">985</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga7f9a3f4223a1a784af464a114978d26e"/><section>
    <title>GPIOF_BASE</title>
<indexterm><primary>GPIOF_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>GPIOF_BASE</secondary></indexterm>
<para><computeroutput>#define GPIOF_BASE&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1400UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00986">986</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga5d8ca4020f2e8c00bde974e8e7c13cfe"/><section>
    <title>GPIOG_BASE</title>
<indexterm><primary>GPIOG_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>GPIOG_BASE</secondary></indexterm>
<para><computeroutput>#define GPIOG_BASE&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1800UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00987">987</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaee4716389f3a1c727495375b76645608"/><section>
    <title>GPIOH_BASE</title>
<indexterm><primary>GPIOH_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>GPIOH_BASE</secondary></indexterm>
<para><computeroutput>#define GPIOH_BASE&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1C00UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00988">988</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga50acf918c2e1c4597d5ccfe25eb3ad3d"/><section>
    <title>GPIOI_BASE</title>
<indexterm><primary>GPIOI_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>GPIOI_BASE</secondary></indexterm>
<para><computeroutput>#define GPIOI_BASE&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x2000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00989">989</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gacd72dbffb1738ca87c838545c4eb85a3"/><section>
    <title>I2C1_BASE</title>
<indexterm><primary>I2C1_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>I2C1_BASE</secondary></indexterm>
<para><computeroutput>#define I2C1_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5400UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00953">953</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga04bda70f25c795fb79f163b633ad4a5d"/><section>
    <title>I2C2_BASE</title>
<indexterm><primary>I2C2_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>I2C2_BASE</secondary></indexterm>
<para><computeroutput>#define I2C2_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5800UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00954">954</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga4e8b9198748235a1729e1e8f8f24983b"/><section>
    <title>I2C3_BASE</title>
<indexterm><primary>I2C3_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>I2C3_BASE</secondary></indexterm>
<para><computeroutput>#define I2C3_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5C00UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00955">955</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaa5f7b241ed5b756decd835300c9e7bc9"/><section>
    <title>I2S2ext_BASE</title>
<indexterm><primary>I2S2ext_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>I2S2ext_BASE</secondary></indexterm>
<para><computeroutput>#define I2S2ext_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3400UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00945">945</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga89b61d6e6b09e94f3fccb7bef34e0263"/><section>
    <title>I2S3ext_BASE</title>
<indexterm><primary>I2S3ext_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>I2S3ext_BASE</secondary></indexterm>
<para><computeroutput>#define I2S3ext_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00948">948</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga8543ee4997296af5536b007cd4748f55"/><section>
    <title>IWDG_BASE</title>
<indexterm><primary>IWDG_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>IWDG_BASE</secondary></indexterm>
<para><computeroutput>#define IWDG_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00944">944</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga88fc8a2912bd1ac72c6eddb456f0b096"/><section>
    <title>PACKAGE_BASE</title>
<indexterm><primary>PACKAGE_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>PACKAGE_BASE</secondary></indexterm>
<para><computeroutput>#define PACKAGE_BASE&#160;&#160;&#160;0x1FFF7BF0UL</computeroutput></para>
<para>Package size register base address <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01049">1049</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0"/><section>
    <title>PERIPH_BASE</title>
<indexterm><primary>PERIPH_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>PERIPH_BASE</secondary></indexterm>
<para><computeroutput>#define PERIPH_BASE&#160;&#160;&#160;0x40000000UL</computeroutput></para>
<para>Peripheral base address in the alias region <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00910">910</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a"/><section>
    <title>PERIPH_BB_BASE</title>
<indexterm><primary>PERIPH_BB_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>PERIPH_BB_BASE</secondary></indexterm>
<para><computeroutput>#define PERIPH_BB_BASE&#160;&#160;&#160;0x42000000UL</computeroutput></para>
<para>Peripheral base address in the bit-band region <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00915">915</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gac691ec23dace8b7a649a25acb110217a"/><section>
    <title>PWR_BASE</title>
<indexterm><primary>PWR_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>PWR_BASE</secondary></indexterm>
<para><computeroutput>#define PWR_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x7000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00958">958</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga0e681b03f364532055d88f63fec0d99d"/><section>
    <title>RCC_BASE</title>
<indexterm><primary>RCC_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>RCC_BASE</secondary></indexterm>
<para><computeroutput>#define RCC_BASE&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x3800UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00991">991</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gab92662976cfe62457141e5b4f83d541c"/><section>
    <title>RNG_BASE</title>
<indexterm><primary>RNG_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>RNG_BASE</secondary></indexterm>
<para><computeroutput>#define RNG_BASE&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x60800UL)</computeroutput></para>
<para>FSMC Bankx registers base address </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01019">1019</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga4265e665d56225412e57a61d87417022"/><section>
    <title>RTC_BASE</title>
<indexterm><primary>RTC_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>RTC_BASE</secondary></indexterm>
<para><computeroutput>#define RTC_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x2800UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00942">942</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga95dd0abbc6767893b4b02935fa846f52"/><section>
    <title>SDIO_BASE</title>
<indexterm><primary>SDIO_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SDIO_BASE</secondary></indexterm>
<para><computeroutput>#define SDIO_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2C00UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00972">972</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga50cd8b47929f18b05efbd0f41253bf8d"/><section>
    <title>SPI1_BASE</title>
<indexterm><primary>SPI1_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SPI1_BASE</secondary></indexterm>
<para><computeroutput>#define SPI1_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x3000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00973">973</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gac3e357b4c25106ed375fb1affab6bb86"/><section>
    <title>SPI2_BASE</title>
<indexterm><primary>SPI2_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SPI2_BASE</secondary></indexterm>
<para><computeroutput>#define SPI2_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3800UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00946">946</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gae634fe8faa6922690e90fbec2fc86162"/><section>
    <title>SPI3_BASE</title>
<indexterm><primary>SPI3_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SPI3_BASE</secondary></indexterm>
<para><computeroutput>#define SPI3_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3C00UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00947">947</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga7d0fbfb8894012dbbb96754b95e562cd"/><section>
    <title>SRAM1_BASE</title>
<indexterm><primary>SRAM1_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SRAM1_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM1_BASE&#160;&#160;&#160;0x20000000UL</computeroutput></para>
<para>SRAM1(112 KB) base address in the alias region <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00908">908</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gac4c4f61082e4b168f29d9cf97dc3ca5c"/><section>
    <title>SRAM1_BB_BASE</title>
<indexterm><primary>SRAM1_BB_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SRAM1_BB_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM1_BB_BASE&#160;&#160;&#160;0x22000000UL</computeroutput></para>
<para>SRAM1(112 KB) base address in the bit-band region <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00913">913</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gadbb42a3d0a8a90a79d2146e4014241b1"/><section>
    <title>SRAM2_BASE</title>
<indexterm><primary>SRAM2_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SRAM2_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM2_BASE&#160;&#160;&#160;0x2001C000UL</computeroutput></para>
<para>SRAM2(16 KB) base address in the alias region <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00909">909</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gac33cb6edadf184ab9860d77089503922"/><section>
    <title>SRAM2_BB_BASE</title>
<indexterm><primary>SRAM2_BB_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SRAM2_BB_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM2_BB_BASE&#160;&#160;&#160;0x22380000UL</computeroutput></para>
<para>SRAM2(16 KB) base address in the bit-band region <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00914">914</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga05e8f3d2e5868754a7cd88614955aecc"/><section>
    <title>SRAM_BASE</title>
<indexterm><primary>SRAM_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SRAM_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM_BASE&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00923">923</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gad3548b6e2f017f39d399358f3ac98454"/><section>
    <title>SRAM_BB_BASE</title>
<indexterm><primary>SRAM_BB_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SRAM_BB_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM_BB_BASE&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</link></computeroutput></para>
<para>Peripheral memory map </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00924">924</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga62246020bf3b34b6a4d8d0e84ec79d3d"/><section>
    <title>SYSCFG_BASE</title>
<indexterm><primary>SYSCFG_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SYSCFG_BASE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x3800UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00974">974</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga3eff32f3801db31fb4b61d5618cad54a"/><section>
    <title>TIM10_BASE</title>
<indexterm><primary>TIM10_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>TIM10_BASE</secondary></indexterm>
<para><computeroutput>#define TIM10_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4400UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00977">977</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga3a4a06bb84c703084f0509e105ffaf1d"/><section>
    <title>TIM11_BASE</title>
<indexterm><primary>TIM11_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>TIM11_BASE</secondary></indexterm>
<para><computeroutput>#define TIM11_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4800UL)</computeroutput></para>
<para>AHB1 peripherals </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00978">978</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga33dea32fadbaecea161c2ef7927992fd"/><section>
    <title>TIM12_BASE</title>
<indexterm><primary>TIM12_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>TIM12_BASE</secondary></indexterm>
<para><computeroutput>#define TIM12_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1800UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00939">939</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gad20f79948e9359125a40bbf6ed063590"/><section>
    <title>TIM13_BASE</title>
<indexterm><primary>TIM13_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>TIM13_BASE</secondary></indexterm>
<para><computeroutput>#define TIM13_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1C00UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00940">940</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga862855347d6e1d92730dfe17ee8e90b8"/><section>
    <title>TIM14_BASE</title>
<indexterm><primary>TIM14_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>TIM14_BASE</secondary></indexterm>
<para><computeroutput>#define TIM14_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x2000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00941">941</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaf8aa324ca5011b8173ab16585ed7324a"/><section>
    <title>TIM1_BASE</title>
<indexterm><primary>TIM1_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>TIM1_BASE</secondary></indexterm>
<para><computeroutput>#define TIM1_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x0000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00962">962</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga00d0fe6ad532ab32f0f81cafca8d3aa5"/><section>
    <title>TIM2_BASE</title>
<indexterm><primary>TIM2_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>TIM2_BASE</secondary></indexterm>
<para><computeroutput>#define TIM2_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00933">933</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaf0c34a518f87e1e505cd2332e989564a"/><section>
    <title>TIM3_BASE</title>
<indexterm><primary>TIM3_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>TIM3_BASE</secondary></indexterm>
<para><computeroutput>#define TIM3_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0400UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00934">934</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga56e2d44b0002f316527b8913866a370d"/><section>
    <title>TIM4_BASE</title>
<indexterm><primary>TIM4_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>TIM4_BASE</secondary></indexterm>
<para><computeroutput>#define TIM4_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0800UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00935">935</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga3e1671477190d065ba7c944558336d7e"/><section>
    <title>TIM5_BASE</title>
<indexterm><primary>TIM5_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>TIM5_BASE</secondary></indexterm>
<para><computeroutput>#define TIM5_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0C00UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00936">936</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga8268ec947929f192559f28c6bf7d1eac"/><section>
    <title>TIM6_BASE</title>
<indexterm><primary>TIM6_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>TIM6_BASE</secondary></indexterm>
<para><computeroutput>#define TIM6_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00937">937</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga0ebf54364c6a2be6eb19ded6b18b6387"/><section>
    <title>TIM7_BASE</title>
<indexterm><primary>TIM7_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>TIM7_BASE</secondary></indexterm>
<para><computeroutput>#define TIM7_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1400UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00938">938</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga5b72f698b7a048a6f9fcfe2efe5bc1db"/><section>
    <title>TIM8_BASE</title>
<indexterm><primary>TIM8_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>TIM8_BASE</secondary></indexterm>
<para><computeroutput>#define TIM8_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x0400UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00963">963</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga92ae902be7902560939223dd765ece08"/><section>
    <title>TIM9_BASE</title>
<indexterm><primary>TIM9_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>TIM9_BASE</secondary></indexterm>
<para><computeroutput>#define TIM9_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00976">976</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga94d92270bf587ccdc3a37a5bb5d20467"/><section>
    <title>UART4_BASE</title>
<indexterm><primary>UART4_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>UART4_BASE</secondary></indexterm>
<para><computeroutput>#define UART4_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4C00UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00951">951</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaa155689c0e206e6994951dc3cf31052a"/><section>
    <title>UART5_BASE</title>
<indexterm><primary>UART5_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>UART5_BASE</secondary></indexterm>
<para><computeroutput>#define UART5_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00952">952</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga664eda42b83c919b153b07b23348be67"/><section>
    <title>UID_BASE</title>
<indexterm><primary>UID_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>UID_BASE</secondary></indexterm>
<para><computeroutput>#define UID_BASE&#160;&#160;&#160;0x1FFF7A10UL</computeroutput></para>
<para>Unique device ID register base address </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01047">1047</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga86162ab3f740db9026c1320d46938b4d"/><section>
    <title>USART1_BASE</title>
<indexterm><primary>USART1_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USART1_BASE</secondary></indexterm>
<para><computeroutput>#define USART1_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x1000UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00964">964</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gade83162a04bca0b15b39018a8e8ec090"/><section>
    <title>USART2_BASE</title>
<indexterm><primary>USART2_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USART2_BASE</secondary></indexterm>
<para><computeroutput>#define USART2_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4400UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00949">949</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gabe0d6539ac0026d598274ee7f45b0251"/><section>
    <title>USART3_BASE</title>
<indexterm><primary>USART3_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USART3_BASE</secondary></indexterm>
<para><computeroutput>#define USART3_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4800UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00950">950</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gade4d3907fd0387ee832f426f52d568bb"/><section>
    <title>USART6_BASE</title>
<indexterm><primary>USART6_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USART6_BASE</secondary></indexterm>
<para><computeroutput>#define USART6_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x1400UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00965">965</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga4d74a337597a77b1fca978202b519a18"/><section>
    <title>USB_OTG_DEVICE_BASE</title>
<indexterm><primary>USB_OTG_DEVICE_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USB_OTG_DEVICE_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DEVICE_BASE&#160;&#160;&#160;0x800UL</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01035">1035</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga6fdb7429ad88e2d69440d6ecc4f4199e"/><section>
    <title>USB_OTG_EP_REG_SIZE</title>
<indexterm><primary>USB_OTG_EP_REG_SIZE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USB_OTG_EP_REG_SIZE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_EP_REG_SIZE&#160;&#160;&#160;0x20UL</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01038">1038</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gace340350802904868673f0e839c4fa04"/><section>
    <title>USB_OTG_FIFO_BASE</title>
<indexterm><primary>USB_OTG_FIFO_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USB_OTG_FIFO_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FIFO_BASE&#160;&#160;&#160;0x1000UL</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01044">1044</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga8781c4b2406c740d9fe540737a6a0188"/><section>
    <title>USB_OTG_FIFO_SIZE</title>
<indexterm><primary>USB_OTG_FIFO_SIZE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USB_OTG_FIFO_SIZE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FIFO_SIZE&#160;&#160;&#160;0x1000UL</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01045">1045</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaa86d4c80849a74938924e73937b904e7"/><section>
    <title>USB_OTG_FS_PERIPH_BASE</title>
<indexterm><primary>USB_OTG_FS_PERIPH_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USB_OTG_FS_PERIPH_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FS_PERIPH_BASE&#160;&#160;&#160;0x50000000UL</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01032">1032</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga044aa4388e72d9d47a03f387fb8926fb"/><section>
    <title>USB_OTG_GLOBAL_BASE</title>
<indexterm><primary>USB_OTG_GLOBAL_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USB_OTG_GLOBAL_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GLOBAL_BASE&#160;&#160;&#160;0x000UL</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01034">1034</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga3bb2dd6c82eefd8587b6146ba36ae071"/><section>
    <title>USB_OTG_HOST_BASE</title>
<indexterm><primary>USB_OTG_HOST_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USB_OTG_HOST_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HOST_BASE&#160;&#160;&#160;0x400UL</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01039">1039</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga942c8c5241b80fbcf638fea0fa18bebd"/><section>
    <title>USB_OTG_HOST_CHANNEL_BASE</title>
<indexterm><primary>USB_OTG_HOST_CHANNEL_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USB_OTG_HOST_CHANNEL_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HOST_CHANNEL_BASE&#160;&#160;&#160;0x500UL</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01041">1041</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga266cb1dbb50faf447f9c15d2ee93a522"/><section>
    <title>USB_OTG_HOST_CHANNEL_SIZE</title>
<indexterm><primary>USB_OTG_HOST_CHANNEL_SIZE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USB_OTG_HOST_CHANNEL_SIZE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HOST_CHANNEL_SIZE&#160;&#160;&#160;0x20UL</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01042">1042</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga42f433cb79ca69f09972e690fda6737a"/><section>
    <title>USB_OTG_HOST_PORT_BASE</title>
<indexterm><primary>USB_OTG_HOST_PORT_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USB_OTG_HOST_PORT_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HOST_PORT_BASE&#160;&#160;&#160;0x440UL</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01040">1040</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaa405d2ebfd7e9394237b6639f16a5409"/><section>
    <title>USB_OTG_HS_PERIPH_BASE</title>
<indexterm><primary>USB_OTG_HS_PERIPH_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USB_OTG_HS_PERIPH_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HS_PERIPH_BASE&#160;&#160;&#160;0x40040000UL</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01031">1031</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gad8f69041452615aeb3948600e3882246"/><section>
    <title>USB_OTG_IN_ENDPOINT_BASE</title>
<indexterm><primary>USB_OTG_IN_ENDPOINT_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USB_OTG_IN_ENDPOINT_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_IN_ENDPOINT_BASE&#160;&#160;&#160;0x900UL</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01036">1036</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaf0e972b8f028ecf44a652029efbd4642"/><section>
    <title>USB_OTG_OUT_ENDPOINT_BASE</title>
<indexterm><primary>USB_OTG_OUT_ENDPOINT_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USB_OTG_OUT_ENDPOINT_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_OUT_ENDPOINT_BASE&#160;&#160;&#160;0xB00UL</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01037">1037</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaa9766975aca084c257730879568bc7cf"/><section>
    <title>USB_OTG_PCGCCTL_BASE</title>
<indexterm><primary>USB_OTG_PCGCCTL_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>USB_OTG_PCGCCTL_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PCGCCTL_BASE&#160;&#160;&#160;0xE00UL</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l01043">1043</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga9a5bf4728ab93dea5b569f5b972cbe62"/><section>
    <title>WWDG_BASE</title>
<indexterm><primary>WWDG_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>WWDG_BASE</secondary></indexterm>
<para><computeroutput>#define WWDG_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x2C00UL)</computeroutput></para><para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00943">943</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
</section>
</section>
