
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.062428                       # Number of seconds simulated
sim_ticks                                 62427520500                       # Number of ticks simulated
final_tick                                62427520500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 457307                       # Simulator instruction rate (inst/s)
host_op_rate                                   457307                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              282905331                       # Simulator tick rate (ticks/s)
host_mem_usage                                 186132                       # Number of bytes of host memory used
host_seconds                                   220.67                       # Real time elapsed on the host
sim_insts                                   100911990                       # Number of instructions simulated
sim_ops                                     100911990                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  62427520500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       44593984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         261248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44855232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     44593984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      44593984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        49600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           49600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          696781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              700863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          775                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                775                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         714332135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4184821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             718516956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    714332135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        714332135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         794521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               794521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         794521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        714332135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4184821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            719311477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    607801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    505283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023717512750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        37075                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        37075                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1651599                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             572139                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      700865                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     697046                       # Number of write requests accepted
system.mem_ctrls.readBursts                    700865                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   697046                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               32593280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12262080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38897344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44855360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             44610944                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 191595                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 89245                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            144689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            156556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            144339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            152388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            202498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11505                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   62427513000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                700865                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               697046                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  391224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   98470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  38141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  40968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  38814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  37154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  37157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       211982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    337.227123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.971436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.088124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39248     18.51%     18.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        58968     27.82%     46.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35865     16.92%     63.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24123     11.38%     74.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18064      8.52%     83.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12385      5.84%     88.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6866      3.24%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5938      2.80%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10525      4.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       211982                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.735806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.463185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.292903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          26576     71.68%     71.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         10490     28.29%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37075                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.393014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.365618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31107     83.90%     83.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              861      2.32%     86.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2938      7.92%     94.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1267      3.42%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              602      1.62%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              189      0.51%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              100      0.27%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37075                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst     32338112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       255168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     38897344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 518010514.289126694202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4087428.075891625602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 623080072.513852238655                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       696782                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       697046                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  20309418500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    194600500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1566883146750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29147.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47661.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2247890.59                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                  10955206500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             20504019000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2546350000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21511.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40261.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       522.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       623.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    718.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    714.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   390168                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  514879                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      44657.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1298437560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                690109365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3353907900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2897032140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3319056000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           8061728880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             74837280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     10797787590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       196860000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4917106200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            35606867715                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            570.371327                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          44551731250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     35628000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1404000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  20361377500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    512528750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   16436161250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  23677825000                       # Time in different power states
system.mem_ctrls_1.actEnergy                215199600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                114362325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               282279900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              275532480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3288938640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           9622807260                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            177981600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      7248634140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1619845440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       5003003520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            27848622105                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            446.095278                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          40860747250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    304506750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1391260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  20746822250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4218711000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   19871006500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  15895214000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  62427520500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                24402939                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17988361                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3004262                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             21873109                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12963410                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.266426                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1623263                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          544033                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             472931                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            71102                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         8065                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     15013498                       # DTB read hits
system.cpu.dtb.read_misses                      13795                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 15027293                       # DTB read accesses
system.cpu.dtb.write_hits                     9614080                       # DTB write hits
system.cpu.dtb.write_misses                       283                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 9614363                       # DTB write accesses
system.cpu.dtb.data_hits                     24627578                       # DTB hits
system.cpu.dtb.data_misses                      14078                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 24641656                       # DTB accesses
system.cpu.itb.fetch_hits                    24275116                       # ITB hits
system.cpu.itb.fetch_misses                     28566                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                24303682                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 99201                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     62427520500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        124855043                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           39070946                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      180784187                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    24402939                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           15059604                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      39873926                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6043908                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 4829                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        585665                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         4376                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  24275116                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1389669                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           82561696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.189686                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.095596                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 47618428     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4896835      5.93%     63.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3944505      4.78%     68.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2285884      2.77%     71.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3609978      4.37%     75.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2606495      3.16%     78.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1703688      2.06%     80.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3720889      4.51%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12174994     14.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             82561696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.195450                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.447953                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 30484738                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              23921341                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  20361980                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5570248                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2223389                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             11507263                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                838920                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              142325723                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               2296250                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2223389                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 33761139                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9109502                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        6208663                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  20948798                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              10310205                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              134735229                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               7724742                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      4                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                    533                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           103785060                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             195336046                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        193116201                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2032586                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              80289328                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 23495732                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             670217                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         271618                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  38927826                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             16225805                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11030745                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            709463                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           375662                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  125008392                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              335635                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 117808705                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             96874                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        24432036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     14186020                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         103893                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      82561696                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.426917                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.606668                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            34752136     42.09%     42.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13396265     16.23%     58.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15093528     18.28%     76.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9534280     11.55%     88.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5817358      7.05%     95.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2166567      2.62%     97.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1244544      1.51%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              403131      0.49%     99.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              153887      0.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82561696                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 117773     11.77%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     11.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 370852     37.07%     48.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                412358     41.22%     90.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12454      1.24%     91.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            86981      8.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             17015      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              90371341     76.71%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               658498      0.56%     77.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              561790      0.48%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               70361      0.06%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              126030      0.11%     77.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             173477      0.15%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               17054      0.01%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4714      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             15406638     13.08%     91.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9789721      8.31%     99.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          342099      0.29%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         269967      0.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              117808705                       # Type of FU issued
system.cpu.iq.rate                           0.943564                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1000418                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008492                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          316045978                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         147996491                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    111151429                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3230420                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1780464                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1535835                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              117127181                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1664927                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           579556                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3986607                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1419                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          909                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2499309                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        70853                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            77                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2223389                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2024592                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    15                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           127694447                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            745004                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              16225805                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11030745                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             229594                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    15                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            909                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1017599                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1366829                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2384428                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             114116407                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              15027294                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3692298                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2350420                       # number of nop insts executed
system.cpu.iew.exec_refs                     24641657                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 14855198                       # Number of branches executed
system.cpu.iew.exec_stores                    9614363                       # Number of stores executed
system.cpu.iew.exec_rate                     0.913991                       # Inst execution rate
system.cpu.iew.wb_sent                      113054057                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     112687264                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  70625824                       # num instructions producing a value
system.cpu.iew.wb_consumers                  99723522                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.902545                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.708216                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        24969976                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          231742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2222589                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     78313717                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.311703                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.830385                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     37522122     47.91%     47.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     13094734     16.72%     64.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16031011     20.47%     85.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2883846      3.68%     88.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3373143      4.31%     93.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1461242      1.87%     94.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1375976      1.76%     96.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       711724      0.91%     97.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1859919      2.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     78313717                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            102724352                       # Number of instructions committed
system.cpu.commit.committedOps              102724352                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       20770634                       # Number of memory references committed
system.cpu.commit.loads                      12239198                       # Number of loads committed
system.cpu.commit.membars                       66270                       # Number of memory barriers committed
system.cpu.commit.branches                   12926278                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1435556                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  98716946                       # Number of committed integer instructions.
system.cpu.commit.function_calls               934341                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1812438      1.76%      1.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         78586235     76.50%     78.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          634150      0.62%     78.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     78.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         504720      0.49%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          60190      0.06%     79.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         106905      0.10%     79.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        161394      0.16%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          17054      0.02%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4361      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11993774     11.68%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8262199      8.04%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       311694      0.30%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       269238      0.26%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         102724352                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1859919                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    204147307                       # The number of ROB reads
system.cpu.rob.rob_writes                   259648802                       # The number of ROB writes
system.cpu.timesIdled                          458465                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        42293347                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100911990                       # Number of Instructions Simulated
system.cpu.committedOps                     100911990                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.237267                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.237267                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.808233                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.808233                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                168147841                       # number of integer regfile reads
system.cpu.int_regfile_writes                88896616                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1905143                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1111720                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  728140                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 132544                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  62427520500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           952.889359                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              916462                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3081                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            297.456021                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            159000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   952.889359                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.930556                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.930556                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1005                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          979                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.981445                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          45793044                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         45793044                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  62427520500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     14290057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14290057                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      8461944                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8461944                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        66268                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        66268                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        66270                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        66270                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     22752001                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22752001                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     22752001                       # number of overall hits
system.cpu.dcache.overall_hits::total        22752001                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6716                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3222                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         9938                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9938                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9938                       # number of overall misses
system.cpu.dcache.overall_misses::total          9938                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    465844500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    465844500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    224828470                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    224828470                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       122500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       122500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    690672970                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    690672970                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    690672970                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    690672970                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     14296773                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     14296773                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      8465166                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8465166                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        66270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        66270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        66270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        66270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     22761939                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22761939                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     22761939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22761939                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000470                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000381                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000030                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000030                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000437                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000437                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000437                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000437                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69363.385944                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69363.385944                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69779.165115                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69779.165115                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69498.185752                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69498.185752                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69498.185752                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69498.185752                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1562                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                40                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.050000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          775                       # number of writebacks
system.cpu.dcache.writebacks::total               775                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3506                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3506                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2347                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2347                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         5853                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5853                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5853                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5853                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3210                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3210                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          875                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          875                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4085                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4085                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    261986000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    261986000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     62997000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     62997000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       120500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       120500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    324983000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    324983000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    324983000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    324983000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000030                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000179                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000179                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000179                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000179                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81615.576324                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81615.576324                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71996.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71996.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        60250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79555.201958                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79555.201958                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79555.201958                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79555.201958                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3081                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  62427520500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.466784                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11701914                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            696271                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.806551                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.466784                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49246849                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49246849                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  62427520500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     23312830                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23312830                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     23312830                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23312830                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     23312830                       # number of overall hits
system.cpu.icache.overall_hits::total        23312830                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst       962204                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        962204                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst       962204                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         962204                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       962204                       # number of overall misses
system.cpu.icache.overall_misses::total        962204                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  55118543287                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  55118543287                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  55118543287                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  55118543287                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  55118543287                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  55118543287                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24275034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24275034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     24275034                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24275034                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24275034                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24275034                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.039638                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.039638                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.039638                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.039638                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.039638                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.039638                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57283.635577                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57283.635577                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57283.635577                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57283.635577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57283.635577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57283.635577                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       267895                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              4196                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.845329                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       696271                       # number of writebacks
system.cpu.icache.writebacks::total            696271                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       265422                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       265422                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst       265422                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       265422                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       265422                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       265422                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       696782                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       696782                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst       696782                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       696782                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       696782                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       696782                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  41410815400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  41410815400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  41410815400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  41410815400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  41410815400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  41410815400                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.028704                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.028704                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.028704                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.028704                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.028704                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.028704                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59431.522915                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59431.522915                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59431.522915                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59431.522915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59431.522915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59431.522915                       # average overall mshr miss latency
system.cpu.icache.replacements                 696271                       # number of replacements
system.membus.snoop_filter.tot_requests       1400221                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       699352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  62427520500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             699992                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          775                       # Transaction distribution
system.membus.trans_dist::WritebackClean       696271                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2306                       # Transaction distribution
system.membus.trans_dist::ReadExReq               871                       # Transaction distribution
system.membus.trans_dist::ReadExResp              871                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         696782                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3212                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             4                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      2089834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2101084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     89155328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       310848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                89466176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            700869                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  700869    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              700869                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4279713000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3633726487                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy           22117250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
