#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Oct 20 13:57:52 2021
# Process ID: 7236
# Current directory: E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.runs/synth_1
# Command line: vivado.exe -log one_second_pulse.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source one_second_pulse.tcl
# Log file: E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.runs/synth_1/one_second_pulse.vds
# Journal file: E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source one_second_pulse.tcl -notrace
Command: synth_design -top one_second_pulse -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 321.664 ; gain = 74.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'one_second_pulse' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:42]
INFO: [Synth 8-3491] module 'clk_5MHz' declared at 'E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.runs/synth_1/.Xil/Vivado-7236-pc-b042-04/realtime/clk_5MHz_stub.vhdl:5' bound to instance 'UUT' of component 'clk_5MHz' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:53]
INFO: [Synth 8-638] synthesizing module 'clk_5MHz' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.runs/synth_1/.Xil/Vivado-7236-pc-b042-04/realtime/clk_5MHz_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'one_second_pulse' (1#1) [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 360.988 ; gain = 114.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 360.988 ; gain = 114.270
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.runs/synth_1/.Xil/Vivado-7236-pc-b042-04/dcp3/clk_5MHz_in_context.xdc] for cell 'UUT'
Finished Parsing XDC File [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.runs/synth_1/.Xil/Vivado-7236-pc-b042-04/dcp3/clk_5MHz_in_context.xdc] for cell 'UUT'
Parsing XDC File [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/constrs_1/imports/DSED_Group6/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/constrs_1/imports/DSED_Group6/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/constrs_1/imports/DSED_Group6/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/one_second_pulse_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/one_second_pulse_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 660.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 660.199 ; gain = 413.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 660.199 ; gain = 413.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.runs/synth_1/.Xil/Vivado-7236-pc-b042-04/dcp3/clk_5MHz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.runs/synth_1/.Xil/Vivado-7236-pc-b042-04/dcp3/clk_5MHz_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for UUT. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 660.199 ; gain = 413.480
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 660.199 ; gain = 413.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module one_second_pulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 660.199 ; gain = 413.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'UUT/clk_out1' to pin 'UUT/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 660.199 ; gain = 413.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 660.199 ; gain = 413.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 660.199 ; gain = 413.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 660.199 ; gain = 413.480
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[23] with 1st driver pin 'count_reg[23]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[23] with 2nd driver pin 'count_reg[23]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[22] with 1st driver pin 'count_reg[22]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[22] with 2nd driver pin 'count_reg[22]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[21] with 1st driver pin 'count_reg[21]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[21] with 2nd driver pin 'count_reg[21]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[20] with 1st driver pin 'count_reg[20]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[20] with 2nd driver pin 'count_reg[20]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[19] with 1st driver pin 'count_reg[19]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[19] with 2nd driver pin 'count_reg[19]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[18] with 1st driver pin 'count_reg[18]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[18] with 2nd driver pin 'count_reg[18]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[17] with 1st driver pin 'count_reg[17]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[17] with 2nd driver pin 'count_reg[17]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[16] with 1st driver pin 'count_reg[16]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[16] with 2nd driver pin 'count_reg[16]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[15] with 1st driver pin 'count_reg[15]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[15] with 2nd driver pin 'count_reg[15]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[14] with 1st driver pin 'count_reg[14]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[14] with 2nd driver pin 'count_reg[14]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[13] with 1st driver pin 'count_reg[13]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[13] with 2nd driver pin 'count_reg[13]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[12] with 1st driver pin 'count_reg[12]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[12] with 2nd driver pin 'count_reg[12]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[11] with 1st driver pin 'count_reg[11]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[11] with 2nd driver pin 'count_reg[11]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[10] with 1st driver pin 'count_reg[10]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[10] with 2nd driver pin 'count_reg[10]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[9] with 1st driver pin 'count_reg[9]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[9] with 2nd driver pin 'count_reg[9]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[8] with 1st driver pin 'count_reg[8]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[8] with 2nd driver pin 'count_reg[8]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[7] with 1st driver pin 'count_reg[7]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[7] with 2nd driver pin 'count_reg[7]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[6] with 1st driver pin 'count_reg[6]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[6] with 2nd driver pin 'count_reg[6]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[5] with 1st driver pin 'count_reg[5]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[5] with 2nd driver pin 'count_reg[5]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[4] with 1st driver pin 'count_reg[4]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[4] with 2nd driver pin 'count_reg[4]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[3] with 1st driver pin 'count_reg[3]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[3] with 2nd driver pin 'count_reg[3]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[2] with 1st driver pin 'count_reg[2]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[2] with 2nd driver pin 'count_reg[2]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[1] with 1st driver pin 'count_reg[1]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[1] with 2nd driver pin 'count_reg[1]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[0] with 1st driver pin 'count_reg[0]__0/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net count[0] with 2nd driver pin 'count_reg[0]/Q' [E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.srcs/sources_1/new/one_second_pulse.vhd:69]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       24|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 660.199 ; gain = 413.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 660.199 ; gain = 413.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 660.199 ; gain = 413.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 660.199 ; gain = 413.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 660.199 ; gain = 413.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_5MHz      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |clk_5MHz_bbox |     1|
|2     |CARRY4        |     6|
|3     |LUT1          |     1|
|4     |LUT3          |     2|
|5     |LUT4          |     2|
|6     |LUT5          |     1|
|7     |LUT6          |     2|
|8     |FDRE          |    24|
|9     |LD            |    24|
|10    |IBUF          |     2|
|11    |OBUF          |     2|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    68|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 660.199 ; gain = 413.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 48 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 660.199 ; gain = 114.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 660.199 ; gain = 413.480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LD => LDCE: 24 instances

17 Infos, 1 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 660.199 ; gain = 419.930
INFO: [Common 17-1381] The checkpoint 'E:/DSED/DSED_Group6/lab4_2_1/lab5/lab5.runs/synth_1/one_second_pulse.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 660.199 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 20 13:58:16 2021...
