{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750012629308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750012629308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 02:37:09 2025 " "Processing started: Mon Jun 16 02:37:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750012629308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012629308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADS131A0X -c ADS131A0X " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADS131A0X -c ADS131A0X" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012629308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750012629649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750012629649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads131a0x.v 1 1 " "Found 1 design units, including 1 entities, in source file ads131a0x.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADS131A0X " "Found entity 1: ADS131A0X" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012637241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012637241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master " "Found entity 1: SPI_Master" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012637243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012637243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heartbeat.v 1 1 " "Found 1 design units, including 1 entities, in source file heartbeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 heartbeat " "Found entity 1: heartbeat" {  } { { "heartbeat.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/heartbeat.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012637244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012637244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_synthesizer.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_synthesizer " "Found entity 1: clock_synthesizer" {  } { { "clock_synthesizer.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/clock_synthesizer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012637246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012637246 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 spi_sclk_generator.v(21) " "Verilog HDL Expression warning at spi_sclk_generator.v(21): truncated literal to match 3 bits" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/spi_sclk_generator.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1750012637247 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 spi_sclk_generator.v(22) " "Verilog HDL Expression warning at spi_sclk_generator.v(22): truncated literal to match 3 bits" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/spi_sclk_generator.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1750012637247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_sclk_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_sclk_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_sclk_generator " "Found entity 1: spi_sclk_generator" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/spi_sclk_generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012637248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012637248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_synthesizer_toggle.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_synthesizer_toggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_synthesizer_toggle " "Found entity 1: clock_synthesizer_toggle" {  } { { "clock_synthesizer_toggle.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/clock_synthesizer_toggle.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012637249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012637249 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADS131A0X " "Elaborating entity \"ADS131A0X\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750012637297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Master SPI_Master:SPI_Master_uut " "Elaborating entity \"SPI_Master\" for hierarchy \"SPI_Master:SPI_Master_uut\"" {  } { { "ADS131A0X.v" "SPI_Master_uut" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750012637311 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_SCLK_Temp SPI_Master.v(47) " "Verilog HDL or VHDL warning at SPI_Master.v(47): object \"SPI_SCLK_Temp\" assigned a value but never read" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750012637312 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay_counter_transition_logic SPI_Master.v(87) " "Verilog HDL or VHDL warning at SPI_Master.v(87): object \"delay_counter_transition_logic\" assigned a value but never read" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750012637312 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_init_complete_flag SPI_Master.v(89) " "Verilog HDL or VHDL warning at SPI_Master.v(89): object \"adc_init_complete_flag\" assigned a value but never read" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750012637312 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_mosi_bit_count SPI_Master.v(93) " "Verilog HDL or VHDL warning at SPI_Master.v(93): object \"spi_mosi_bit_count\" assigned a value but never read" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750012637312 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_Master.v(124) " "Verilog HDL assignment warning at SPI_Master.v(124): truncated value with size 32 to match size of target (8)" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750012637313 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_Master.v(249) " "Verilog HDL assignment warning at SPI_Master.v(249): truncated value with size 32 to match size of target (8)" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750012637315 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_Master.v(277) " "Verilog HDL assignment warning at SPI_Master.v(277): truncated value with size 32 to match size of target (8)" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750012637315 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_Master.v(303) " "Verilog HDL assignment warning at SPI_Master.v(303): truncated value with size 32 to match size of target (8)" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750012637316 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_Master.v(334) " "Verilog HDL assignment warning at SPI_Master.v(334): truncated value with size 32 to match size of target (8)" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750012637316 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_transaction_count SPI_Master.v(30) " "Output port \"spi_transaction_count\" at SPI_Master.v(30) has no driver" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750012637321 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "index_visualized SPI_Master.v(32) " "Output port \"index_visualized\" at SPI_Master.v(32) has no driver" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750012637321 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synthesizer SPI_Master:SPI_Master_uut\|clock_synthesizer:uut0 " "Elaborating entity \"clock_synthesizer\" for hierarchy \"SPI_Master:SPI_Master_uut\|clock_synthesizer:uut0\"" {  } { { "SPI_Master.v" "uut0" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750012637348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synthesizer_toggle SPI_Master:SPI_Master_uut\|clock_synthesizer_toggle:uut1 " "Elaborating entity \"clock_synthesizer_toggle\" for hierarchy \"SPI_Master:SPI_Master_uut\|clock_synthesizer_toggle:uut1\"" {  } { { "SPI_Master.v" "uut1" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750012637356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toggle clock_synthesizer_toggle.v(33) " "Verilog HDL or VHDL warning at clock_synthesizer_toggle.v(33): object \"toggle\" assigned a value but never read" {  } { { "clock_synthesizer_toggle.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/clock_synthesizer_toggle.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750012637356 "|ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock_synthesizer_toggle.v(50) " "Verilog HDL assignment warning at clock_synthesizer_toggle.v(50): truncated value with size 32 to match size of target (8)" {  } { { "clock_synthesizer_toggle.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/clock_synthesizer_toggle.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750012637357 "|ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_synthesizer_toggle.v(68) " "Verilog HDL assignment warning at clock_synthesizer_toggle.v(68): truncated value with size 32 to match size of target (1)" {  } { { "clock_synthesizer_toggle.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/clock_synthesizer_toggle.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750012637358 "|ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_synthesizer_toggle.v(69) " "Verilog HDL assignment warning at clock_synthesizer_toggle.v(69): truncated value with size 32 to match size of target (1)" {  } { { "clock_synthesizer_toggle.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/clock_synthesizer_toggle.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750012637358 "|ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartbeat heartbeat:heartbeat_uut " "Elaborating entity \"heartbeat\" for hierarchy \"heartbeat:heartbeat_uut\"" {  } { { "ADS131A0X.v" "heartbeat_uut" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750012637367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synthesizer clock_synthesizer:clock_synthesizer_uut_0 " "Elaborating entity \"clock_synthesizer\" for hierarchy \"clock_synthesizer:clock_synthesizer_uut_0\"" {  } { { "ADS131A0X.v" "clock_synthesizer_uut_0" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750012637373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cb24 " "Found entity 1: altsyncram_cb24" {  } { { "db/altsyncram_cb24.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/altsyncram_cb24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012639035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012639035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_msc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_msc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_msc " "Found entity 1: mux_msc" {  } { { "db/mux_msc.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/mux_msc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012639208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012639208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/decode_6vf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012639279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012639279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012639371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012639371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mgc " "Found entity 1: cmpr_mgc" {  } { { "db/cmpr_mgc.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/cmpr_mgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012639412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012639412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f9j " "Found entity 1: cntr_f9j" {  } { { "db/cntr_f9j.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/cntr_f9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012639468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012639468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9gi " "Found entity 1: cntr_9gi" {  } { { "db/cntr_9gi.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/cntr_9gi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012639550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012639550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kgc " "Found entity 1: cmpr_kgc" {  } { { "db/cmpr_kgc.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/cmpr_kgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012639591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012639591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/cntr_r2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012639646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012639646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/cmpr_ggc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012639686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012639686 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750012640072 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750012640164 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.16.02:37:23 Progress: Loading slda5d34450/alt_sld_fab_wrapper_hw.tcl " "2025.06.16.02:37:23 Progress: Loading slda5d34450/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012643155 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012645873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012645968 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012650840 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012650936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012651029 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012651146 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012651150 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012651151 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750012651811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda5d34450/alt_sld_fab.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/ip/slda5d34450/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012652006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012652006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012652075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012652075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012652077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012652077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012652127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012652127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012652204 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012652204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012652204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012652255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012652255 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SPI_Master:SPI_Master_uut\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SPI_Master:SPI_Master_uut\|Mod0\"" {  } { { "SPI_Master.v" "Mod0" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750012653374 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SPI_Master:SPI_Master_uut\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SPI_Master:SPI_Master_uut\|Mod1\"" {  } { { "SPI_Master.v" "Mod1" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750012653374 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750012653374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SPI_Master:SPI_Master_uut\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_uut\|lpm_divide:Mod0\"" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750012653426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPI_Master:SPI_Master_uut\|lpm_divide:Mod0 " "Instantiated megafunction \"SPI_Master:SPI_Master_uut\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750012653427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750012653427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750012653427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750012653427 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750012653427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i9m " "Found entity 1: lpm_divide_i9m" {  } { { "db/lpm_divide_i9m.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/lpm_divide_i9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012653468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012653468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012653483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012653483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_94f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_94f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_94f " "Found entity 1: alt_u_div_94f" {  } { { "db/alt_u_div_94f.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/alt_u_div_94f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012653503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012653503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0pc " "Found entity 1: add_sub_0pc" {  } { { "db/add_sub_0pc.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/add_sub_0pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012653554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012653554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1pc " "Found entity 1: add_sub_1pc" {  } { { "db/add_sub_1pc.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/add_sub_1pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012653597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012653597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SPI_Master:SPI_Master_uut\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_uut\|lpm_divide:Mod1\"" {  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 241 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750012653613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPI_Master:SPI_Master_uut\|lpm_divide:Mod1 " "Instantiated megafunction \"SPI_Master:SPI_Master_uut\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750012653613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750012653613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750012653613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750012653613 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/SPI_Master.v" 241 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750012653613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/lpm_divide_vam.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012653651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012653651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012653667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012653667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_37f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_37f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_37f " "Found entity 1: alt_u_div_37f" {  } { { "db/alt_u_div_37f.tdf" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/db/alt_u_div_37f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750012653711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012653711 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[0\] GND " "Pin \"state_tracker_output\[0\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|state_tracker_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[1\] GND " "Pin \"state_tracker_output\[1\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|state_tracker_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[2\] GND " "Pin \"state_tracker_output\[2\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|state_tracker_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[3\] GND " "Pin \"state_tracker_output\[3\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|state_tracker_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[4\] GND " "Pin \"state_tracker_output\[4\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|state_tracker_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_mosi_byte_count_output\[0\] GND " "Pin \"spi_mosi_byte_count_output\[0\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|spi_mosi_byte_count_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_mosi_byte_count_output\[1\] GND " "Pin \"spi_mosi_byte_count_output\[1\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|spi_mosi_byte_count_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_mosi_byte_count_output\[2\] GND " "Pin \"spi_mosi_byte_count_output\[2\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|spi_mosi_byte_count_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_mosi_byte_count_output\[3\] GND " "Pin \"spi_mosi_byte_count_output\[3\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|spi_mosi_byte_count_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[0\] GND " "Pin \"spi_transaction_count\[0\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|spi_transaction_count[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[1\] GND " "Pin \"spi_transaction_count\[1\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|spi_transaction_count[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[2\] GND " "Pin \"spi_transaction_count\[2\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|spi_transaction_count[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[3\] GND " "Pin \"spi_transaction_count\[3\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|spi_transaction_count[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[4\] GND " "Pin \"spi_transaction_count\[4\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|spi_transaction_count[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[5\] GND " "Pin \"spi_transaction_count\[5\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|spi_transaction_count[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[6\] GND " "Pin \"spi_transaction_count\[6\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|spi_transaction_count[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_transaction_count\[7\] GND " "Pin \"spi_transaction_count\[7\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|spi_transaction_count[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[3\] GND " "Pin \"adc_init_state\[3\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|adc_init_state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[4\] GND " "Pin \"adc_init_state\[4\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|adc_init_state[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[5\] GND " "Pin \"adc_init_state\[5\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|adc_init_state[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[6\] GND " "Pin \"adc_init_state\[6\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|adc_init_state[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[7\] GND " "Pin \"adc_init_state\[7\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|adc_init_state[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_visualized\[0\] GND " "Pin \"index_visualized\[0\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|index_visualized[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_visualized\[1\] GND " "Pin \"index_visualized\[1\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|index_visualized[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_visualized\[2\] GND " "Pin \"index_visualized\[2\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|index_visualized[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_visualized\[3\] GND " "Pin \"index_visualized\[3\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|index_visualized[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_visualized\[4\] GND " "Pin \"index_visualized\[4\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|index_visualized[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_visualized\[5\] GND " "Pin \"index_visualized\[5\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|index_visualized[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_visualized\[6\] GND " "Pin \"index_visualized\[6\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|index_visualized[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_visualized\[7\] GND " "Pin \"index_visualized\[7\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|index_visualized[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_bit_count_32max\[6\] GND " "Pin \"spi_bit_count_32max\[6\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|spi_bit_count_32max[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_bit_count_32max\[7\] GND " "Pin \"spi_bit_count_32max\[7\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/denni/Documents/-FPGA-SPI-Driver-ADS131A0X-10CL025-/ADS131A0X.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750012654219 "|ADS131A0X|spi_bit_count_32max[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750012654219 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750012654299 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750012654763 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 215 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 215 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1750012655656 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750012655701 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750012655701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2608 " "Implemented 2608 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750012655954 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750012655954 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2405 " "Implemented 2405 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750012655954 ""} { "Info" "ICUT_CUT_TM_RAMS" "91 " "Implemented 91 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1750012655954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750012655954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750012655993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 02:37:35 2025 " "Processing ended: Mon Jun 16 02:37:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750012655993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750012655993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750012655993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750012655993 ""}
