Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct 14 16:01:17 2019
| Host         : smestaens14i.sme.utc running 64-bit Debian GNU/Linux 9.9 (stretch)
| Command      : report_timing_summary -max_paths 10 -file feu_timing_summary_routed.rpt -pb feu_timing_summary_routed.pb -rpx feu_timing_summary_routed.rpx -warn_on_violation
| Design       : feu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.460        0.000                      0                   29        0.300        0.000                      0                   29        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
virtclk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.460        0.000                      0                   29        0.300        0.000                      0                   29        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 c_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.338ns (41.847%)  route 3.249ns (58.153%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 f  c_reg[19]/Q
                         net (fo=8, routed)           0.854     6.524    c_reg[19]
    SLICE_X4Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.648 r  clk_out_i_17/O
                         net (fo=1, routed)           0.585     7.233    clk_out_i_17_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124     7.357 r  clk_out_i_11/O
                         net (fo=1, routed)           0.781     8.138    clk_out_i_11_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.262 r  clk_out_i_5/O
                         net (fo=30, routed)          1.028     9.290    clk_out_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.414 r  c[4]__0_i_4/O
                         net (fo=1, routed)           0.000     9.414    c[4]__0_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.947 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    c_reg[4]__0_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    c_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    c_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    c_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.415 r  c_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.415    c_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.738 r  c_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.738    c_reg[24]_i_1_n_6
    SLICE_X2Y18          FDCE                                         r  c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  c_reg[25]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.109    15.198    c_reg[25]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 c_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 2.330ns (41.764%)  route 3.249ns (58.236%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 f  c_reg[19]/Q
                         net (fo=8, routed)           0.854     6.524    c_reg[19]
    SLICE_X4Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.648 r  clk_out_i_17/O
                         net (fo=1, routed)           0.585     7.233    clk_out_i_17_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124     7.357 r  clk_out_i_11/O
                         net (fo=1, routed)           0.781     8.138    clk_out_i_11_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.262 r  clk_out_i_5/O
                         net (fo=30, routed)          1.028     9.290    clk_out_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.414 r  c[4]__0_i_4/O
                         net (fo=1, routed)           0.000     9.414    c[4]__0_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.947 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    c_reg[4]__0_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    c_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    c_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    c_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.415 r  c_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.415    c_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.730 r  c_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.730    c_reg[24]_i_1_n_4
    SLICE_X2Y18          FDCE                                         r  c_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  c_reg[27]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.109    15.198    c_reg[27]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 c_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 2.254ns (40.960%)  route 3.249ns (59.040%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 f  c_reg[19]/Q
                         net (fo=8, routed)           0.854     6.524    c_reg[19]
    SLICE_X4Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.648 r  clk_out_i_17/O
                         net (fo=1, routed)           0.585     7.233    clk_out_i_17_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124     7.357 r  clk_out_i_11/O
                         net (fo=1, routed)           0.781     8.138    clk_out_i_11_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.262 r  clk_out_i_5/O
                         net (fo=30, routed)          1.028     9.290    clk_out_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.414 r  c[4]__0_i_4/O
                         net (fo=1, routed)           0.000     9.414    c[4]__0_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.947 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    c_reg[4]__0_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    c_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    c_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    c_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.415 r  c_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.415    c_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.654 r  c_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.654    c_reg[24]_i_1_n_5
    SLICE_X2Y18          FDCE                                         r  c_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  c_reg[26]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.109    15.198    c_reg[26]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 c_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 2.234ns (40.744%)  route 3.249ns (59.256%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 f  c_reg[19]/Q
                         net (fo=8, routed)           0.854     6.524    c_reg[19]
    SLICE_X4Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.648 r  clk_out_i_17/O
                         net (fo=1, routed)           0.585     7.233    clk_out_i_17_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124     7.357 r  clk_out_i_11/O
                         net (fo=1, routed)           0.781     8.138    clk_out_i_11_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.262 r  clk_out_i_5/O
                         net (fo=30, routed)          1.028     9.290    clk_out_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.414 r  c[4]__0_i_4/O
                         net (fo=1, routed)           0.000     9.414    c[4]__0_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.947 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    c_reg[4]__0_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    c_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    c_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    c_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.415 r  c_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.415    c_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.634 r  c_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.634    c_reg[24]_i_1_n_7
    SLICE_X2Y18          FDCE                                         r  c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  c_reg[24]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.109    15.198    c_reg[24]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 c_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 2.221ns (40.604%)  route 3.249ns (59.396%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 f  c_reg[19]/Q
                         net (fo=8, routed)           0.854     6.524    c_reg[19]
    SLICE_X4Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.648 r  clk_out_i_17/O
                         net (fo=1, routed)           0.585     7.233    clk_out_i_17_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124     7.357 r  clk_out_i_11/O
                         net (fo=1, routed)           0.781     8.138    clk_out_i_11_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.262 r  clk_out_i_5/O
                         net (fo=30, routed)          1.028     9.290    clk_out_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.414 r  c[4]__0_i_4/O
                         net (fo=1, routed)           0.000     9.414    c[4]__0_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.947 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    c_reg[4]__0_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    c_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    c_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    c_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.621 r  c_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.621    c_reg[20]_i_1_n_6
    SLICE_X2Y17          FDCE                                         r  c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  c_reg[21]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.109    15.200    c_reg[21]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 c_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 2.213ns (40.517%)  route 3.249ns (59.483%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 f  c_reg[19]/Q
                         net (fo=8, routed)           0.854     6.524    c_reg[19]
    SLICE_X4Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.648 r  clk_out_i_17/O
                         net (fo=1, routed)           0.585     7.233    clk_out_i_17_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124     7.357 r  clk_out_i_11/O
                         net (fo=1, routed)           0.781     8.138    clk_out_i_11_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.262 r  clk_out_i_5/O
                         net (fo=30, routed)          1.028     9.290    clk_out_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.414 r  c[4]__0_i_4/O
                         net (fo=1, routed)           0.000     9.414    c[4]__0_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.947 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    c_reg[4]__0_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    c_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    c_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    c_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.613 r  c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.613    c_reg[20]_i_1_n_4
    SLICE_X2Y17          FDCE                                         r  c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  c_reg[23]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.109    15.200    c_reg[23]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 c_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 2.137ns (39.677%)  route 3.249ns (60.323%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 f  c_reg[19]/Q
                         net (fo=8, routed)           0.854     6.524    c_reg[19]
    SLICE_X4Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.648 r  clk_out_i_17/O
                         net (fo=1, routed)           0.585     7.233    clk_out_i_17_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124     7.357 r  clk_out_i_11/O
                         net (fo=1, routed)           0.781     8.138    clk_out_i_11_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.262 r  clk_out_i_5/O
                         net (fo=30, routed)          1.028     9.290    clk_out_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.414 r  c[4]__0_i_4/O
                         net (fo=1, routed)           0.000     9.414    c[4]__0_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.947 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    c_reg[4]__0_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    c_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    c_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    c_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.537 r  c_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.537    c_reg[20]_i_1_n_5
    SLICE_X2Y17          FDCE                                         r  c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  c_reg[22]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.109    15.200    c_reg[22]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 c_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 2.117ns (39.452%)  route 3.249ns (60.548%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 f  c_reg[19]/Q
                         net (fo=8, routed)           0.854     6.524    c_reg[19]
    SLICE_X4Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.648 r  clk_out_i_17/O
                         net (fo=1, routed)           0.585     7.233    clk_out_i_17_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124     7.357 r  clk_out_i_11/O
                         net (fo=1, routed)           0.781     8.138    clk_out_i_11_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.262 r  clk_out_i_5/O
                         net (fo=30, routed)          1.028     9.290    clk_out_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.414 r  c[4]__0_i_4/O
                         net (fo=1, routed)           0.000     9.414    c[4]__0_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.947 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.947    c_reg[4]__0_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    c_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    c_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    c_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.517 r  c_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.517    c_reg[20]_i_1_n_7
    SLICE_X2Y17          FDCE                                         r  c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  c_reg[20]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.109    15.200    c_reg[20]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 c_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.104ns (39.418%)  route 3.234ns (60.582%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633     5.154    CLK_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.518     5.672 f  c_reg[11]/Q
                         net (fo=4, routed)           0.839     6.511    c_reg[11]
    SLICE_X4Y15          LUT4 (Prop_lut4_I3_O)        0.124     6.635 r  clk_out_i_17/O
                         net (fo=1, routed)           0.585     7.221    clk_out_i_17_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124     7.345 r  clk_out_i_11/O
                         net (fo=1, routed)           0.781     8.126    clk_out_i_11_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.250 r  clk_out_i_5/O
                         net (fo=30, routed)          1.028     9.278    clk_out_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.402 r  c[4]__0_i_4/O
                         net (fo=1, routed)           0.000     9.402    c[4]__0_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.935 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.935    c_reg[4]__0_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.052    c_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.169    c_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.492 r  c_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.492    c_reg[16]_i_1_n_6
    SLICE_X2Y16          FDCE                                         r  c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512    14.853    CLK_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  c_reg[17]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDCE (Setup_fdce_C_D)        0.109    15.201    c_reg[17]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 c_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.096ns (39.327%)  route 3.234ns (60.673%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.633     5.154    CLK_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.518     5.672 f  c_reg[11]/Q
                         net (fo=4, routed)           0.839     6.511    c_reg[11]
    SLICE_X4Y15          LUT4 (Prop_lut4_I3_O)        0.124     6.635 r  clk_out_i_17/O
                         net (fo=1, routed)           0.585     7.221    clk_out_i_17_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124     7.345 r  clk_out_i_11/O
                         net (fo=1, routed)           0.781     8.126    clk_out_i_11_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.250 r  clk_out_i_5/O
                         net (fo=30, routed)          1.028     9.278    clk_out_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.402 r  c[4]__0_i_4/O
                         net (fo=1, routed)           0.000     9.402    c[4]__0_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.935 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.935    c_reg[4]__0_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.052    c_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.169    c_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.484 r  c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.484    c_reg[16]_i_1_n_4
    SLICE_X2Y16          FDCE                                         r  c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512    14.853    CLK_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  c_reg[19]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDCE (Setup_fdce_C_D)        0.109    15.201    c_reg[19]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                  4.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 c_reg[3]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[3]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  c_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  c_reg[3]__0/Q
                         net (fo=4, routed)           0.161     1.801    c_reg[3]
    SLICE_X2Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  c[0]__0_i_2/O
                         net (fo=1, routed)           0.000     1.846    c[0]__0_i_2_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.910 r  c_reg[0]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    c_reg[0]__0_i_1_n_4
    SLICE_X2Y12          FDCE                                         r  c_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     1.989    CLK_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  c_reg[3]__0/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.134     1.609    c_reg[3]__0
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 c_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  c_reg[11]/Q
                         net (fo=4, routed)           0.161     1.800    c_reg[11]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  c[8]_i_2/O
                         net (fo=1, routed)           0.000     1.845    c[8]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.909 r  c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    c_reg[8]_i_1_n_4
    SLICE_X2Y14          FDCE                                         r  c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  c_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.134     1.608    c_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 c_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  c_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  c_reg[23]/Q
                         net (fo=6, routed)           0.161     1.798    c_reg[23]
    SLICE_X2Y17          LUT6 (Prop_lut6_I4_O)        0.045     1.843 r  c[20]_i_2/O
                         net (fo=1, routed)           0.000     1.843    c[20]_i_2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.907 r  c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    c_reg[20]_i_1_n_4
    SLICE_X2Y17          FDCE                                         r  c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     1.985    CLK_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  c_reg[23]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.134     1.606    c_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 c_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  c_reg[7]/Q
                         net (fo=5, routed)           0.161     1.800    c_reg[7]
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  c[4]__0_i_2/O
                         net (fo=1, routed)           0.000     1.845    c[4]__0_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.909 r  c_reg[4]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    c_reg[4]__0_i_1_n_4
    SLICE_X2Y13          FDCE                                         r  c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  c_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134     1.608    c_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 c_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X2Y15          FDCE                                         r  c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  c_reg[15]/Q
                         net (fo=4, routed)           0.161     1.800    c_reg[15]
    SLICE_X2Y15          LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  c[12]_i_2/O
                         net (fo=1, routed)           0.000     1.845    c[12]_i_2_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.909 r  c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    c_reg[12]_i_1_n_4
    SLICE_X2Y15          FDCE                                         r  c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     1.987    CLK_IBUF_BUFG
    SLICE_X2Y15          FDCE                                         r  c_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.134     1.608    c_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 c_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.141%)  route 0.174ns (38.859%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  c_reg[19]/Q
                         net (fo=8, routed)           0.174     1.811    c_reg[19]
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.045     1.856 r  c[16]_i_2/O
                         net (fo=1, routed)           0.000     1.856    c[16]_i_2_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.920 r  c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    c_reg[16]_i_1_n_4
    SLICE_X2Y16          FDCE                                         r  c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  c_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.134     1.607    c_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 c_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  c_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  c_reg[16]/Q
                         net (fo=5, routed)           0.187     1.825    c_reg[16]
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.045     1.870 r  c[16]_i_5/O
                         net (fo=1, routed)           0.000     1.870    c[16]_i_5_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.940 r  c_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.940    c_reg[16]_i_1_n_7
    SLICE_X2Y16          FDCE                                         r  c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  c_reg[16]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.134     1.607    c_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 c_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.471    CLK_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  c_reg[24]/Q
                         net (fo=4, routed)           0.187     1.823    c_reg[24]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.868 r  c[24]_i_5/O
                         net (fo=1, routed)           0.000     1.868    c[24]_i_5_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.938 r  c_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.938    c_reg[24]_i_1_n_7
    SLICE_X2Y18          FDCE                                         r  c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.857     1.984    CLK_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  c_reg[24]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.134     1.605    c_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 c_reg[4]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[4]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  c_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  c_reg[4]__0/Q
                         net (fo=5, routed)           0.187     1.826    c_reg[4]
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.045     1.871 r  c[4]__0_i_5/O
                         net (fo=1, routed)           0.000     1.871    c[4]__0_i_5_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.941 r  c_reg[4]__0_i_1/O[0]
                         net (fo=1, routed)           0.000     1.941    c_reg[4]__0_i_1_n_7
    SLICE_X2Y13          FDCE                                         r  c_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  c_reg[4]__0/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134     1.608    c_reg[4]__0
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 c_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X2Y15          FDCE                                         r  c_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  c_reg[12]/Q
                         net (fo=4, routed)           0.187     1.826    c_reg[12]
    SLICE_X2Y15          LUT6 (Prop_lut6_I4_O)        0.045     1.871 r  c[12]_i_5/O
                         net (fo=1, routed)           0.000     1.871    c[12]_i_5_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.941 r  c_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.941    c_reg[12]_i_1_n_7
    SLICE_X2Y15          FDCE                                         r  c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     1.987    CLK_IBUF_BUFG
    SLICE_X2Y15          FDCE                                         r  c_reg[12]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.134     1.608    c_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    c_reg[0]__0/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    c_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    c_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    c_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    c_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    c_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    c_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    c_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    c_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    c_reg[0]__0/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    c_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    c_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    c_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    c_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    c_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    c_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    c_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    c_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    c_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    c_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    c_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    c_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    c_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    c_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    c_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    c_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    c_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    c_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    c_reg[18]/C



