<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: /usr/local/diamond/3.11_x64/synpbase
#OS: Linux 
#Hostname: 632e0673d208

# Sun Jan 24 17:21:29 2021

#Implementation: LEDtest


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /usr/local/diamond/3.11_x64/synpbase
OS: CentOS Linux 7 (Core)
Hostname: 632e0673d208

Implementation : LEDtest
Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /usr/local/diamond/3.11_x64/synpbase
OS: CentOS Linux 7 (Core)
Hostname: 632e0673d208

Implementation : LEDtest
Synopsys VHDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38

@N|Running in 64-bit mode
@N:"/home/diamond/SharedFolder/Example/LEDtest/source/count8.vhd":11:7:11:12|Top entity is set to count8.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)


Process completed successfully.
# Sun Jan 24 17:21:29 2021

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /usr/local/diamond/3.11_x64/synpbase
OS: CentOS Linux 7 (Core)
Hostname: 632e0673d208

Implementation : LEDtest
Synopsys Verilog Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38

@N|Running in 64-bit mode
@I::"/usr/local/diamond/3.11_x64/synpbase/lib/lucent/ecp3.v" (library work)
@I::"/usr/local/diamond/3.11_x64/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/usr/local/diamond/3.11_x64/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/usr/local/diamond/3.11_x64/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/usr/local/diamond/3.11_x64/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/usr/local/diamond/3.11_x64/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v" (library work)
@I::"/home/diamond/SharedFolder/Example/LEDtest/source/count4.v" (library work)
@I::"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v" (library work)
@I::"/home/diamond/SharedFolder/Example/LEDtest/source/topcount.v" (library work)
@W: CG921 :"/home/diamond/SharedFolder/Example/LEDtest/source/topcount.v":10:12:10:18|count2t is already declared in this scope.
@W: CG921 :"/home/diamond/SharedFolder/Example/LEDtest/source/topcount.v":11:12:11:18|count3t is already declared in this scope.
@I::"/home/diamond/SharedFolder/Example/my_pll.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)


Process completed successfully.
# Sun Jan 24 17:21:30 2021

###########################################################]
@I::"/usr/local/diamond/3.11_x64/synpbase/lib/lucent/ecp3.v" (library work)
@I::"/usr/local/diamond/3.11_x64/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/usr/local/diamond/3.11_x64/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/usr/local/diamond/3.11_x64/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/usr/local/diamond/3.11_x64/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/usr/local/diamond/3.11_x64/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v" (library work)
@I::"/home/diamond/SharedFolder/Example/LEDtest/source/count4.v" (library work)
@I::"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v" (library work)
@I::"/home/diamond/SharedFolder/Example/LEDtest/source/topcount.v" (library work)
@W: CG921 :"/home/diamond/SharedFolder/Example/LEDtest/source/topcount.v":10:12:10:18|count2t is already declared in this scope.
@W: CG921 :"/home/diamond/SharedFolder/Example/LEDtest/source/topcount.v":11:12:11:18|count3t is already declared in this scope.
@I::"/home/diamond/SharedFolder/Example/my_pll.v" (library work)
Verilog syntax check successful!
@N: CG364 :"/usr/local/diamond/3.11_x64/synpbase/lib/lucent/ecp3.v":1029:7:1029:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
@N: CG364 :"/usr/local/diamond/3.11_x64/synpbase/lib/lucent/ecp3.v":1552:7:1552:13|Synthesizing module EHXPLLF in library work.
Running optimization stage 1 on EHXPLLF .......
@N: CG364 :"/home/diamond/SharedFolder/Example/my_pll.v":8:7:8:12|Synthesizing module my_pll in library work.
Running optimization stage 1 on my_pll .......
@N: CG364 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":1:7:1:18|Synthesizing module clockDivider in library work.
Running optimization stage 1 on clockDivider .......
@N: CG364 :"/home/diamond/SharedFolder/Example/LEDtest/source/count4.v":1:7:1:12|Synthesizing module count4 in library work.
Running optimization stage 1 on count4 .......
@N: CG364 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":1:7:1:13|Synthesizing module LEDtest in library work.
Running optimization stage 1 on LEDtest .......
@W: CL118 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":13:2:13:3|Latch generated from always block for signal seg16; possible missing assignment in an if or case statement.
@W: CL118 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":13:2:13:3|Latch generated from always block for signal seg15; possible missing assignment in an if or case statement.
@W: CL118 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":13:2:13:3|Latch generated from always block for signal seg14; possible missing assignment in an if or case statement.
@W: CL118 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":13:2:13:3|Latch generated from always block for signal seg13; possible missing assignment in an if or case statement.
@W: CL118 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":13:2:13:3|Latch generated from always block for signal seg12; possible missing assignment in an if or case statement.
@W: CL118 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":13:2:13:3|Latch generated from always block for signal seg11; possible missing assignment in an if or case statement.
@W: CL118 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":13:2:13:3|Latch generated from always block for signal seg10; possible missing assignment in an if or case statement.
@W: CL118 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":13:2:13:3|Latch generated from always block for signal seg9; possible missing assignment in an if or case statement.
@N: CG364 :"/home/diamond/SharedFolder/Example/LEDtest/source/topcount.v":1:7:1:14|Synthesizing module topcount in library work.
@N: CG794 :"/home/diamond/SharedFolder/Example/LEDtest/source/topcount.v":21:8:21:15|Using module count8 from library work
Running optimization stage 1 on topcount .......
Running optimization stage 2 on topcount .......
Running optimization stage 2 on LEDtest .......
Running optimization stage 2 on count4 .......
Running optimization stage 2 on clockDivider .......
Running optimization stage 2 on my_pll .......
Running optimization stage 2 on EHXPLLF .......
Running optimization stage 2 on VLO .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/diamond/SharedFolder/Example/LEDtest/synwork/layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)


Process completed successfully.
# Sun Jan 24 17:21:30 2021

###########################################################]
@N:"/home/diamond/SharedFolder/Example/LEDtest/source/count8.vhd":11:7:11:12|Top entity is set to count8.
VHDL syntax check successful!
@N: CD630 :"/home/diamond/SharedFolder/Example/LEDtest/source/count8.vhd":6:7:6:12|Synthesizing work.count8.rtl.
Post processing for work.count8.rtl
Running optimization stage 1 on count8 .......
@A: CL282 :"/home/diamond/SharedFolder/Example/LEDtest/source/count8.vhd":20:4:20:5|Feedback mux created for signal count[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Running optimization stage 2 on count8 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/diamond/SharedFolder/Example/LEDtest/synwork/layer1.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)


Process completed successfully.
# Sun Jan 24 17:21:31 2021

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /usr/local/diamond/3.11_x64/synpbase
OS: CentOS Linux 7 (Core)
Hostname: 632e0673d208

Implementation : LEDtest
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38

@N|Running in 64-bit mode

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: /home/diamond/SharedFolder/Example/LEDtest/synwork/LEDtest_LEDtest_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 24 17:21:31 2021

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/diamond/SharedFolder/Example/LEDtest/synwork/LEDtest_LEDtest_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 24 17:21:31 2021

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /usr/local/diamond/3.11_x64/synpbase
OS: CentOS Linux 7 (Core)
Hostname: 632e0673d208

Database state : /home/diamond/SharedFolder/Example/LEDtest/synwork/|LEDtest
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 24 17:21:33 2021

###########################################################]
Premap Report

# Sun Jan 24 17:21:33 2021


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /usr/local/diamond/3.11_x64/synpbase
OS: CentOS Linux 7 (Core)
Hostname: 632e0673d208

Implementation : LEDtest
Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:24:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: /home/diamond/SharedFolder/Example/LEDtest/LEDtest_LEDtest_scck.rpt 
Printing clock  summary report in "/home/diamond/SharedFolder/Example/LEDtest/LEDtest_LEDtest_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@W: MT462 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Net clockDivider_inst.clkDivOut appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
syn_allowed_resources : blockrams=240  set on top level netlist topcount

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)



Clock Summary
******************

          Start                           Requested     Requested     Clock        Clock                   Clock
Level     Clock                           Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------
0 -       System                          200.0 MHz     5.000         system       system_clkgroup         29   
                                                                                                                
0 -       my_pll|CLKOK_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0     57   
                                                                                                                
0 -       topcount|clk                    200.0 MHz     5.000         inferred     Inferred_clkgroup_2     12   
                                                                                                                
0 -       topcount|direction              200.0 MHz     5.000         inferred     Inferred_clkgroup_1     9    
================================================================================================================



Clock Load Summary
***********************

                                Clock     Source                                   Clock Pin                   Non-clock Pin       Non-clock Pin                     
Clock                           Load      Pin                                      Seq Example                 Seq Example         Comb Example                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                          29        -                                        directionR.C                -                   -                                 
                                                                                                                                                                     
my_pll|CLKOK_inferred_clock     57        my_pll_inst.PLLInst_0.CLKOK(EHXPLLF)     counter1.countbi[7:0].C     -                   -                                 
                                                                                                                                                                     
topcount|clk                    12        clk(port)                                counter2.count[3:0].C       -                   -                                 
                                                                                                                                                                     
topcount|direction              9         direction(port)                          my_LEDtest.seg_9.C          directionR.D[0]     my_LEDtest.un1_direction.I[0](inv)
=====================================================================================================================================================================

@W: MT531 :"/home/diamond/SharedFolder/Example/LEDtest/source/count4.v":9:0:9:5|Found signal identified as System clock which controls 29 sequential elements including counter3.countbi[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Found inferred clock my_pll|CLKOK_inferred_clock which controls 57 sequential elements including clockDivider_inst.clkDivOut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":13:2:13:3|Found inferred clock topcount|direction which controls 9 sequential elements including my_LEDtest.seg_16. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/diamond/SharedFolder/Example/LEDtest/source/count4.v":9:0:9:5|Found inferred clock topcount|clk which controls 12 sequential elements including counter2.countbi[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 86 clock pin(s) of sequential element(s)
0 instances converted, 86 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance      
---------------------------------------------------------------------------------------------
@KP:ckid0_1       direction           Unconstrained_port     8          my_LEDtest.seg_16    
@KP:ckid0_4       clk                 Unconstrained_port     12         counter2.countbi[3:0]
=============================================================================================
=================================================================== Gated/Generated Clocks ===================================================================
Clock Tree ID     Driving Element                      Drive Element Type     Unconverted Fanout     Sample Instance           Explanation                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       my_pll_inst.PLLInst_0.CLKOK          EHXPLLF                57                     counter1.countai[7:0]     Black box on clock path        
@KP:ckid0_3       clockDivider_inst.clkDivOut.Q[0]     sdffse                 29                     seg_16                    Clock source is invalid for GCC
==============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 24 17:21:34 2021

###########################################################]
Map & Optimize Report

# Sun Jan 24 17:21:35 2021


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /usr/local/diamond/3.11_x64/synpbase
OS: CentOS Linux 7 (Core)
Hostname: 632e0673d208

Implementation : LEDtest
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:24:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Net clockDivider_inst.clkDivOut appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|ROM seg7 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|ROM seg6 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|ROM seg5 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|ROM seg4 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|ROM seg3 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|ROM seg2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|ROM seg1 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg16_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg9_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg15_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg14_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg13_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg12_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg11_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg10_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|ROM seg7 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|Found ROM seg7 (in view: work.LEDtest(verilog)) with 16 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|ROM seg6 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|Found ROM seg6 (in view: work.LEDtest(verilog)) with 16 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|ROM seg5 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|Found ROM seg5 (in view: work.LEDtest(verilog)) with 16 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|ROM seg4 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|Found ROM seg4 (in view: work.LEDtest(verilog)) with 16 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|ROM seg3 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|Found ROM seg3 (in view: work.LEDtest(verilog)) with 16 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|ROM seg2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|Found ROM seg2 (in view: work.LEDtest(verilog)) with 16 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|ROM seg1 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":37:2:37:5|Found ROM seg1 (in view: work.LEDtest(verilog)) with 16 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg16_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg16_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg9_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg9_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg15_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg15_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg14_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg14_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg13_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg13_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg12_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg12_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg11_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg11_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|ROM seg10_2 (in view: work.LEDtest(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/Example/LEDtest/source/LEDtest.v":15:2:15:5|Found ROM seg10_2 (in view: work.LEDtest(verilog)) with 8 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@N: MO230 :"/home/diamond/SharedFolder/Example/LEDtest/source/count8.vhd":20:4:20:5|Found up-down counter in view:work.topcount(verilog) instance counter1.countai[7:0]  

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@W: BN132 :"/home/diamond/SharedFolder/Example/LEDtest/source/topcount.v":27:1:27:6|Removing instance seg_8 because it is equivalent to instance seg_7. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.43ns		  44 /        97
   2		0h:00m:00s		    -0.43ns		  44 /        97
   3		0h:00m:00s		    -0.18ns		  44 /        97
   4		0h:00m:00s		    -0.37ns		  44 /        97
   5		0h:00m:00s		    -0.43ns		  44 /        97
   6		0h:00m:00s		    -0.24ns		  44 /        97
   7		0h:00m:00s		    -0.16ns		  44 /        97
   8		0h:00m:00s		    -0.16ns		  44 /        97
   9		0h:00m:01s		    -0.16ns		  44 /        97
  10		0h:00m:01s		    -0.16ns		  44 /        97
  11		0h:00m:01s		    -0.16ns		  44 /        97
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[0] (in view: work.topcount(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[2] (in view: work.topcount(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[1] (in view: work.topcount(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[3] (in view: work.topcount(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[7] (in view: work.topcount(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[6] (in view: work.topcount(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[5] (in view: work.topcount(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/Example/LEDtest/source/clockDivider.v":11:0:11:5|Replicating instance clockDivider_inst.countValue[4] (in view: work.topcount(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 1 LUTs via timing driven replication

  12		0h:00m:02s		    -0.18ns		  45 /       105
  13		0h:00m:02s		    -0.06ns		  45 /       105
  14		0h:00m:02s		    -0.18ns		  45 /       105
  15		0h:00m:02s		    -0.06ns		  45 /       105
  16		0h:00m:02s		    -0.18ns		  45 /       105
  17		0h:00m:03s		    -0.06ns		  45 /       105


  18		0h:00m:03s		    -0.18ns		  45 /       105
  19		0h:00m:03s		    -0.06ns		  45 /       105
  20		0h:00m:03s		    -0.18ns		  45 /       105
  21		0h:00m:03s		    -0.06ns		  45 /       105
  22		0h:00m:03s		    -0.18ns		  45 /       105
  23		0h:00m:03s		    -0.06ns		  45 /       105

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 145MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 146MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 108MB peak: 146MB)

Writing Analyst data base /home/diamond/SharedFolder/Example/LEDtest/synwork/LEDtest_LEDtest_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: /home/diamond/SharedFolder/Example/LEDtest/LEDtest_LEDtest.edi
N-2018.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 145MB peak: 147MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 146MB peak: 147MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net seg9
1) instance I_113.lat (in view: work.topcount(verilog)), output net seg9 (in view: work.topcount(verilog))
    net        seg9
    input  pin I_113.lat/B
    instance   I_113.lat (cell ORCALUT4)
    output pin I_113.lat/Z
    net        seg9
@W: BN137 :|Found combinational loop during mapping at net seg10
2) instance I_114.lat (in view: work.topcount(verilog)), output net seg10 (in view: work.topcount(verilog))
    net        seg10
    input  pin I_114.lat/B
    instance   I_114.lat (cell ORCALUT4)
    output pin I_114.lat/Z
    net        seg10
@W: BN137 :|Found combinational loop during mapping at net seg11
3) instance I_115.lat (in view: work.topcount(verilog)), output net seg11 (in view: work.topcount(verilog))
    net        seg11
    input  pin I_115.lat/B
    instance   I_115.lat (cell ORCALUT4)
    output pin I_115.lat/Z
    net        seg11
@W: BN137 :|Found combinational loop during mapping at net seg12
4) instance I_116.lat (in view: work.topcount(verilog)), output net seg12 (in view: work.topcount(verilog))
    net        seg12
    input  pin I_116.lat/B
    instance   I_116.lat (cell ORCALUT4)
    output pin I_116.lat/Z
    net        seg12
@W: BN137 :|Found combinational loop during mapping at net seg13
5) instance I_117.lat (in view: work.topcount(verilog)), output net seg13 (in view: work.topcount(verilog))
    net        seg13
    input  pin I_117.lat/B
    instance   I_117.lat (cell ORCALUT4)
    output pin I_117.lat/Z
    net        seg13
@W: BN137 :|Found combinational loop during mapping at net seg14
6) instance I_118.lat (in view: work.topcount(verilog)), output net seg14 (in view: work.topcount(verilog))
    net        seg14
    input  pin I_118.lat/B
    instance   I_118.lat (cell ORCALUT4)
    output pin I_118.lat/Z
    net        seg14
@W: BN137 :|Found combinational loop during mapping at net seg15
7) instance I_119.lat (in view: work.topcount(verilog)), output net seg15 (in view: work.topcount(verilog))
    net        seg15
    input  pin I_119.lat/B
    instance   I_119.lat (cell ORCALUT4)
    output pin I_119.lat/Z
    net        seg15
@W: BN137 :|Found combinational loop during mapping at net seg16
8) instance I_120.lat (in view: work.topcount(verilog)), output net seg16 (in view: work.topcount(verilog))
    net        seg16
    input  pin I_120.lat/B
    instance   I_120.lat (cell ORCALUT4)
    output pin I_120.lat/Z
    net        seg16
End of loops
@W: MT246 :"/home/diamond/SharedFolder/Example/my_pll.v":38:12:38:20|Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock my_pll|CLKOK_inferred_clock with period 5.00ns. Please declare a user-defined clock on net my_pll_inst.CLKOK.
@W: MT420 |Found inferred clock topcount|direction with period 5.00ns. Please declare a user-defined clock on port direction.
@W: MT420 |Found inferred clock topcount|clk with period 5.00ns. Please declare a user-defined clock on port clk.


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 24 17:21:39 2021
#


Top view:               topcount
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.164

                                Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                  Frequency     Frequency     Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------
my_pll|CLKOK_inferred_clock     200.0 MHz     193.6 MHz     5.000         5.164         -0.164     inferred     Inferred_clkgroup_0
topcount|clk                    200.0 MHz     330.8 MHz     5.000         3.023         1.977      inferred     Inferred_clkgroup_2
topcount|direction              200.0 MHz     NA            5.000         NA            NA         inferred     Inferred_clkgroup_1
System                          200.0 MHz     324.6 MHz     5.000         3.081         1.919      system       system_clkgroup    
===================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------
Starting                     Ending                       |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------
System                       System                       |  5.000       1.919   |  No paths    -      |  No paths    -      |  No paths    -    
System                       my_pll|CLKOK_inferred_clock  |  5.000       1.732   |  No paths    -      |  No paths    -      |  No paths    -    
System                       topcount|clk                 |  5.000       1.919   |  No paths    -      |  No paths    -      |  No paths    -    
my_pll|CLKOK_inferred_clock  my_pll|CLKOK_inferred_clock  |  5.000       -0.164  |  No paths    -      |  No paths    -      |  No paths    -    
topcount|clk                 topcount|clk                 |  5.000       1.977   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: my_pll|CLKOK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                   Arrival           
Instance                                 Reference                       Type        Pin     Net                    Time        Slack 
                                         Clock                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------
clockDivider_inst.countValue_fast[0]     my_pll|CLKOK_inferred_clock     FD1S3AX     Q       countValue_fast[0]     0.904       -0.164
clockDivider_inst.countValue[0]          my_pll|CLKOK_inferred_clock     FD1S3AX     Q       countValue[0]          0.934       -0.117
clockDivider_inst.countValue_fast[1]     my_pll|CLKOK_inferred_clock     FD1S3AX     Q       countValue_fast[1]     0.856       -0.116
clockDivider_inst.countValue_fast[2]     my_pll|CLKOK_inferred_clock     FD1S3AX     Q       countValue_fast[2]     0.856       -0.116
clockDivider_inst.countValue_fast[3]     my_pll|CLKOK_inferred_clock     FD1S3AX     Q       countValue_fast[3]     0.856       -0.116
clockDivider_inst.countValue[8]          my_pll|CLKOK_inferred_clock     FD1S3IX     Q       countValue[8]          0.904       -0.102
clockDivider_inst.countValue[9]          my_pll|CLKOK_inferred_clock     FD1S3AX     Q       countValue[9]          0.904       -0.102
clockDivider_inst.countValue[10]         my_pll|CLKOK_inferred_clock     FD1S3IX     Q       countValue[10]         0.904       -0.102
clockDivider_inst.countValue[11]         my_pll|CLKOK_inferred_clock     FD1S3IX     Q       countValue[11]         0.904       -0.102
clockDivider_inst.countValue_fast[4]     my_pll|CLKOK_inferred_clock     FD1S3AX     Q       countValue_fast[4]     0.856       -0.054
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                 Required           
Instance                             Reference                       Type        Pin     Net                  Time         Slack 
                                     Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------
clockDivider_inst.clkDivOut          my_pll|CLKOK_inferred_clock     FD1S3JX     D       clkDivOut8           4.942        -0.164
clockDivider_inst.countValue[8]      my_pll|CLKOK_inferred_clock     FD1S3IX     CD      countValue8          4.197        0.802 
clockDivider_inst.countValue[10]     my_pll|CLKOK_inferred_clock     FD1S3IX     CD      countValue8          4.197        0.802 
clockDivider_inst.countValue[11]     my_pll|CLKOK_inferred_clock     FD1S3IX     CD      countValue8          4.197        0.802 
clockDivider_inst.countValue[13]     my_pll|CLKOK_inferred_clock     FD1S3IX     CD      countValue8          4.197        0.802 
clockDivider_inst.countValue[16]     my_pll|CLKOK_inferred_clock     FD1S3IX     CD      countValue8          4.197        0.802 
clockDivider_inst.countValue[21]     my_pll|CLKOK_inferred_clock     FD1S3IX     CD      countValue8          4.197        0.802 
clockDivider_inst.countValue[24]     my_pll|CLKOK_inferred_clock     FD1S3IX     CD      countValue8          4.197        0.802 
clockDivider_inst.countValue[20]     my_pll|CLKOK_inferred_clock     FD1S3AX     D       countValue_3[20]     4.894        1.132 
clockDivider_inst.clkDivOut          my_pll|CLKOK_inferred_clock     FD1S3JX     PD      fb                   4.197        1.276 
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.058
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.942

    - Propagation time:                      5.107
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.164

    Number of logic level(s):                10
    Starting point:                          clockDivider_inst.countValue_fast[0] / Q
    Ending point:                            clockDivider_inst.clkDivOut / D
    The start point is clocked by            my_pll|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
clockDivider_inst.countValue_fast[0]             FD1S3AX      Q        Out     0.904     0.904       -         
countValue_fast[0]                               Net          -        -       -         -           3         
clockDivider_inst.un3_countValue_axb_0_par_1     CCU2C        A1       In      0.000     0.904       -         
clockDivider_inst.un3_countValue_axb_0_par_1     CCU2C        COUT     Out     1.049     1.953       -         
un3_countValue_axb_0_par_1_COUT                  Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_axb_4_par_1     CCU2C        CIN      In      0.000     1.953       -         
clockDivider_inst.un3_countValue_axb_4_par_1     CCU2C        COUT     Out     0.062     2.015       -         
un3_countValue_cry_8                             Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_9_0         CCU2C        CIN      In      0.000     2.015       -         
clockDivider_inst.un3_countValue_cry_9_0         CCU2C        COUT     Out     0.062     2.078       -         
un3_countValue_cry_10                            Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_11_0        CCU2C        CIN      In      0.000     2.078       -         
clockDivider_inst.un3_countValue_cry_11_0        CCU2C        COUT     Out     0.062     2.140       -         
un3_countValue_cry_12                            Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_13_0        CCU2C        CIN      In      0.000     2.140       -         
clockDivider_inst.un3_countValue_cry_13_0        CCU2C        COUT     Out     0.062     2.203       -         
un3_countValue_cry_14                            Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_15_0        CCU2C        CIN      In      0.000     2.203       -         
clockDivider_inst.un3_countValue_cry_15_0        CCU2C        COUT     Out     0.062     2.265       -         
un3_countValue_cry_16                            Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_17_0        CCU2C        CIN      In      0.000     2.265       -         
clockDivider_inst.un3_countValue_cry_17_0        CCU2C        S0       Out     0.956     3.221       -         
un3_countValue[17]                               Net          -        -       -         -           2         
clockDivider_inst.clkDivOut8_RNO_3               ORCALUT4     A        In      0.000     3.221       -         
clockDivider_inst.clkDivOut8_RNO_3               ORCALUT4     Z        Out     0.728     3.950       -         
clkDivOut8_RNO_3                                 Net          -        -       -         -           1         
clockDivider_inst.clkDivOut8_RNO                 ORCALUT4     D        In      0.000     3.950       -         
clockDivider_inst.clkDivOut8_RNO                 ORCALUT4     Z        Out     0.728     4.678       -         
clkDivOut8_1_0                                   Net          -        -       -         -           1         
clockDivider_inst.clkDivOut8                     ORCALUT4     A        In      0.000     4.678       -         
clockDivider_inst.clkDivOut8                     ORCALUT4     Z        Out     0.428     5.107       -         
clkDivOut8                                       Net          -        -       -         -           1         
clockDivider_inst.clkDivOut                      FD1S3JX      D        In      0.000     5.107       -         
===============================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.058
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.942

    - Propagation time:                      5.107
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.164

    Number of logic level(s):                10
    Starting point:                          clockDivider_inst.countValue_fast[0] / Q
    Ending point:                            clockDivider_inst.clkDivOut / D
    The start point is clocked by            my_pll|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
clockDivider_inst.countValue_fast[0]                FD1S3AX      Q        Out     0.904     0.904       -         
countValue_fast[0]                                  Net          -        -       -         -           3         
clockDivider_inst.un3_countValue_axb_0_par_cp_0     CCU2C        A1       In      0.000     0.904       -         
clockDivider_inst.un3_countValue_axb_0_par_cp_0     CCU2C        COUT     Out     1.049     1.953       -         
un3_countValue_axb_0_par_cp_0_COUT                  Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_axb_4_par_cp_0     CCU2C        CIN      In      0.000     1.953       -         
clockDivider_inst.un3_countValue_axb_4_par_cp_0     CCU2C        COUT     Out     0.062     2.015       -         
un3_countValue_axb_4_par_cp_0_COUT                  Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_axb_12_par_1       CCU2C        CIN      In      0.000     2.015       -         
clockDivider_inst.un3_countValue_axb_12_par_1       CCU2C        COUT     Out     0.062     2.078       -         
un3_countValue_axb_12_par_1_COUT                    Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_19_0           CCU2C        CIN      In      0.000     2.078       -         
clockDivider_inst.un3_countValue_cry_19_0           CCU2C        COUT     Out     0.062     2.140       -         
un3_countValue_cry_20                               Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_21_0           CCU2C        CIN      In      0.000     2.140       -         
clockDivider_inst.un3_countValue_cry_21_0           CCU2C        COUT     Out     0.062     2.203       -         
un3_countValue_cry_22                               Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_23_0           CCU2C        CIN      In      0.000     2.203       -         
clockDivider_inst.un3_countValue_cry_23_0           CCU2C        COUT     Out     0.062     2.265       -         
un3_countValue_cry_24                               Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_25_0           CCU2C        CIN      In      0.000     2.265       -         
clockDivider_inst.un3_countValue_cry_25_0           CCU2C        S1       Out     0.956     3.221       -         
un3_countValue[26]                                  Net          -        -       -         -           2         
clockDivider_inst.clkDivOut8_RNO_3                  ORCALUT4     C        In      0.000     3.221       -         
clockDivider_inst.clkDivOut8_RNO_3                  ORCALUT4     Z        Out     0.728     3.950       -         
clkDivOut8_RNO_3                                    Net          -        -       -         -           1         
clockDivider_inst.clkDivOut8_RNO                    ORCALUT4     D        In      0.000     3.950       -         
clockDivider_inst.clkDivOut8_RNO                    ORCALUT4     Z        Out     0.728     4.678       -         
clkDivOut8_1_0                                      Net          -        -       -         -           1         
clockDivider_inst.clkDivOut8                        ORCALUT4     A        In      0.000     4.678       -         
clockDivider_inst.clkDivOut8                        ORCALUT4     Z        Out     0.428     5.107       -         
clkDivOut8                                          Net          -        -       -         -           1         
clockDivider_inst.clkDivOut                         FD1S3JX      D        In      0.000     5.107       -         
==================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.058
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.942

    - Propagation time:                      5.107
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.164

    Number of logic level(s):                10
    Starting point:                          clockDivider_inst.countValue_fast[0] / Q
    Ending point:                            clockDivider_inst.clkDivOut / D
    The start point is clocked by            my_pll|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
clockDivider_inst.countValue_fast[0]                FD1S3AX      Q        Out     0.904     0.904       -         
countValue_fast[0]                                  Net          -        -       -         -           3         
clockDivider_inst.un3_countValue_axb_0_par_cp_0     CCU2C        A1       In      0.000     0.904       -         
clockDivider_inst.un3_countValue_axb_0_par_cp_0     CCU2C        COUT     Out     1.049     1.953       -         
un3_countValue_axb_0_par_cp_0_COUT                  Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_axb_4_par_cp_0     CCU2C        CIN      In      0.000     1.953       -         
clockDivider_inst.un3_countValue_axb_4_par_cp_0     CCU2C        COUT     Out     0.062     2.015       -         
un3_countValue_axb_4_par_cp_0_COUT                  Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_axb_12_par_1       CCU2C        CIN      In      0.000     2.015       -         
clockDivider_inst.un3_countValue_axb_12_par_1       CCU2C        COUT     Out     0.062     2.078       -         
un3_countValue_axb_12_par_1_COUT                    Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_19_0           CCU2C        CIN      In      0.000     2.078       -         
clockDivider_inst.un3_countValue_cry_19_0           CCU2C        COUT     Out     0.062     2.140       -         
un3_countValue_cry_20                               Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_21_0           CCU2C        CIN      In      0.000     2.140       -         
clockDivider_inst.un3_countValue_cry_21_0           CCU2C        COUT     Out     0.062     2.203       -         
un3_countValue_cry_22                               Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_23_0           CCU2C        CIN      In      0.000     2.203       -         
clockDivider_inst.un3_countValue_cry_23_0           CCU2C        COUT     Out     0.062     2.265       -         
un3_countValue_cry_24                               Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_25_0           CCU2C        CIN      In      0.000     2.265       -         
clockDivider_inst.un3_countValue_cry_25_0           CCU2C        S0       Out     0.956     3.221       -         
un3_countValue[25]                                  Net          -        -       -         -           2         
clockDivider_inst.clkDivOut8_RNO_3                  ORCALUT4     B        In      0.000     3.221       -         
clockDivider_inst.clkDivOut8_RNO_3                  ORCALUT4     Z        Out     0.728     3.950       -         
clkDivOut8_RNO_3                                    Net          -        -       -         -           1         
clockDivider_inst.clkDivOut8_RNO                    ORCALUT4     D        In      0.000     3.950       -         
clockDivider_inst.clkDivOut8_RNO                    ORCALUT4     Z        Out     0.728     4.678       -         
clkDivOut8_1_0                                      Net          -        -       -         -           1         
clockDivider_inst.clkDivOut8                        ORCALUT4     A        In      0.000     4.678       -         
clockDivider_inst.clkDivOut8                        ORCALUT4     Z        Out     0.428     5.107       -         
clkDivOut8                                          Net          -        -       -         -           1         
clockDivider_inst.clkDivOut                         FD1S3JX      D        In      0.000     5.107       -         
==================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.058
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.942

    - Propagation time:                      5.060
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.117

    Number of logic level(s):                8
    Starting point:                          clockDivider_inst.countValue[0] / Q
    Ending point:                            clockDivider_inst.clkDivOut / D
    The start point is clocked by            my_pll|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
clockDivider_inst.countValue[0]              FD1S3AX      Q        Out     0.934     0.934       -         
countValue[0]                                Net          -        -       -         -           4         
clockDivider_inst.un3_countValue_cry_0_0     CCU2C        A1       In      0.000     0.934       -         
clockDivider_inst.un3_countValue_cry_0_0     CCU2C        COUT     Out     1.049     1.983       -         
un3_countValue_cry_0                         Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_1_0     CCU2C        CIN      In      0.000     1.983       -         
clockDivider_inst.un3_countValue_cry_1_0     CCU2C        COUT     Out     0.062     2.045       -         
un3_countValue_cry_2                         Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_3_0     CCU2C        CIN      In      0.000     2.045       -         
clockDivider_inst.un3_countValue_cry_3_0     CCU2C        COUT     Out     0.062     2.108       -         
un3_countValue_cry_4                         Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_5_0     CCU2C        CIN      In      0.000     2.108       -         
clockDivider_inst.un3_countValue_cry_5_0     CCU2C        COUT     Out     0.062     2.170       -         
un3_countValue_cry_6                         Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_s_7_0       CCU2C        CIN      In      0.000     2.170       -         
clockDivider_inst.un3_countValue_s_7_0       CCU2C        S0       Out     1.004     3.175       -         
un3_countValue_s_7_0_S0                      Net          -        -       -         -           3         
clockDivider_inst.clkDivOut8_RNO_2           ORCALUT4     A        In      0.000     3.175       -         
clockDivider_inst.clkDivOut8_RNO_2           ORCALUT4     Z        Out     0.728     3.903       -         
clkDivOut8_RNO_2                             Net          -        -       -         -           1         
clockDivider_inst.clkDivOut8_RNO             ORCALUT4     C        In      0.000     3.903       -         
clockDivider_inst.clkDivOut8_RNO             ORCALUT4     Z        Out     0.728     4.631       -         
clkDivOut8_1_0                               Net          -        -       -         -           1         
clockDivider_inst.clkDivOut8                 ORCALUT4     A        In      0.000     4.631       -         
clockDivider_inst.clkDivOut8                 ORCALUT4     Z        Out     0.428     5.060       -         
clkDivOut8                                   Net          -        -       -         -           1         
clockDivider_inst.clkDivOut                  FD1S3JX      D        In      0.000     5.060       -         
===========================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.058
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.942

    - Propagation time:                      5.059
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.116

    Number of logic level(s):                10
    Starting point:                          clockDivider_inst.countValue_fast[1] / Q
    Ending point:                            clockDivider_inst.clkDivOut / D
    The start point is clocked by            my_pll|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
clockDivider_inst.countValue_fast[1]             FD1S3AX      Q        Out     0.856     0.856       -         
countValue_fast[1]                               Net          -        -       -         -           2         
clockDivider_inst.un3_countValue_axb_0_par_1     CCU2C        B1       In      0.000     0.856       -         
clockDivider_inst.un3_countValue_axb_0_par_1     CCU2C        COUT     Out     1.049     1.905       -         
un3_countValue_axb_0_par_1_COUT                  Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_axb_4_par_1     CCU2C        CIN      In      0.000     1.905       -         
clockDivider_inst.un3_countValue_axb_4_par_1     CCU2C        COUT     Out     0.062     1.967       -         
un3_countValue_cry_8                             Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_9_0         CCU2C        CIN      In      0.000     1.967       -         
clockDivider_inst.un3_countValue_cry_9_0         CCU2C        COUT     Out     0.062     2.030       -         
un3_countValue_cry_10                            Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_11_0        CCU2C        CIN      In      0.000     2.030       -         
clockDivider_inst.un3_countValue_cry_11_0        CCU2C        COUT     Out     0.062     2.092       -         
un3_countValue_cry_12                            Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_13_0        CCU2C        CIN      In      0.000     2.092       -         
clockDivider_inst.un3_countValue_cry_13_0        CCU2C        COUT     Out     0.062     2.155       -         
un3_countValue_cry_14                            Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_15_0        CCU2C        CIN      In      0.000     2.155       -         
clockDivider_inst.un3_countValue_cry_15_0        CCU2C        COUT     Out     0.062     2.217       -         
un3_countValue_cry_16                            Net          -        -       -         -           1         
clockDivider_inst.un3_countValue_cry_17_0        CCU2C        CIN      In      0.000     2.217       -         
clockDivider_inst.un3_countValue_cry_17_0        CCU2C        S0       Out     0.956     3.173       -         
un3_countValue[17]                               Net          -        -       -         -           2         
clockDivider_inst.clkDivOut8_RNO_3               ORCALUT4     A        In      0.000     3.173       -         
clockDivider_inst.clkDivOut8_RNO_3               ORCALUT4     Z        Out     0.728     3.902       -         
clkDivOut8_RNO_3                                 Net          -        -       -         -           1         
clockDivider_inst.clkDivOut8_RNO                 ORCALUT4     D        In      0.000     3.902       -         
clockDivider_inst.clkDivOut8_RNO                 ORCALUT4     Z        Out     0.728     4.630       -         
clkDivOut8_1_0                                   Net          -        -       -         -           1         
clockDivider_inst.clkDivOut8                     ORCALUT4     A        In      0.000     4.630       -         
clockDivider_inst.clkDivOut8                     ORCALUT4     Z        Out     0.428     5.059       -         
clkDivOut8                                       Net          -        -       -         -           1         
clockDivider_inst.clkDivOut                      FD1S3JX      D        In      0.000     5.059       -         
===============================================================================================================




====================================
Detailed Report for Clock: topcount|clk
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival          
Instance                Reference        Type        Pin     Net            Time        Slack
                        Clock                                                                
---------------------------------------------------------------------------------------------
counter2.countai[0]     topcount|clk     FD1S3IX     Q       countai[0]     0.904       1.977
counter2.countai[1]     topcount|clk     FD1S3IX     Q       countai[1]     0.856       2.087
counter2.countai[2]     topcount|clk     FD1S3IX     Q       countai[2]     0.856       2.087
counter2.countai[3]     topcount|clk     FD1S3IX     Q       countai[3]     0.856       2.971
counter2.countbi[0]     topcount|clk     FD1S3AX     Q       countbi[0]     0.802       4.093
counter2.countbi[1]     topcount|clk     FD1S3AX     Q       countbi[1]     0.802       4.093
counter2.countbi[2]     topcount|clk     FD1S3AX     Q       countbi[2]     0.802       4.093
counter2.countbi[3]     topcount|clk     FD1S3AX     Q       countbi[3]     0.802       4.093
=============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                      Required          
Instance                Reference        Type         Pin     Net                     Time         Slack
                        Clock                                                                           
--------------------------------------------------------------------------------------------------------
counter2.countai[3]     topcount|clk     FD1S3IX      D       un1_countai[3]          4.894        1.977
counter2.countai[1]     topcount|clk     FD1S3IX      D       un1_countai[1]          4.894        2.039
counter2.countai[2]     topcount|clk     FD1S3IX      D       un1_countai[2]          4.894        2.039
counter2.countai[0]     topcount|clk     FD1S3IX      D       countai_i[0]            4.894        3.565
counter2.countbi[0]     topcount|clk     FD1S3AX      D       countai[0]              4.894        3.991
counter2.countbi[1]     topcount|clk     FD1S3AX      D       countai[1]              4.894        4.039
counter2.countbi[2]     topcount|clk     FD1S3AX      D       countai[2]              4.894        4.039
counter2.countbi[3]     topcount|clk     FD1S3AX      D       countai[3]              4.894        4.039
counter2_countio[0]     topcount|clk     OFS1P3DX     D       counter2.countbi[0]     4.894        4.093
counter2_countio[1]     topcount|clk     OFS1P3DX     D       counter2.countbi[1]     4.894        4.093
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      2.918
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.977

    Number of logic level(s):                3
    Starting point:                          counter2.countai[0] / Q
    Ending point:                            counter2.countai[3] / D
    The start point is clocked by            topcount|clk [rising] on pin CK
    The end   point is clocked by            topcount|clk [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
counter2.countai[0]              FD1S3IX     Q        Out     0.904     0.904       -         
countai[0]                       Net         -        -       -         -           3         
counter2.un1_countai_cry_0_0     CCU2C       A1       In      0.000     0.904       -         
counter2.un1_countai_cry_0_0     CCU2C       COUT     Out     1.049     1.953       -         
un1_countai_cry_0                Net         -        -       -         -           1         
counter2.un1_countai_cry_1_0     CCU2C       CIN      In      0.000     1.953       -         
counter2.un1_countai_cry_1_0     CCU2C       COUT     Out     0.062     2.015       -         
un1_countai_cry_2                Net         -        -       -         -           1         
counter2.un1_countai_s_3_0       CCU2C       CIN      In      0.000     2.015       -         
counter2.un1_countai_s_3_0       CCU2C       S0       Out     0.902     2.918       -         
un1_countai[3]                   Net         -        -       -         -           1         
counter2.countai[3]              FD1S3IX     D        In      0.000     2.918       -         
==============================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                          Arrival          
Instance                Reference     Type         Pin     Net            Time        Slack
                        Clock                                                              
-------------------------------------------------------------------------------------------
directionR_0io          System        IFS1P3DX     Q       directionR     1.024       1.732
counter3.countai[0]     System        FD1S3IX      Q       countai[0]     0.904       1.977
counter3.countai[1]     System        FD1S3IX      Q       countai[1]     0.856       2.087
counter3.countai[2]     System        FD1S3IX      Q       countai[2]     0.856       2.087
counter3.count[0]       System        FD1S3AX      Q       countt[0]      1.018       2.846
counter3.count[1]       System        FD1S3AX      Q       countt[1]      1.018       2.846
counter3.count[2]       System        FD1S3AX      Q       countt[2]      1.018       2.846
counter3.countai[3]     System        FD1S3IX      Q       countai[3]     0.856       2.971
counter3.count[3]       System        FD1S3AX      Q       countt[3]      0.976       3.222
counter3.countbi[0]     System        FD1S3AX      Q       countbi[0]     0.802       4.093
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                             Required          
Instance                Reference     Type        Pin     Net                Time         Slack
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
counter1.countai[7]     System        FD1S3DX     D       countai_s[7]       4.894        1.732
counter1.countai[5]     System        FD1S3DX     D       countai_s[5]       4.894        1.794
counter1.countai[6]     System        FD1S3DX     D       countai_s[6]       4.894        1.794
counter1.countai[3]     System        FD1S3DX     D       countai_s[3]       4.894        1.857
counter1.countai[4]     System        FD1S3DX     D       countai_s[4]       4.894        1.857
counter1.countai[1]     System        FD1S3DX     D       countai_s[1]       4.894        1.919
counter1.countai[2]     System        FD1S3DX     D       countai_s[2]       4.894        1.919
counter2.countai[3]     System        FD1S3IX     D       un1_countai[3]     4.894        1.919
counter3.countai[3]     System        FD1S3IX     D       un1_countai[3]     4.894        1.919
counter3.countai[1]     System        FD1S3IX     D       un1_countai[1]     4.894        2.039
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      3.163
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.732

    Number of logic level(s):                5
    Starting point:                          directionR_0io / Q
    Ending point:                            counter1.countai[7] / D
    The start point is clocked by            System [rising] on pin SCLK
    The end   point is clocked by            my_pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
directionR_0io                IFS1P3DX     Q        Out     1.024     1.024       -         
directionR                    Net          -        -       -         -           16        
counter1.countai_cry_0[0]     CCU2C        A1       In      0.000     1.024       -         
counter1.countai_cry_0[0]     CCU2C        COUT     Out     1.049     2.073       -         
countai_cry[0]                Net          -        -       -         -           1         
counter1.countai_cry_0[1]     CCU2C        CIN      In      0.000     2.073       -         
counter1.countai_cry_0[1]     CCU2C        COUT     Out     0.062     2.135       -         
countai_cry[2]                Net          -        -       -         -           1         
counter1.countai_cry_0[3]     CCU2C        CIN      In      0.000     2.135       -         
counter1.countai_cry_0[3]     CCU2C        COUT     Out     0.062     2.198       -         
countai_cry[4]                Net          -        -       -         -           1         
counter1.countai_cry_0[5]     CCU2C        CIN      In      0.000     2.198       -         
counter1.countai_cry_0[5]     CCU2C        COUT     Out     0.062     2.260       -         
countai_cry[6]                Net          -        -       -         -           1         
counter1.countai_s_0[7]       CCU2C        CIN      In      0.000     2.260       -         
counter1.countai_s_0[7]       CCU2C        S0       Out     0.902     3.163       -         
countai_s[7]                  Net          -        -       -         -           1         
counter1.countai[7]           FD1S3DX      D        In      0.000     3.163       -         
============================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 146MB peak: 147MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 146MB peak: 147MB)

---------------------------------------
Resource Usage Report
Part: lfe3_70e-6

Register bits: 105 of 62640 (0%)
PIC Latch:       0
I/O cells:       32


Details:
CCU2C:          33
EHXPLLF:        1
FD1S3AX:        46
FD1S3DX:        16
FD1S3IX:        15
FD1S3JX:        1
GSR:            1
IB:             3
IFS1P3DX:       1
INV:            5
OB:             29
OFS1P3DX:       24
OFS1P3IX:       2
ORCALUT4:       48
PUR:            1
VHI:            5
VLO:            7
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 32MB peak: 147MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Sun Jan 24 17:21:40 2021

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
