// Seed: 1226378331
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output wire id_1,
    output id_2,
    input id_3,
    input id_4
);
  assign id_2 = 1;
  assign id_2 = 1;
  assign id_1[1'b0] = 1;
endmodule
