ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32f4xx_hal_rcc.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  17              		.align	1
  18              		.weak	HAL_RCC_DeInit
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_RCC_DeInit:
  26              	.LFB130:
  27              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c"
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @file    stm32f4xx_hal_rcc.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 2


  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       from/to registers.
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Implemented Workaround:
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @endverbatim
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @attention
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * All rights reserved.</center></h2>
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * the "License"; You may not use this file except in compliance with the
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * License. You may obtain a copy of the License at:
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #include "stm32f4xx_hal.h"
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup STM32F4xx_HAL_Driver
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC RCC
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Constants
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 3


  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private functions ---------------------------------------------------------*/
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *  @{
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief    Initialization and Configuration functions
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        and APB2).
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the PLL as System clock source.
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source.
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              and if a HSE clock failure occurs(HSE used directly or through PLL as System
 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source), the System clocks automatically switched to HSI and an interrupt
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 4


 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              is generated if enabled. The interrupt is linked to the Cortex-M4 NMI
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (Non-Maskable Interrupt) exception vector.
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PA8 pin.
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PC9 pin.
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              HSE and PLL.
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F405xx/07xx and STM32F415xx/17xx devices, the maximum
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz.
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F42xxx, STM32F43xxx, STM32F446xx, STM32F469xx and STM32F479xx devices,
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the maximum frequency of the SYSCLK and HCLK is 180 MHz, PCLK2 90 MHz and PCLK1 45 MHz
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F401xx, the maximum frequency of the SYSCLK and HCLK is 84 MHz,
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 84 MHz and PCLK1 42 MHz.
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F41xxx, the maximum frequency of the SYSCLK and HCLK is 100 MHz,
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 100 MHz and PCLK1 50 MHz.
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSE and PLL OFF
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - All interrupts disabled
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - Peripheral clocks
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 5


 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  28              		.loc 1 203 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
  40              		.loc 1 204 10
  41 0004 0023     		movs	r3, #0
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
  42              		.loc 1 205 1
  43 0006 1846     		mov	r0, r3
  44 0008 BD46     		mov	sp, r7
  45              	.LCFI2:
  46              		.cfi_def_cfa_register 13
  47              		@ sp needed
  48 000a 5DF8047B 		ldr	r7, [sp], #4
  49              	.LCFI3:
  50              		.cfi_restore 7
  51              		.cfi_def_cfa_offset 0
  52 000e 7047     		bx	lr
  53              		.cfi_endproc
  54              	.LFE130:
  56              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
  57              		.align	1
  58              		.weak	HAL_RCC_OscConfig
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  62              		.fpu fpv4-sp-d16
  64              	HAL_RCC_OscConfig:
  65              	.LFB131:
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to LSE Off
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to HSE Off
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  66              		.loc 1 222 1
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 6


  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 24
  69              		@ frame_needed = 1, uses_anonymous_args = 0
  70 0000 80B5     		push	{r7, lr}
  71              	.LCFI4:
  72              		.cfi_def_cfa_offset 8
  73              		.cfi_offset 7, -8
  74              		.cfi_offset 14, -4
  75 0002 86B0     		sub	sp, sp, #24
  76              	.LCFI5:
  77              		.cfi_def_cfa_offset 32
  78 0004 00AF     		add	r7, sp, #0
  79              	.LCFI6:
  80              		.cfi_def_cfa_register 7
  81 0006 7860     		str	r0, [r7, #4]
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart, pll_config;
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
  82              		.loc 1 226 5
  83 0008 7B68     		ldr	r3, [r7, #4]
  84 000a 002B     		cmp	r3, #0
  85 000c 01D1     		bne	.L4
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
  86              		.loc 1 228 12
  87 000e 0123     		movs	r3, #1
  88 0010 64E2     		b	.L5
  89              	.L4:
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  90              		.loc 1 234 25
  91 0012 7B68     		ldr	r3, [r7, #4]
  92 0014 1B68     		ldr	r3, [r3]
  93              		.loc 1 234 43
  94 0016 03F00103 		and	r3, r3, #1
  95              		.loc 1 234 5
  96 001a 002B     		cmp	r3, #0
  97 001c 75D0     		beq	.L6
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
  98              		.loc 1 239 9
  99 001e A34B     		ldr	r3, .L59
 100 0020 9B68     		ldr	r3, [r3, #8]
 101 0022 03F00C03 		and	r3, r3, #12
 102              		.loc 1 239 7
 103 0026 042B     		cmp	r3, #4
 104 0028 0CD0     		beq	.L7
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 105              		.loc 1 240 9 discriminator 1
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 7


 106 002a A04B     		ldr	r3, .L59
 107 002c 9B68     		ldr	r3, [r3, #8]
 108 002e 03F00C03 		and	r3, r3, #12
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 109              		.loc 1 239 60 discriminator 1
 110 0032 082B     		cmp	r3, #8
 111 0034 12D1     		bne	.L8
 112              		.loc 1 240 68
 113 0036 9D4B     		ldr	r3, .L59
 114 0038 5B68     		ldr	r3, [r3, #4]
 115              		.loc 1 240 78
 116 003a 03F48003 		and	r3, r3, #4194304
 117              		.loc 1 240 60
 118 003e B3F5800F 		cmp	r3, #4194304
 119 0042 0BD1     		bne	.L8
 120              	.L7:
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 121              		.loc 1 242 11
 122 0044 994B     		ldr	r3, .L59
 123 0046 1B68     		ldr	r3, [r3]
 124 0048 03F40033 		and	r3, r3, #131072
 125              		.loc 1 242 9
 126 004c 002B     		cmp	r3, #0
 127 004e 5BD0     		beq	.L58
 128              		.loc 1 242 78 discriminator 1
 129 0050 7B68     		ldr	r3, [r7, #4]
 130 0052 5B68     		ldr	r3, [r3, #4]
 131              		.loc 1 242 57 discriminator 1
 132 0054 002B     		cmp	r3, #0
 133 0056 57D1     		bne	.L58
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 134              		.loc 1 244 16
 135 0058 0123     		movs	r3, #1
 136 005a 3FE2     		b	.L5
 137              	.L8:
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 138              		.loc 1 250 7
 139 005c 7B68     		ldr	r3, [r7, #4]
 140 005e 5B68     		ldr	r3, [r3, #4]
 141 0060 B3F5803F 		cmp	r3, #65536
 142 0064 06D1     		bne	.L10
 143              		.loc 1 250 7 is_stmt 0 discriminator 1
 144 0066 914B     		ldr	r3, .L59
 145 0068 1B68     		ldr	r3, [r3]
 146 006a 904A     		ldr	r2, .L59
 147 006c 43F48033 		orr	r3, r3, #65536
 148 0070 1360     		str	r3, [r2]
 149 0072 1DE0     		b	.L11
 150              	.L10:
 151              		.loc 1 250 7 discriminator 2
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 8


 152 0074 7B68     		ldr	r3, [r7, #4]
 153 0076 5B68     		ldr	r3, [r3, #4]
 154 0078 B3F5A02F 		cmp	r3, #327680
 155 007c 0CD1     		bne	.L12
 156              		.loc 1 250 7 discriminator 3
 157 007e 8B4B     		ldr	r3, .L59
 158 0080 1B68     		ldr	r3, [r3]
 159 0082 8A4A     		ldr	r2, .L59
 160 0084 43F48023 		orr	r3, r3, #262144
 161 0088 1360     		str	r3, [r2]
 162 008a 884B     		ldr	r3, .L59
 163 008c 1B68     		ldr	r3, [r3]
 164 008e 874A     		ldr	r2, .L59
 165 0090 43F48033 		orr	r3, r3, #65536
 166 0094 1360     		str	r3, [r2]
 167 0096 0BE0     		b	.L11
 168              	.L12:
 169              		.loc 1 250 7 discriminator 4
 170 0098 844B     		ldr	r3, .L59
 171 009a 1B68     		ldr	r3, [r3]
 172 009c 834A     		ldr	r2, .L59
 173 009e 23F48033 		bic	r3, r3, #65536
 174 00a2 1360     		str	r3, [r2]
 175 00a4 814B     		ldr	r3, .L59
 176 00a6 1B68     		ldr	r3, [r3]
 177 00a8 804A     		ldr	r2, .L59
 178 00aa 23F48023 		bic	r3, r3, #262144
 179 00ae 1360     		str	r3, [r2]
 180              	.L11:
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE State */
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 181              		.loc 1 253 28 is_stmt 1
 182 00b0 7B68     		ldr	r3, [r7, #4]
 183 00b2 5B68     		ldr	r3, [r3, #4]
 184              		.loc 1 253 9
 185 00b4 002B     		cmp	r3, #0
 186 00b6 13D0     		beq	.L13
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 187              		.loc 1 256 21
 188 00b8 FFF7FEFF 		bl	HAL_GetTick
 189 00bc 3861     		str	r0, [r7, #16]
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 190              		.loc 1 259 14
 191 00be 08E0     		b	.L14
 192              	.L15:
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 193              		.loc 1 261 15
 194 00c0 FFF7FEFF 		bl	HAL_GetTick
 195 00c4 0246     		mov	r2, r0
 196              		.loc 1 261 29
 197 00c6 3B69     		ldr	r3, [r7, #16]
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 9


 198 00c8 D31A     		subs	r3, r2, r3
 199              		.loc 1 261 13
 200 00ca 642B     		cmp	r3, #100
 201 00cc 01D9     		bls	.L14
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 202              		.loc 1 263 20
 203 00ce 0323     		movs	r3, #3
 204 00d0 04E2     		b	.L5
 205              	.L14:
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 206              		.loc 1 259 15
 207 00d2 764B     		ldr	r3, .L59
 208 00d4 1B68     		ldr	r3, [r3]
 209 00d6 03F40033 		and	r3, r3, #131072
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 210              		.loc 1 259 14
 211 00da 002B     		cmp	r3, #0
 212 00dc F0D0     		beq	.L15
 213 00de 14E0     		b	.L6
 214              	.L13:
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 215              		.loc 1 270 21
 216 00e0 FFF7FEFF 		bl	HAL_GetTick
 217 00e4 3861     		str	r0, [r7, #16]
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is bypassed or disabled */
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 218              		.loc 1 273 14
 219 00e6 08E0     		b	.L16
 220              	.L17:
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 221              		.loc 1 275 15
 222 00e8 FFF7FEFF 		bl	HAL_GetTick
 223 00ec 0246     		mov	r2, r0
 224              		.loc 1 275 29
 225 00ee 3B69     		ldr	r3, [r7, #16]
 226 00f0 D31A     		subs	r3, r2, r3
 227              		.loc 1 275 13
 228 00f2 642B     		cmp	r3, #100
 229 00f4 01D9     		bls	.L16
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 230              		.loc 1 277 20
 231 00f6 0323     		movs	r3, #3
 232 00f8 F0E1     		b	.L5
 233              	.L16:
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 234              		.loc 1 273 15
 235 00fa 6C4B     		ldr	r3, .L59
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 10


 236 00fc 1B68     		ldr	r3, [r3]
 237 00fe 03F40033 		and	r3, r3, #131072
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 238              		.loc 1 273 14
 239 0102 002B     		cmp	r3, #0
 240 0104 F0D1     		bne	.L17
 241 0106 00E0     		b	.L6
 242              	.L58:
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 243              		.loc 1 242 9
 244 0108 00BF     		nop
 245              	.L6:
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 246              		.loc 1 284 25
 247 010a 7B68     		ldr	r3, [r7, #4]
 248 010c 1B68     		ldr	r3, [r3]
 249              		.loc 1 284 43
 250 010e 03F00203 		and	r3, r3, #2
 251              		.loc 1 284 5
 252 0112 002B     		cmp	r3, #0
 253 0114 63D0     		beq	.L18
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 254              		.loc 1 291 9
 255 0116 654B     		ldr	r3, .L59
 256 0118 9B68     		ldr	r3, [r3, #8]
 257 011a 03F00C03 		and	r3, r3, #12
 258              		.loc 1 291 7
 259 011e 002B     		cmp	r3, #0
 260 0120 0BD0     		beq	.L19
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 261              		.loc 1 292 9 discriminator 1
 262 0122 624B     		ldr	r3, .L59
 263 0124 9B68     		ldr	r3, [r3, #8]
 264 0126 03F00C03 		and	r3, r3, #12
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 265              		.loc 1 291 60 discriminator 1
 266 012a 082B     		cmp	r3, #8
 267 012c 1CD1     		bne	.L20
 268              		.loc 1 292 68
 269 012e 5F4B     		ldr	r3, .L59
 270 0130 5B68     		ldr	r3, [r3, #4]
 271              		.loc 1 292 78
 272 0132 03F48003 		and	r3, r3, #4194304
 273              		.loc 1 292 60
 274 0136 002B     		cmp	r3, #0
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 11


 275 0138 16D1     		bne	.L20
 276              	.L19:
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 277              		.loc 1 295 11
 278 013a 5C4B     		ldr	r3, .L59
 279 013c 1B68     		ldr	r3, [r3]
 280 013e 03F00203 		and	r3, r3, #2
 281              		.loc 1 295 9
 282 0142 002B     		cmp	r3, #0
 283 0144 05D0     		beq	.L21
 284              		.loc 1 295 78 discriminator 1
 285 0146 7B68     		ldr	r3, [r7, #4]
 286 0148 DB68     		ldr	r3, [r3, #12]
 287              		.loc 1 295 57 discriminator 1
 288 014a 012B     		cmp	r3, #1
 289 014c 01D0     		beq	.L21
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 290              		.loc 1 297 16
 291 014e 0123     		movs	r3, #1
 292 0150 C4E1     		b	.L5
 293              	.L21:
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 294              		.loc 1 303 9
 295 0152 564B     		ldr	r3, .L59
 296 0154 1B68     		ldr	r3, [r3]
 297 0156 23F0F802 		bic	r2, r3, #248
 298 015a 7B68     		ldr	r3, [r7, #4]
 299 015c 1B69     		ldr	r3, [r3, #16]
 300 015e DB00     		lsls	r3, r3, #3
 301 0160 5249     		ldr	r1, .L59
 302 0162 1343     		orrs	r3, r3, r2
 303 0164 0B60     		str	r3, [r1]
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 304              		.loc 1 295 9
 305 0166 3AE0     		b	.L18
 306              	.L20:
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI State */
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 307              		.loc 1 309 28
 308 0168 7B68     		ldr	r3, [r7, #4]
 309 016a DB68     		ldr	r3, [r3, #12]
 310              		.loc 1 309 9
 311 016c 002B     		cmp	r3, #0
 312 016e 20D0     		beq	.L22
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 12


 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 313              		.loc 1 312 9
 314 0170 4F4B     		ldr	r3, .L59+4
 315 0172 0122     		movs	r2, #1
 316 0174 1A60     		str	r2, [r3]
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 317              		.loc 1 315 21
 318 0176 FFF7FEFF 		bl	HAL_GetTick
 319 017a 3861     		str	r0, [r7, #16]
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 320              		.loc 1 318 14
 321 017c 08E0     		b	.L23
 322              	.L24:
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 323              		.loc 1 320 15
 324 017e FFF7FEFF 		bl	HAL_GetTick
 325 0182 0246     		mov	r2, r0
 326              		.loc 1 320 29
 327 0184 3B69     		ldr	r3, [r7, #16]
 328 0186 D31A     		subs	r3, r2, r3
 329              		.loc 1 320 13
 330 0188 022B     		cmp	r3, #2
 331 018a 01D9     		bls	.L23
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 332              		.loc 1 322 20
 333 018c 0323     		movs	r3, #3
 334 018e A5E1     		b	.L5
 335              	.L23:
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 336              		.loc 1 318 15
 337 0190 464B     		ldr	r3, .L59
 338 0192 1B68     		ldr	r3, [r3]
 339 0194 03F00203 		and	r3, r3, #2
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 340              		.loc 1 318 14
 341 0198 002B     		cmp	r3, #0
 342 019a F0D0     		beq	.L24
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 343              		.loc 1 327 9
 344 019c 434B     		ldr	r3, .L59
 345 019e 1B68     		ldr	r3, [r3]
 346 01a0 23F0F802 		bic	r2, r3, #248
 347 01a4 7B68     		ldr	r3, [r7, #4]
 348 01a6 1B69     		ldr	r3, [r3, #16]
 349 01a8 DB00     		lsls	r3, r3, #3
 350 01aa 4049     		ldr	r1, .L59
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 13


 351 01ac 1343     		orrs	r3, r3, r2
 352 01ae 0B60     		str	r3, [r1]
 353 01b0 15E0     		b	.L18
 354              	.L22:
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 355              		.loc 1 332 9
 356 01b2 3F4B     		ldr	r3, .L59+4
 357 01b4 0022     		movs	r2, #0
 358 01b6 1A60     		str	r2, [r3]
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 359              		.loc 1 335 21
 360 01b8 FFF7FEFF 		bl	HAL_GetTick
 361 01bc 3861     		str	r0, [r7, #16]
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 362              		.loc 1 338 14
 363 01be 08E0     		b	.L25
 364              	.L26:
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 365              		.loc 1 340 15
 366 01c0 FFF7FEFF 		bl	HAL_GetTick
 367 01c4 0246     		mov	r2, r0
 368              		.loc 1 340 29
 369 01c6 3B69     		ldr	r3, [r7, #16]
 370 01c8 D31A     		subs	r3, r2, r3
 371              		.loc 1 340 13
 372 01ca 022B     		cmp	r3, #2
 373 01cc 01D9     		bls	.L25
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 374              		.loc 1 342 20
 375 01ce 0323     		movs	r3, #3
 376 01d0 84E1     		b	.L5
 377              	.L25:
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 378              		.loc 1 338 15
 379 01d2 364B     		ldr	r3, .L59
 380 01d4 1B68     		ldr	r3, [r3]
 381 01d6 03F00203 		and	r3, r3, #2
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 382              		.loc 1 338 14
 383 01da 002B     		cmp	r3, #0
 384 01dc F0D1     		bne	.L26
 385              	.L18:
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 14


 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 386              		.loc 1 349 25
 387 01de 7B68     		ldr	r3, [r7, #4]
 388 01e0 1B68     		ldr	r3, [r3]
 389              		.loc 1 349 43
 390 01e2 03F00803 		and	r3, r3, #8
 391              		.loc 1 349 5
 392 01e6 002B     		cmp	r3, #0
 393 01e8 30D0     		beq	.L27
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSI State */
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 394              		.loc 1 355 26
 395 01ea 7B68     		ldr	r3, [r7, #4]
 396 01ec 5B69     		ldr	r3, [r3, #20]
 397              		.loc 1 355 7
 398 01ee 002B     		cmp	r3, #0
 399 01f0 16D0     		beq	.L28
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 400              		.loc 1 358 7
 401 01f2 304B     		ldr	r3, .L59+8
 402 01f4 0122     		movs	r2, #1
 403 01f6 1A60     		str	r2, [r3]
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 404              		.loc 1 361 19
 405 01f8 FFF7FEFF 		bl	HAL_GetTick
 406 01fc 3861     		str	r0, [r7, #16]
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 407              		.loc 1 364 12
 408 01fe 08E0     		b	.L29
 409              	.L30:
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 410              		.loc 1 366 13
 411 0200 FFF7FEFF 		bl	HAL_GetTick
 412 0204 0246     		mov	r2, r0
 413              		.loc 1 366 27
 414 0206 3B69     		ldr	r3, [r7, #16]
 415 0208 D31A     		subs	r3, r2, r3
 416              		.loc 1 366 11
 417 020a 022B     		cmp	r3, #2
 418 020c 01D9     		bls	.L29
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 419              		.loc 1 368 18
 420 020e 0323     		movs	r3, #3
 421 0210 64E1     		b	.L5
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 15


 422              	.L29:
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 423              		.loc 1 364 13
 424 0212 264B     		ldr	r3, .L59
 425 0214 5B6F     		ldr	r3, [r3, #116]
 426 0216 03F00203 		and	r3, r3, #2
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 427              		.loc 1 364 12
 428 021a 002B     		cmp	r3, #0
 429 021c F0D0     		beq	.L30
 430 021e 15E0     		b	.L27
 431              	.L28:
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 432              		.loc 1 375 7
 433 0220 244B     		ldr	r3, .L59+8
 434 0222 0022     		movs	r2, #0
 435 0224 1A60     		str	r2, [r3]
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 436              		.loc 1 378 19
 437 0226 FFF7FEFF 		bl	HAL_GetTick
 438 022a 3861     		str	r0, [r7, #16]
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 439              		.loc 1 381 12
 440 022c 08E0     		b	.L31
 441              	.L32:
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 442              		.loc 1 383 13
 443 022e FFF7FEFF 		bl	HAL_GetTick
 444 0232 0246     		mov	r2, r0
 445              		.loc 1 383 27
 446 0234 3B69     		ldr	r3, [r7, #16]
 447 0236 D31A     		subs	r3, r2, r3
 448              		.loc 1 383 11
 449 0238 022B     		cmp	r3, #2
 450 023a 01D9     		bls	.L31
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 451              		.loc 1 385 18
 452 023c 0323     		movs	r3, #3
 453 023e 4DE1     		b	.L5
 454              	.L31:
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 455              		.loc 1 381 13
 456 0240 1A4B     		ldr	r3, .L59
 457 0242 5B6F     		ldr	r3, [r3, #116]
 458 0244 03F00203 		and	r3, r3, #2
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 16


 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 459              		.loc 1 381 12
 460 0248 002B     		cmp	r3, #0
 461 024a F0D1     		bne	.L32
 462              	.L27:
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 463              		.loc 1 391 25
 464 024c 7B68     		ldr	r3, [r7, #4]
 465 024e 1B68     		ldr	r3, [r3]
 466              		.loc 1 391 43
 467 0250 03F00403 		and	r3, r3, #4
 468              		.loc 1 391 5
 469 0254 002B     		cmp	r3, #0
 470 0256 00F0A080 		beq	.L33
 471              	.LBB2:
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 472              		.loc 1 393 22
 473 025a 0023     		movs	r3, #0
 474 025c FB75     		strb	r3, [r7, #23]
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 475              		.loc 1 400 8
 476 025e 134B     		ldr	r3, .L59
 477 0260 1B6C     		ldr	r3, [r3, #64]
 478 0262 03F08053 		and	r3, r3, #268435456
 479              		.loc 1 400 7
 480 0266 002B     		cmp	r3, #0
 481 0268 0FD1     		bne	.L34
 482              	.LBB3:
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 483              		.loc 1 402 7
 484 026a 0023     		movs	r3, #0
 485 026c BB60     		str	r3, [r7, #8]
 486 026e 0F4B     		ldr	r3, .L59
 487 0270 1B6C     		ldr	r3, [r3, #64]
 488 0272 0E4A     		ldr	r2, .L59
 489 0274 43F08053 		orr	r3, r3, #268435456
 490 0278 1364     		str	r3, [r2, #64]
 491 027a 0C4B     		ldr	r3, .L59
 492 027c 1B6C     		ldr	r3, [r3, #64]
 493 027e 03F08053 		and	r3, r3, #268435456
 494 0282 BB60     		str	r3, [r7, #8]
 495 0284 BB68     		ldr	r3, [r7, #8]
 496              	.LBE3:
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pwrclkchanged = SET;
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 17


 497              		.loc 1 403 21
 498 0286 0123     		movs	r3, #1
 499 0288 FB75     		strb	r3, [r7, #23]
 500              	.L34:
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 501              		.loc 1 406 8
 502 028a 0B4B     		ldr	r3, .L59+12
 503 028c 1B68     		ldr	r3, [r3]
 504 028e 03F48073 		and	r3, r3, #256
 505              		.loc 1 406 7
 506 0292 002B     		cmp	r3, #0
 507 0294 21D1     		bne	.L35
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 508              		.loc 1 409 7
 509 0296 084B     		ldr	r3, .L59+12
 510 0298 1B68     		ldr	r3, [r3]
 511 029a 074A     		ldr	r2, .L59+12
 512 029c 43F48073 		orr	r3, r3, #256
 513 02a0 1360     		str	r3, [r2]
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 514              		.loc 1 412 19
 515 02a2 FFF7FEFF 		bl	HAL_GetTick
 516 02a6 3861     		str	r0, [r7, #16]
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 517              		.loc 1 414 12
 518 02a8 11E0     		b	.L36
 519              	.L60:
 520 02aa 00BF     		.align	2
 521              	.L59:
 522 02ac 00380240 		.word	1073887232
 523 02b0 00004742 		.word	1111949312
 524 02b4 800E4742 		.word	1111953024
 525 02b8 00700040 		.word	1073770496
 526              	.L37:
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 527              		.loc 1 416 13
 528 02bc FFF7FEFF 		bl	HAL_GetTick
 529 02c0 0246     		mov	r2, r0
 530              		.loc 1 416 27
 531 02c2 3B69     		ldr	r3, [r7, #16]
 532 02c4 D31A     		subs	r3, r2, r3
 533              		.loc 1 416 11
 534 02c6 022B     		cmp	r3, #2
 535 02c8 01D9     		bls	.L36
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 536              		.loc 1 418 18
 537 02ca 0323     		movs	r3, #3
 538 02cc 06E1     		b	.L5
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 18


 539              	.L36:
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 540              		.loc 1 414 13
 541 02ce 854B     		ldr	r3, .L61
 542 02d0 1B68     		ldr	r3, [r3]
 543 02d2 03F48073 		and	r3, r3, #256
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 544              		.loc 1 414 12
 545 02d6 002B     		cmp	r3, #0
 546 02d8 F0D0     		beq	.L37
 547              	.L35:
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 548              		.loc 1 424 5
 549 02da 7B68     		ldr	r3, [r7, #4]
 550 02dc 9B68     		ldr	r3, [r3, #8]
 551 02de 012B     		cmp	r3, #1
 552 02e0 06D1     		bne	.L38
 553              		.loc 1 424 5 is_stmt 0 discriminator 1
 554 02e2 814B     		ldr	r3, .L61+4
 555 02e4 1B6F     		ldr	r3, [r3, #112]
 556 02e6 804A     		ldr	r2, .L61+4
 557 02e8 43F00103 		orr	r3, r3, #1
 558 02ec 1367     		str	r3, [r2, #112]
 559 02ee 1CE0     		b	.L39
 560              	.L38:
 561              		.loc 1 424 5 discriminator 2
 562 02f0 7B68     		ldr	r3, [r7, #4]
 563 02f2 9B68     		ldr	r3, [r3, #8]
 564 02f4 052B     		cmp	r3, #5
 565 02f6 0CD1     		bne	.L40
 566              		.loc 1 424 5 discriminator 3
 567 02f8 7B4B     		ldr	r3, .L61+4
 568 02fa 1B6F     		ldr	r3, [r3, #112]
 569 02fc 7A4A     		ldr	r2, .L61+4
 570 02fe 43F00403 		orr	r3, r3, #4
 571 0302 1367     		str	r3, [r2, #112]
 572 0304 784B     		ldr	r3, .L61+4
 573 0306 1B6F     		ldr	r3, [r3, #112]
 574 0308 774A     		ldr	r2, .L61+4
 575 030a 43F00103 		orr	r3, r3, #1
 576 030e 1367     		str	r3, [r2, #112]
 577 0310 0BE0     		b	.L39
 578              	.L40:
 579              		.loc 1 424 5 discriminator 4
 580 0312 754B     		ldr	r3, .L61+4
 581 0314 1B6F     		ldr	r3, [r3, #112]
 582 0316 744A     		ldr	r2, .L61+4
 583 0318 23F00103 		bic	r3, r3, #1
 584 031c 1367     		str	r3, [r2, #112]
 585 031e 724B     		ldr	r3, .L61+4
 586 0320 1B6F     		ldr	r3, [r3, #112]
 587 0322 714A     		ldr	r2, .L61+4
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 19


 588 0324 23F00403 		bic	r3, r3, #4
 589 0328 1367     		str	r3, [r2, #112]
 590              	.L39:
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 591              		.loc 1 426 26 is_stmt 1
 592 032a 7B68     		ldr	r3, [r7, #4]
 593 032c 9B68     		ldr	r3, [r3, #8]
 594              		.loc 1 426 7
 595 032e 002B     		cmp	r3, #0
 596 0330 15D0     		beq	.L41
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 597              		.loc 1 429 19
 598 0332 FFF7FEFF 		bl	HAL_GetTick
 599 0336 3861     		str	r0, [r7, #16]
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 600              		.loc 1 432 12
 601 0338 0AE0     		b	.L42
 602              	.L43:
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 603              		.loc 1 434 13
 604 033a FFF7FEFF 		bl	HAL_GetTick
 605 033e 0246     		mov	r2, r0
 606              		.loc 1 434 27
 607 0340 3B69     		ldr	r3, [r7, #16]
 608 0342 D31A     		subs	r3, r2, r3
 609              		.loc 1 434 11
 610 0344 41F28832 		movw	r2, #5000
 611 0348 9342     		cmp	r3, r2
 612 034a 01D9     		bls	.L42
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 613              		.loc 1 436 18
 614 034c 0323     		movs	r3, #3
 615 034e C5E0     		b	.L5
 616              	.L42:
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 617              		.loc 1 432 13
 618 0350 654B     		ldr	r3, .L61+4
 619 0352 1B6F     		ldr	r3, [r3, #112]
 620 0354 03F00203 		and	r3, r3, #2
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 621              		.loc 1 432 12
 622 0358 002B     		cmp	r3, #0
 623 035a EED0     		beq	.L43
 624 035c 14E0     		b	.L44
 625              	.L41:
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 20


 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 626              		.loc 1 443 19
 627 035e FFF7FEFF 		bl	HAL_GetTick
 628 0362 3861     		str	r0, [r7, #16]
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 629              		.loc 1 446 12
 630 0364 0AE0     		b	.L45
 631              	.L46:
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 632              		.loc 1 448 13
 633 0366 FFF7FEFF 		bl	HAL_GetTick
 634 036a 0246     		mov	r2, r0
 635              		.loc 1 448 27
 636 036c 3B69     		ldr	r3, [r7, #16]
 637 036e D31A     		subs	r3, r2, r3
 638              		.loc 1 448 11
 639 0370 41F28832 		movw	r2, #5000
 640 0374 9342     		cmp	r3, r2
 641 0376 01D9     		bls	.L45
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 642              		.loc 1 450 18
 643 0378 0323     		movs	r3, #3
 644 037a AFE0     		b	.L5
 645              	.L45:
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 646              		.loc 1 446 13
 647 037c 5A4B     		ldr	r3, .L61+4
 648 037e 1B6F     		ldr	r3, [r3, #112]
 649 0380 03F00203 		and	r3, r3, #2
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 650              		.loc 1 446 12
 651 0384 002B     		cmp	r3, #0
 652 0386 EED1     		bne	.L46
 653              	.L44:
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 654              		.loc 1 456 7
 655 0388 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 656 038a 012B     		cmp	r3, #1
 657 038c 05D1     		bne	.L33
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 658              		.loc 1 458 7
 659 038e 564B     		ldr	r3, .L61+4
 660 0390 1B6C     		ldr	r3, [r3, #64]
 661 0392 554A     		ldr	r2, .L61+4
 662 0394 23F08053 		bic	r3, r3, #268435456
 663 0398 1364     		str	r3, [r2, #64]
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 21


 664              	.L33:
 665              	.LBE2:
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 666              		.loc 1 464 30
 667 039a 7B68     		ldr	r3, [r7, #4]
 668 039c 9B69     		ldr	r3, [r3, #24]
 669              		.loc 1 464 6
 670 039e 002B     		cmp	r3, #0
 671 03a0 00F09B80 		beq	.L47
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 672              		.loc 1 467 8
 673 03a4 504B     		ldr	r3, .L61+4
 674 03a6 9B68     		ldr	r3, [r3, #8]
 675 03a8 03F00C03 		and	r3, r3, #12
 676              		.loc 1 467 7
 677 03ac 082B     		cmp	r3, #8
 678 03ae 5CD0     		beq	.L48
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 679              		.loc 1 469 33
 680 03b0 7B68     		ldr	r3, [r7, #4]
 681 03b2 9B69     		ldr	r3, [r3, #24]
 682              		.loc 1 469 9
 683 03b4 022B     		cmp	r3, #2
 684 03b6 41D1     		bne	.L49
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Check the parameters */
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 685              		.loc 1 479 9
 686 03b8 4C4B     		ldr	r3, .L61+8
 687 03ba 0022     		movs	r2, #0
 688 03bc 1A60     		str	r2, [r3]
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 689              		.loc 1 482 21
 690 03be FFF7FEFF 		bl	HAL_GetTick
 691 03c2 3861     		str	r0, [r7, #16]
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 692              		.loc 1 485 14
 693 03c4 08E0     		b	.L50
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 22


 694              	.L51:
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 695              		.loc 1 487 15
 696 03c6 FFF7FEFF 		bl	HAL_GetTick
 697 03ca 0246     		mov	r2, r0
 698              		.loc 1 487 29
 699 03cc 3B69     		ldr	r3, [r7, #16]
 700 03ce D31A     		subs	r3, r2, r3
 701              		.loc 1 487 13
 702 03d0 022B     		cmp	r3, #2
 703 03d2 01D9     		bls	.L50
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 704              		.loc 1 489 20
 705 03d4 0323     		movs	r3, #3
 706 03d6 81E0     		b	.L5
 707              	.L50:
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 708              		.loc 1 485 15
 709 03d8 434B     		ldr	r3, .L61+4
 710 03da 1B68     		ldr	r3, [r3]
 711 03dc 03F00073 		and	r3, r3, #33554432
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 712              		.loc 1 485 14
 713 03e0 002B     		cmp	r3, #0
 714 03e2 F0D1     		bne	.L51
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                  
 715              		.loc 1 494 9
 716 03e4 7B68     		ldr	r3, [r7, #4]
 717 03e6 DA69     		ldr	r2, [r3, #28]
 718 03e8 7B68     		ldr	r3, [r7, #4]
 719 03ea 1B6A     		ldr	r3, [r3, #32]
 720 03ec 1A43     		orrs	r2, r2, r3
 721 03ee 7B68     		ldr	r3, [r7, #4]
 722 03f0 5B6A     		ldr	r3, [r3, #36]
 723 03f2 9B01     		lsls	r3, r3, #6
 724 03f4 1A43     		orrs	r2, r2, r3
 725 03f6 7B68     		ldr	r3, [r7, #4]
 726 03f8 9B6A     		ldr	r3, [r3, #40]
 727 03fa 5B08     		lsrs	r3, r3, #1
 728 03fc 013B     		subs	r3, r3, #1
 729 03fe 1B04     		lsls	r3, r3, #16
 730 0400 1A43     		orrs	r2, r2, r3
 731 0402 7B68     		ldr	r3, [r7, #4]
 732 0404 DB6A     		ldr	r3, [r3, #44]
 733 0406 1B06     		lsls	r3, r3, #24
 734 0408 3749     		ldr	r1, .L61+4
 735 040a 1343     		orrs	r3, r3, r2
 736 040c 4B60     		str	r3, [r1, #4]
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Po
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 23


 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the main PLL. */
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 737              		.loc 1 500 9
 738 040e 374B     		ldr	r3, .L61+8
 739 0410 0122     		movs	r2, #1
 740 0412 1A60     		str	r2, [r3]
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 741              		.loc 1 503 21
 742 0414 FFF7FEFF 		bl	HAL_GetTick
 743 0418 3861     		str	r0, [r7, #16]
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 744              		.loc 1 506 14
 745 041a 08E0     		b	.L52
 746              	.L53:
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 747              		.loc 1 508 15
 748 041c FFF7FEFF 		bl	HAL_GetTick
 749 0420 0246     		mov	r2, r0
 750              		.loc 1 508 29
 751 0422 3B69     		ldr	r3, [r7, #16]
 752 0424 D31A     		subs	r3, r2, r3
 753              		.loc 1 508 13
 754 0426 022B     		cmp	r3, #2
 755 0428 01D9     		bls	.L52
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 756              		.loc 1 510 20
 757 042a 0323     		movs	r3, #3
 758 042c 56E0     		b	.L5
 759              	.L52:
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 760              		.loc 1 506 15
 761 042e 2E4B     		ldr	r3, .L61+4
 762 0430 1B68     		ldr	r3, [r3]
 763 0432 03F00073 		and	r3, r3, #33554432
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 764              		.loc 1 506 14
 765 0436 002B     		cmp	r3, #0
 766 0438 F0D0     		beq	.L53
 767 043a 4EE0     		b	.L47
 768              	.L49:
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 769              		.loc 1 517 9
 770 043c 2B4B     		ldr	r3, .L61+8
 771 043e 0022     		movs	r2, #0
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 24


 772 0440 1A60     		str	r2, [r3]
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 773              		.loc 1 520 21
 774 0442 FFF7FEFF 		bl	HAL_GetTick
 775 0446 3861     		str	r0, [r7, #16]
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 776              		.loc 1 523 14
 777 0448 08E0     		b	.L54
 778              	.L55:
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 779              		.loc 1 525 15
 780 044a FFF7FEFF 		bl	HAL_GetTick
 781 044e 0246     		mov	r2, r0
 782              		.loc 1 525 29
 783 0450 3B69     		ldr	r3, [r7, #16]
 784 0452 D31A     		subs	r3, r2, r3
 785              		.loc 1 525 13
 786 0454 022B     		cmp	r3, #2
 787 0456 01D9     		bls	.L54
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 788              		.loc 1 527 20
 789 0458 0323     		movs	r3, #3
 790 045a 3FE0     		b	.L5
 791              	.L54:
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 792              		.loc 1 523 15
 793 045c 224B     		ldr	r3, .L61+4
 794 045e 1B68     		ldr	r3, [r3]
 795 0460 03F00073 		and	r3, r3, #33554432
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 796              		.loc 1 523 14
 797 0464 002B     		cmp	r3, #0
 798 0466 F0D1     		bne	.L55
 799 0468 37E0     		b	.L47
 800              	.L48:
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 801              		.loc 1 535 33
 802 046a 7B68     		ldr	r3, [r7, #4]
 803 046c 9B69     		ldr	r3, [r3, #24]
 804              		.loc 1 535 9
 805 046e 012B     		cmp	r3, #1
 806 0470 01D1     		bne	.L56
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 25


 807              		.loc 1 537 16
 808 0472 0123     		movs	r3, #1
 809 0474 32E0     		b	.L5
 810              	.L56:
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pll_config = RCC->PLLCFGR;
 811              		.loc 1 542 25
 812 0476 1C4B     		ldr	r3, .L61+4
 813              		.loc 1 542 20
 814 0478 5B68     		ldr	r3, [r3, #4]
 815 047a FB60     		str	r3, [r7, #12]
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #else
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 816              		.loc 1 552 37
 817 047c 7B68     		ldr	r3, [r7, #4]
 818 047e 9B69     		ldr	r3, [r3, #24]
 819              		.loc 1 552 12
 820 0480 012B     		cmp	r3, #1
 821 0482 28D0     		beq	.L57
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 822              		.loc 1 553 14 discriminator 1
 823 0484 FB68     		ldr	r3, [r7, #12]
 824 0486 03F48002 		and	r2, r3, #4194304
 825              		.loc 1 553 80 discriminator 1
 826 048a 7B68     		ldr	r3, [r7, #4]
 827 048c DB69     		ldr	r3, [r3, #28]
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 828              		.loc 1 552 64 discriminator 1
 829 048e 9A42     		cmp	r2, r3
 830 0490 21D1     		bne	.L57
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 831              		.loc 1 554 14
 832 0492 FB68     		ldr	r3, [r7, #12]
 833 0494 03F03F02 		and	r2, r3, #63
 834              		.loc 1 554 86
 835 0498 7B68     		ldr	r3, [r7, #4]
 836 049a 1B6A     		ldr	r3, [r3, #32]
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 837              		.loc 1 553 92
 838 049c 9A42     		cmp	r2, r3
 839 049e 1AD1     		bne	.L57
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 840              		.loc 1 555 14
 841 04a0 FA68     		ldr	r2, [r7, #12]
 842 04a2 47F6C073 		movw	r3, #32704
 843 04a6 1340     		ands	r3, r3, r2
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 26


 844              		.loc 1 555 79
 845 04a8 7A68     		ldr	r2, [r7, #4]
 846 04aa 526A     		ldr	r2, [r2, #36]
 847              		.loc 1 555 86
 848 04ac 9201     		lsls	r2, r2, #6
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 849              		.loc 1 554 111
 850 04ae 9342     		cmp	r3, r2
 851 04b0 11D1     		bne	.L57
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 852              		.loc 1 556 14
 853 04b2 FB68     		ldr	r3, [r7, #12]
 854 04b4 03F44032 		and	r2, r3, #196608
 855              		.loc 1 556 81
 856 04b8 7B68     		ldr	r3, [r7, #4]
 857 04ba 9B6A     		ldr	r3, [r3, #40]
 858              		.loc 1 556 87
 859 04bc 5B08     		lsrs	r3, r3, #1
 860              		.loc 1 556 94
 861 04be 013B     		subs	r3, r3, #1
 862              		.loc 1 556 101
 863 04c0 1B04     		lsls	r3, r3, #16
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 864              		.loc 1 555 111
 865 04c2 9A42     		cmp	r2, r3
 866 04c4 07D1     		bne	.L57
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 867              		.loc 1 557 14
 868 04c6 FB68     		ldr	r3, [r7, #12]
 869 04c8 03F07062 		and	r2, r3, #251658240
 870              		.loc 1 557 79
 871 04cc 7B68     		ldr	r3, [r7, #4]
 872 04ce DB6A     		ldr	r3, [r3, #44]
 873              		.loc 1 557 85
 874 04d0 1B06     		lsls	r3, r3, #24
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 875              		.loc 1 556 126
 876 04d2 9A42     		cmp	r2, r3
 877 04d4 01D0     		beq	.L47
 878              	.L57:
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_ERROR;
 879              		.loc 1 560 18
 880 04d6 0123     		movs	r3, #1
 881 04d8 00E0     		b	.L5
 882              	.L47:
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 883              		.loc 1 565 10
 884 04da 0023     		movs	r3, #0
 885              	.L5:
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 886              		.loc 1 566 1
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 27


 887 04dc 1846     		mov	r0, r3
 888 04de 1837     		adds	r7, r7, #24
 889              	.LCFI7:
 890              		.cfi_def_cfa_offset 8
 891 04e0 BD46     		mov	sp, r7
 892              	.LCFI8:
 893              		.cfi_def_cfa_register 13
 894              		@ sp needed
 895 04e2 80BD     		pop	{r7, pc}
 896              	.L62:
 897              		.align	2
 898              	.L61:
 899 04e4 00700040 		.word	1073770496
 900 04e8 00380240 		.word	1073887232
 901 04ec 60004742 		.word	1111949408
 902              		.cfi_endproc
 903              	.LFE131:
 905              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 906              		.align	1
 907              		.global	HAL_RCC_ClockConfig
 908              		.syntax unified
 909              		.thumb
 910              		.thumb_func
 911              		.fpu fpv4-sp-d16
 913              	HAL_RCC_ClockConfig:
 914              	.LFB132:
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 915              		.loc 1 594 1
 916              		.cfi_startproc
 917              		@ args = 0, pretend = 0, frame = 16
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 28


 918              		@ frame_needed = 1, uses_anonymous_args = 0
 919 0000 80B5     		push	{r7, lr}
 920              	.LCFI9:
 921              		.cfi_def_cfa_offset 8
 922              		.cfi_offset 7, -8
 923              		.cfi_offset 14, -4
 924 0002 84B0     		sub	sp, sp, #16
 925              	.LCFI10:
 926              		.cfi_def_cfa_offset 24
 927 0004 00AF     		add	r7, sp, #0
 928              	.LCFI11:
 929              		.cfi_def_cfa_register 7
 930 0006 7860     		str	r0, [r7, #4]
 931 0008 3960     		str	r1, [r7]
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 932              		.loc 1 598 5
 933 000a 7B68     		ldr	r3, [r7, #4]
 934 000c 002B     		cmp	r3, #0
 935 000e 01D1     		bne	.L64
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 936              		.loc 1 600 12
 937 0010 0123     		movs	r3, #1
 938 0012 CCE0     		b	.L65
 939              	.L64:
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 940              		.loc 1 612 17
 941 0014 684B     		ldr	r3, .L81
 942 0016 1B68     		ldr	r3, [r3]
 943 0018 03F00703 		and	r3, r3, #7
 944              		.loc 1 612 5
 945 001c 3A68     		ldr	r2, [r7]
 946 001e 9A42     		cmp	r2, r3
 947 0020 0CD9     		bls	.L66
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 948              		.loc 1 615 5
 949 0022 654B     		ldr	r3, .L81
 950 0024 3A68     		ldr	r2, [r7]
 951 0026 D2B2     		uxtb	r2, r2
 952 0028 1A70     		strb	r2, [r3]
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 29


 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 953              		.loc 1 619 8
 954 002a 634B     		ldr	r3, .L81
 955 002c 1B68     		ldr	r3, [r3]
 956 002e 03F00703 		and	r3, r3, #7
 957              		.loc 1 619 7
 958 0032 3A68     		ldr	r2, [r7]
 959 0034 9A42     		cmp	r2, r3
 960 0036 01D0     		beq	.L66
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 961              		.loc 1 621 14
 962 0038 0123     		movs	r3, #1
 963 003a B8E0     		b	.L65
 964              	.L66:
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 965              		.loc 1 626 25
 966 003c 7B68     		ldr	r3, [r7, #4]
 967 003e 1B68     		ldr	r3, [r3]
 968              		.loc 1 626 38
 969 0040 03F00203 		and	r3, r3, #2
 970              		.loc 1 626 5
 971 0044 002B     		cmp	r3, #0
 972 0046 20D0     		beq	.L67
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 973              		.loc 1 630 27
 974 0048 7B68     		ldr	r3, [r7, #4]
 975 004a 1B68     		ldr	r3, [r3]
 976              		.loc 1 630 40
 977 004c 03F00403 		and	r3, r3, #4
 978              		.loc 1 630 7
 979 0050 002B     		cmp	r3, #0
 980 0052 05D0     		beq	.L68
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 981              		.loc 1 632 7
 982 0054 594B     		ldr	r3, .L81+4
 983 0056 9B68     		ldr	r3, [r3, #8]
 984 0058 584A     		ldr	r2, .L81+4
 985 005a 43F4E053 		orr	r3, r3, #7168
 986 005e 9360     		str	r3, [r2, #8]
 987              	.L68:
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 988              		.loc 1 635 27
 989 0060 7B68     		ldr	r3, [r7, #4]
 990 0062 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 30


 991              		.loc 1 635 40
 992 0064 03F00803 		and	r3, r3, #8
 993              		.loc 1 635 7
 994 0068 002B     		cmp	r3, #0
 995 006a 05D0     		beq	.L69
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 996              		.loc 1 637 7
 997 006c 534B     		ldr	r3, .L81+4
 998 006e 9B68     		ldr	r3, [r3, #8]
 999 0070 524A     		ldr	r2, .L81+4
 1000 0072 43F46043 		orr	r3, r3, #57344
 1001 0076 9360     		str	r3, [r2, #8]
 1002              	.L69:
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1003              		.loc 1 641 5
 1004 0078 504B     		ldr	r3, .L81+4
 1005 007a 9B68     		ldr	r3, [r3, #8]
 1006 007c 23F0F002 		bic	r2, r3, #240
 1007 0080 7B68     		ldr	r3, [r7, #4]
 1008 0082 9B68     		ldr	r3, [r3, #8]
 1009 0084 4D49     		ldr	r1, .L81+4
 1010 0086 1343     		orrs	r3, r3, r2
 1011 0088 8B60     		str	r3, [r1, #8]
 1012              	.L67:
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 1013              		.loc 1 645 25
 1014 008a 7B68     		ldr	r3, [r7, #4]
 1015 008c 1B68     		ldr	r3, [r3]
 1016              		.loc 1 645 38
 1017 008e 03F00103 		and	r3, r3, #1
 1018              		.loc 1 645 5
 1019 0092 002B     		cmp	r3, #0
 1020 0094 44D0     		beq	.L70
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 1021              		.loc 1 650 25
 1022 0096 7B68     		ldr	r3, [r7, #4]
 1023 0098 5B68     		ldr	r3, [r3, #4]
 1024              		.loc 1 650 7
 1025 009a 012B     		cmp	r3, #1
 1026 009c 07D1     		bne	.L71
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE ready flag */
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 1027              		.loc 1 653 10
 1028 009e 474B     		ldr	r3, .L81+4
 1029 00a0 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 31


 1030 00a2 03F40033 		and	r3, r3, #131072
 1031              		.loc 1 653 9
 1032 00a6 002B     		cmp	r3, #0
 1033 00a8 19D1     		bne	.L72
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 1034              		.loc 1 655 16
 1035 00aa 0123     		movs	r3, #1
 1036 00ac 7FE0     		b	.L65
 1037              	.L71:
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 1038              		.loc 1 659 31
 1039 00ae 7B68     		ldr	r3, [r7, #4]
 1040 00b0 5B68     		ldr	r3, [r3, #4]
 1041              		.loc 1 659 12
 1042 00b2 022B     		cmp	r3, #2
 1043 00b4 03D0     		beq	.L73
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1044              		.loc 1 660 31 discriminator 1
 1045 00b6 7B68     		ldr	r3, [r7, #4]
 1046 00b8 5B68     		ldr	r3, [r3, #4]
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1047              		.loc 1 659 76 discriminator 1
 1048 00ba 032B     		cmp	r3, #3
 1049 00bc 07D1     		bne	.L74
 1050              	.L73:
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the PLL ready flag */
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 1051              		.loc 1 663 10
 1052 00be 3F4B     		ldr	r3, .L81+4
 1053 00c0 1B68     		ldr	r3, [r3]
 1054 00c2 03F00073 		and	r3, r3, #33554432
 1055              		.loc 1 663 9
 1056 00c6 002B     		cmp	r3, #0
 1057 00c8 09D1     		bne	.L72
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 1058              		.loc 1 665 16
 1059 00ca 0123     		movs	r3, #1
 1060 00cc 6FE0     		b	.L65
 1061              	.L74:
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI ready flag */
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 1062              		.loc 1 672 10
 1063 00ce 3B4B     		ldr	r3, .L81+4
 1064 00d0 1B68     		ldr	r3, [r3]
 1065 00d2 03F00203 		and	r3, r3, #2
 1066              		.loc 1 672 9
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 32


 1067 00d6 002B     		cmp	r3, #0
 1068 00d8 01D1     		bne	.L72
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 1069              		.loc 1 674 16
 1070 00da 0123     		movs	r3, #1
 1071 00dc 67E0     		b	.L65
 1072              	.L72:
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 1073              		.loc 1 678 5
 1074 00de 374B     		ldr	r3, .L81+4
 1075 00e0 9B68     		ldr	r3, [r3, #8]
 1076 00e2 23F00302 		bic	r2, r3, #3
 1077 00e6 7B68     		ldr	r3, [r7, #4]
 1078 00e8 5B68     		ldr	r3, [r3, #4]
 1079 00ea 3449     		ldr	r1, .L81+4
 1080 00ec 1343     		orrs	r3, r3, r2
 1081 00ee 8B60     		str	r3, [r1, #8]
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Get Start Tick */
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 1082              		.loc 1 681 17
 1083 00f0 FFF7FEFF 		bl	HAL_GetTick
 1084 00f4 F860     		str	r0, [r7, #12]
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 1085              		.loc 1 683 11
 1086 00f6 0AE0     		b	.L76
 1087              	.L77:
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 1088              		.loc 1 685 12
 1089 00f8 FFF7FEFF 		bl	HAL_GetTick
 1090 00fc 0246     		mov	r2, r0
 1091              		.loc 1 685 26
 1092 00fe FB68     		ldr	r3, [r7, #12]
 1093 0100 D31A     		subs	r3, r2, r3
 1094              		.loc 1 685 10
 1095 0102 41F28832 		movw	r2, #5000
 1096 0106 9342     		cmp	r3, r2
 1097 0108 01D9     		bls	.L76
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 1098              		.loc 1 687 16
 1099 010a 0323     		movs	r3, #3
 1100 010c 4FE0     		b	.L65
 1101              	.L76:
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1102              		.loc 1 683 12
 1103 010e 2B4B     		ldr	r3, .L81+4
 1104 0110 9B68     		ldr	r3, [r3, #8]
 1105 0112 03F00C02 		and	r2, r3, #12
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1106              		.loc 1 683 63
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 33


 1107 0116 7B68     		ldr	r3, [r7, #4]
 1108 0118 5B68     		ldr	r3, [r3, #4]
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1109              		.loc 1 683 78
 1110 011a 9B00     		lsls	r3, r3, #2
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1111              		.loc 1 683 11
 1112 011c 9A42     		cmp	r2, r3
 1113 011e EBD1     		bne	.L77
 1114              	.L70:
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 1115              		.loc 1 693 17
 1116 0120 254B     		ldr	r3, .L81
 1117 0122 1B68     		ldr	r3, [r3]
 1118 0124 03F00703 		and	r3, r3, #7
 1119              		.loc 1 693 5
 1120 0128 3A68     		ldr	r2, [r7]
 1121 012a 9A42     		cmp	r2, r3
 1122 012c 0CD2     		bcs	.L78
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****      /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1123              		.loc 1 696 5
 1124 012e 224B     		ldr	r3, .L81
 1125 0130 3A68     		ldr	r2, [r7]
 1126 0132 D2B2     		uxtb	r2, r2
 1127 0134 1A70     		strb	r2, [r3]
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 1128              		.loc 1 700 8
 1129 0136 204B     		ldr	r3, .L81
 1130 0138 1B68     		ldr	r3, [r3]
 1131 013a 03F00703 		and	r3, r3, #7
 1132              		.loc 1 700 7
 1133 013e 3A68     		ldr	r2, [r7]
 1134 0140 9A42     		cmp	r2, r3
 1135 0142 01D0     		beq	.L78
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 1136              		.loc 1 702 14
 1137 0144 0123     		movs	r3, #1
 1138 0146 32E0     		b	.L65
 1139              	.L78:
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 1140              		.loc 1 707 25
 1141 0148 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 34


 1142 014a 1B68     		ldr	r3, [r3]
 1143              		.loc 1 707 38
 1144 014c 03F00403 		and	r3, r3, #4
 1145              		.loc 1 707 5
 1146 0150 002B     		cmp	r3, #0
 1147 0152 08D0     		beq	.L79
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1148              		.loc 1 710 5
 1149 0154 194B     		ldr	r3, .L81+4
 1150 0156 9B68     		ldr	r3, [r3, #8]
 1151 0158 23F4E052 		bic	r2, r3, #7168
 1152 015c 7B68     		ldr	r3, [r7, #4]
 1153 015e DB68     		ldr	r3, [r3, #12]
 1154 0160 1649     		ldr	r1, .L81+4
 1155 0162 1343     		orrs	r3, r3, r2
 1156 0164 8B60     		str	r3, [r1, #8]
 1157              	.L79:
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 1158              		.loc 1 714 25
 1159 0166 7B68     		ldr	r3, [r7, #4]
 1160 0168 1B68     		ldr	r3, [r3]
 1161              		.loc 1 714 38
 1162 016a 03F00803 		and	r3, r3, #8
 1163              		.loc 1 714 5
 1164 016e 002B     		cmp	r3, #0
 1165 0170 09D0     		beq	.L80
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1166              		.loc 1 717 5
 1167 0172 124B     		ldr	r3, .L81+4
 1168 0174 9B68     		ldr	r3, [r3, #8]
 1169 0176 23F46042 		bic	r2, r3, #57344
 1170 017a 7B68     		ldr	r3, [r7, #4]
 1171 017c 1B69     		ldr	r3, [r3, #16]
 1172 017e DB00     		lsls	r3, r3, #3
 1173 0180 0E49     		ldr	r1, .L81+4
 1174 0182 1343     		orrs	r3, r3, r2
 1175 0184 8B60     		str	r3, [r1, #8]
 1176              	.L80:
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 1177              		.loc 1 721 21
 1178 0186 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1179 018a 0246     		mov	r2, r0
 1180              		.loc 1 721 68
 1181 018c 0B4B     		ldr	r3, .L81+4
 1182 018e 9B68     		ldr	r3, [r3, #8]
 1183              		.loc 1 721 91
 1184 0190 1B09     		lsrs	r3, r3, #4
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 35


 1185 0192 03F00F03 		and	r3, r3, #15
 1186              		.loc 1 721 63
 1187 0196 0A49     		ldr	r1, .L81+8
 1188 0198 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1189              		.loc 1 721 47
 1190 019a 22FA03F3 		lsr	r3, r2, r3
 1191              		.loc 1 721 19
 1192 019e 094A     		ldr	r2, .L81+12
 1193 01a0 1360     		str	r3, [r2]
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings */
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   HAL_InitTick (uwTickPrio);
 1194              		.loc 1 724 3
 1195 01a2 094B     		ldr	r3, .L81+16
 1196 01a4 1B68     		ldr	r3, [r3]
 1197 01a6 1846     		mov	r0, r3
 1198 01a8 FFF7FEFF 		bl	HAL_InitTick
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 1199              		.loc 1 726 10
 1200 01ac 0023     		movs	r3, #0
 1201              	.L65:
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1202              		.loc 1 727 1
 1203 01ae 1846     		mov	r0, r3
 1204 01b0 1037     		adds	r7, r7, #16
 1205              	.LCFI12:
 1206              		.cfi_def_cfa_offset 8
 1207 01b2 BD46     		mov	sp, r7
 1208              	.LCFI13:
 1209              		.cfi_def_cfa_register 13
 1210              		@ sp needed
 1211 01b4 80BD     		pop	{r7, pc}
 1212              	.L82:
 1213 01b6 00BF     		.align	2
 1214              	.L81:
 1215 01b8 003C0240 		.word	1073888256
 1216 01bc 00380240 		.word	1073887232
 1217 01c0 00000000 		.word	AHBPrescTable
 1218 01c4 00000000 		.word	SystemCoreClock
 1219 01c8 00000000 		.word	uwTickPrio
 1220              		.cfi_endproc
 1221              	.LFE132:
 1223              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1224              		.align	1
 1225              		.global	HAL_RCC_MCOConfig
 1226              		.syntax unified
 1227              		.thumb
 1228              		.thumb_func
 1229              		.fpu fpv4-sp-d16
 1231              	HAL_RCC_MCOConfig:
 1232              	.LFB133:
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 36


 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     frequencies.
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1233              		.loc 1 778 1
 1234              		.cfi_startproc
 1235              		@ args = 0, pretend = 0, frame = 48
 1236              		@ frame_needed = 1, uses_anonymous_args = 0
 1237 0000 80B5     		push	{r7, lr}
 1238              	.LCFI14:
 1239              		.cfi_def_cfa_offset 8
 1240              		.cfi_offset 7, -8
 1241              		.cfi_offset 14, -4
 1242 0002 8CB0     		sub	sp, sp, #48
 1243              	.LCFI15:
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 37


 1244              		.cfi_def_cfa_offset 56
 1245 0004 00AF     		add	r7, sp, #0
 1246              	.LCFI16:
 1247              		.cfi_def_cfa_register 7
 1248 0006 F860     		str	r0, [r7, #12]
 1249 0008 B960     		str	r1, [r7, #8]
 1250 000a 7A60     		str	r2, [r7, #4]
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* RCC_MCO1 */
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_MCOx == RCC_MCO1)
 1251              		.loc 1 784 5
 1252 000c FB68     		ldr	r3, [r7, #12]
 1253 000e 002B     		cmp	r3, #0
 1254 0010 29D1     		bne	.L84
 1255              	.LBB4:
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO1 Clock Enable */
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO1_CLK_ENABLE();
 1256              		.loc 1 789 5
 1257 0012 0023     		movs	r3, #0
 1258 0014 BB61     		str	r3, [r7, #24]
 1259 0016 2B4B     		ldr	r3, .L87
 1260 0018 1B6B     		ldr	r3, [r3, #48]
 1261 001a 2A4A     		ldr	r2, .L87
 1262 001c 43F00103 		orr	r3, r3, #1
 1263 0020 1363     		str	r3, [r2, #48]
 1264 0022 284B     		ldr	r3, .L87
 1265 0024 1B6B     		ldr	r3, [r3, #48]
 1266 0026 03F00103 		and	r3, r3, #1
 1267 002a BB61     		str	r3, [r7, #24]
 1268 002c BB69     		ldr	r3, [r7, #24]
 1269              	.LBE4:
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 1270              		.loc 1 792 25
 1271 002e 4FF48073 		mov	r3, #256
 1272 0032 FB61     		str	r3, [r7, #28]
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1273              		.loc 1 793 26
 1274 0034 0223     		movs	r3, #2
 1275 0036 3B62     		str	r3, [r7, #32]
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1276              		.loc 1 794 27
 1277 0038 0323     		movs	r3, #3
 1278 003a BB62     		str	r3, [r7, #40]
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1279              		.loc 1 795 26
 1280 003c 0023     		movs	r3, #0
 1281 003e 7B62     		str	r3, [r7, #36]
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1282              		.loc 1 796 31
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 38


 1283 0040 0023     		movs	r3, #0
 1284 0042 FB62     		str	r3, [r7, #44]
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 1285              		.loc 1 797 5
 1286 0044 07F11C03 		add	r3, r7, #28
 1287 0048 1946     		mov	r1, r3
 1288 004a 1F48     		ldr	r0, .L87+4
 1289 004c FFF7FEFF 		bl	HAL_GPIO_Init
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 1290              		.loc 1 800 5
 1291 0050 1C4B     		ldr	r3, .L87
 1292 0052 9B68     		ldr	r3, [r3, #8]
 1293 0054 23F0EC62 		bic	r2, r3, #123731968
 1294 0058 B968     		ldr	r1, [r7, #8]
 1295 005a 7B68     		ldr	r3, [r7, #4]
 1296 005c 0B43     		orrs	r3, r3, r1
 1297 005e 1949     		ldr	r1, .L87
 1298 0060 1343     		orrs	r3, r3, r2
 1299 0062 8B60     		str	r3, [r1, #8]
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO1 enable feature is available only on STM32F410xx devices */
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO1EN)
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO1_ENABLE();
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO1EN */
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2)
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO2 Clock Enable */
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO2_CLK_ENABLE();
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)))
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO2 enable feature is available only on STM32F410Rx devices */
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2EN)
 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO2_ENABLE();
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2EN */
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2 */
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1300              		.loc 1 832 1
 1301 0064 29E0     		b	.L86
 1302              	.L84:
 1303              	.LBB5:
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 39


 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1304              		.loc 1 813 5
 1305 0066 0023     		movs	r3, #0
 1306 0068 7B61     		str	r3, [r7, #20]
 1307 006a 164B     		ldr	r3, .L87
 1308 006c 1B6B     		ldr	r3, [r3, #48]
 1309 006e 154A     		ldr	r2, .L87
 1310 0070 43F00403 		orr	r3, r3, #4
 1311 0074 1363     		str	r3, [r2, #48]
 1312 0076 134B     		ldr	r3, .L87
 1313 0078 1B6B     		ldr	r3, [r3, #48]
 1314 007a 03F00403 		and	r3, r3, #4
 1315 007e 7B61     		str	r3, [r7, #20]
 1316 0080 7B69     		ldr	r3, [r7, #20]
 1317              	.LBE5:
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1318              		.loc 1 816 25
 1319 0082 4FF40073 		mov	r3, #512
 1320 0086 FB61     		str	r3, [r7, #28]
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1321              		.loc 1 817 26
 1322 0088 0223     		movs	r3, #2
 1323 008a 3B62     		str	r3, [r7, #32]
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1324              		.loc 1 818 27
 1325 008c 0323     		movs	r3, #3
 1326 008e BB62     		str	r3, [r7, #40]
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1327              		.loc 1 819 26
 1328 0090 0023     		movs	r3, #0
 1329 0092 7B62     		str	r3, [r7, #36]
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1330              		.loc 1 820 31
 1331 0094 0023     		movs	r3, #0
 1332 0096 FB62     		str	r3, [r7, #44]
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1333              		.loc 1 821 5
 1334 0098 07F11C03 		add	r3, r7, #28
 1335 009c 1946     		mov	r1, r3
 1336 009e 0B48     		ldr	r0, .L87+8
 1337 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1338              		.loc 1 824 5
 1339 00a4 074B     		ldr	r3, .L87
 1340 00a6 9B68     		ldr	r3, [r3, #8]
 1341 00a8 23F07842 		bic	r2, r3, #-134217728
 1342 00ac 7B68     		ldr	r3, [r7, #4]
 1343 00ae D900     		lsls	r1, r3, #3
 1344 00b0 BB68     		ldr	r3, [r7, #8]
 1345 00b2 0B43     		orrs	r3, r3, r1
 1346 00b4 0349     		ldr	r1, .L87
 1347 00b6 1343     		orrs	r3, r3, r2
 1348 00b8 8B60     		str	r3, [r1, #8]
 1349              	.L86:
 1350              		.loc 1 832 1
 1351 00ba 00BF     		nop
 1352 00bc 3037     		adds	r7, r7, #48
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 40


 1353              	.LCFI17:
 1354              		.cfi_def_cfa_offset 8
 1355 00be BD46     		mov	sp, r7
 1356              	.LCFI18:
 1357              		.cfi_def_cfa_register 13
 1358              		@ sp needed
 1359 00c0 80BD     		pop	{r7, pc}
 1360              	.L88:
 1361 00c2 00BF     		.align	2
 1362              	.L87:
 1363 00c4 00380240 		.word	1073887232
 1364 00c8 00000240 		.word	1073872896
 1365 00cc 00080240 		.word	1073874944
 1366              		.cfi_endproc
 1367              	.LFE133:
 1369              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1370              		.align	1
 1371              		.global	HAL_RCC_EnableCSS
 1372              		.syntax unified
 1373              		.thumb
 1374              		.thumb_func
 1375              		.fpu fpv4-sp-d16
 1377              	HAL_RCC_EnableCSS:
 1378              	.LFB134:
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1379              		.loc 1 844 1
 1380              		.cfi_startproc
 1381              		@ args = 0, pretend = 0, frame = 0
 1382              		@ frame_needed = 1, uses_anonymous_args = 0
 1383              		@ link register save eliminated.
 1384 0000 80B4     		push	{r7}
 1385              	.LCFI19:
 1386              		.cfi_def_cfa_offset 4
 1387              		.cfi_offset 7, -4
 1388 0002 00AF     		add	r7, sp, #0
 1389              	.LCFI20:
 1390              		.cfi_def_cfa_register 7
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1391              		.loc 1 845 3
 1392 0004 034B     		ldr	r3, .L90
 1393              		.loc 1 845 38
 1394 0006 0122     		movs	r2, #1
 1395 0008 1A60     		str	r2, [r3]
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1396              		.loc 1 846 1
 1397 000a 00BF     		nop
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 41


 1398 000c BD46     		mov	sp, r7
 1399              	.LCFI21:
 1400              		.cfi_def_cfa_register 13
 1401              		@ sp needed
 1402 000e 5DF8047B 		ldr	r7, [sp], #4
 1403              	.LCFI22:
 1404              		.cfi_restore 7
 1405              		.cfi_def_cfa_offset 0
 1406 0012 7047     		bx	lr
 1407              	.L91:
 1408              		.align	2
 1409              	.L90:
 1410 0014 4C004742 		.word	1111949388
 1411              		.cfi_endproc
 1412              	.LFE134:
 1414              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1415              		.align	1
 1416              		.global	HAL_RCC_DisableCSS
 1417              		.syntax unified
 1418              		.thumb
 1419              		.thumb_func
 1420              		.fpu fpv4-sp-d16
 1422              	HAL_RCC_DisableCSS:
 1423              	.LFB135:
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1424              		.loc 1 853 1
 1425              		.cfi_startproc
 1426              		@ args = 0, pretend = 0, frame = 0
 1427              		@ frame_needed = 1, uses_anonymous_args = 0
 1428              		@ link register save eliminated.
 1429 0000 80B4     		push	{r7}
 1430              	.LCFI23:
 1431              		.cfi_def_cfa_offset 4
 1432              		.cfi_offset 7, -4
 1433 0002 00AF     		add	r7, sp, #0
 1434              	.LCFI24:
 1435              		.cfi_def_cfa_register 7
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1436              		.loc 1 854 3
 1437 0004 034B     		ldr	r3, .L93
 1438              		.loc 1 854 38
 1439 0006 0022     		movs	r2, #0
 1440 0008 1A60     		str	r2, [r3]
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1441              		.loc 1 855 1
 1442 000a 00BF     		nop
 1443 000c BD46     		mov	sp, r7
 1444              	.LCFI25:
 1445              		.cfi_def_cfa_register 13
 1446              		@ sp needed
 1447 000e 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 42


 1448              	.LCFI26:
 1449              		.cfi_restore 7
 1450              		.cfi_def_cfa_offset 0
 1451 0012 7047     		bx	lr
 1452              	.L94:
 1453              		.align	2
 1454              	.L93:
 1455 0014 4C004742 		.word	1111949388
 1456              		.cfi_endproc
 1457              	.LFE135:
 1459              		.global	__aeabi_uldivmod
 1460              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1461              		.align	1
 1462              		.weak	HAL_RCC_GetSysClockFreq
 1463              		.syntax unified
 1464              		.thumb
 1465              		.thumb_func
 1466              		.fpu fpv4-sp-d16
 1468              	HAL_RCC_GetSysClockFreq:
 1469              	.LFB136:
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         constant and the selected clock source:
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               in voltage and temperature.
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                have wrong result.
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         value for HSE crystal.
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval SYSCLK frequency
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak uint32_t HAL_RCC_GetSysClockFreq(void)
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1470              		.loc 1 888 1
 1471              		.cfi_startproc
 1472              		@ args = 0, pretend = 0, frame = 16
 1473              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 43


 1474 0000 2DE9B043 		push	{r4, r5, r7, r8, r9, lr}
 1475              	.LCFI27:
 1476              		.cfi_def_cfa_offset 24
 1477              		.cfi_offset 4, -24
 1478              		.cfi_offset 5, -20
 1479              		.cfi_offset 7, -16
 1480              		.cfi_offset 8, -12
 1481              		.cfi_offset 9, -8
 1482              		.cfi_offset 14, -4
 1483 0004 84B0     		sub	sp, sp, #16
 1484              	.LCFI28:
 1485              		.cfi_def_cfa_offset 40
 1486 0006 00AF     		add	r7, sp, #0
 1487              	.LCFI29:
 1488              		.cfi_def_cfa_register 7
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 1489              		.loc 1 889 12
 1490 0008 0023     		movs	r3, #0
 1491 000a 7B60     		str	r3, [r7, #4]
 1492              		.loc 1 889 23
 1493 000c 0023     		movs	r3, #0
 1494 000e FB60     		str	r3, [r7, #12]
 1495              		.loc 1 889 36
 1496 0010 0023     		movs	r3, #0
 1497 0012 3B60     		str	r3, [r7]
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 1498              		.loc 1 890 12
 1499 0014 0023     		movs	r3, #0
 1500 0016 BB60     		str	r3, [r7, #8]
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1501              		.loc 1 893 14
 1502 0018 674B     		ldr	r3, .L104
 1503 001a 9B68     		ldr	r3, [r3, #8]
 1504              		.loc 1 893 21
 1505 001c 03F00C03 		and	r3, r3, #12
 1506              		.loc 1 893 3
 1507 0020 082B     		cmp	r3, #8
 1508 0022 0DD0     		beq	.L96
 1509 0024 082B     		cmp	r3, #8
 1510 0026 00F2BD80 		bhi	.L97
 1511 002a 002B     		cmp	r3, #0
 1512 002c 02D0     		beq	.L98
 1513 002e 042B     		cmp	r3, #4
 1514 0030 03D0     		beq	.L99
 1515 0032 B7E0     		b	.L97
 1516              	.L98:
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 1517              		.loc 1 897 20
 1518 0034 614B     		ldr	r3, .L104+4
 1519 0036 BB60     		str	r3, [r7, #8]
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        break;
 1520              		.loc 1 898 8
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 44


 1521 0038 B7E0     		b	.L100
 1522              	.L99:
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 1523              		.loc 1 902 20
 1524 003a 614B     		ldr	r3, .L104+8
 1525 003c BB60     		str	r3, [r7, #8]
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1526              		.loc 1 903 7
 1527 003e B4E0     		b	.L100
 1528              	.L96:
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLP */
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1529              		.loc 1 909 17
 1530 0040 5D4B     		ldr	r3, .L104
 1531 0042 5B68     		ldr	r3, [r3, #4]
 1532              		.loc 1 909 12
 1533 0044 03F03F03 		and	r3, r3, #63
 1534 0048 7B60     		str	r3, [r7, #4]
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 1535              		.loc 1 910 10
 1536 004a 5B4B     		ldr	r3, .L104
 1537 004c 5B68     		ldr	r3, [r3, #4]
 1538 004e 03F48003 		and	r3, r3, #4194304
 1539              		.loc 1 910 9
 1540 0052 002B     		cmp	r3, #0
 1541 0054 4DD0     		beq	.L101
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSE used as PLL clock source */
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 1542              		.loc 1 913 72
 1543 0056 584B     		ldr	r3, .L104
 1544 0058 5B68     		ldr	r3, [r3, #4]
 1545              		.loc 1 913 102
 1546 005a 9B09     		lsrs	r3, r3, #6
 1547              		.loc 1 913 56
 1548 005c 1A46     		mov	r2, r3
 1549 005e 4FF00003 		mov	r3, #0
 1550 0062 40F2FF10 		movw	r0, #511
 1551 0066 4FF00001 		mov	r1, #0
 1552 006a 02EA0008 		and	r8, r2, r0
 1553 006e 03EA0109 		and	r9, r3, r1
 1554              		.loc 1 913 53
 1555 0072 4046     		mov	r0, r8
 1556 0074 4946     		mov	r1, r9
 1557 0076 4FF00002 		mov	r2, #0
 1558 007a 4FF00003 		mov	r3, #0
 1559 007e 4B01     		lsls	r3, r1, #5
 1560 0080 43EAD063 		orr	r3, r3, r0, lsr #27
 1561 0084 4201     		lsls	r2, r0, #5
 1562 0086 1046     		mov	r0, r2
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 45


 1563 0088 1946     		mov	r1, r3
 1564 008a B0EB0800 		subs	r0, r0, r8
 1565 008e 61EB0901 		sbc	r1, r1, r9
 1566 0092 4FF00002 		mov	r2, #0
 1567 0096 4FF00003 		mov	r3, #0
 1568 009a 8B01     		lsls	r3, r1, #6
 1569 009c 43EA9063 		orr	r3, r3, r0, lsr #26
 1570 00a0 8201     		lsls	r2, r0, #6
 1571 00a2 121A     		subs	r2, r2, r0
 1572 00a4 63EB0103 		sbc	r3, r3, r1
 1573 00a8 4FF00000 		mov	r0, #0
 1574 00ac 4FF00001 		mov	r1, #0
 1575 00b0 D900     		lsls	r1, r3, #3
 1576 00b2 41EA5271 		orr	r1, r1, r2, lsr #29
 1577 00b6 D000     		lsls	r0, r2, #3
 1578 00b8 0246     		mov	r2, r0
 1579 00ba 0B46     		mov	r3, r1
 1580 00bc 12EB0802 		adds	r2, r2, r8
 1581 00c0 43EB0903 		adc	r3, r3, r9
 1582 00c4 4FF00000 		mov	r0, #0
 1583 00c8 4FF00001 		mov	r1, #0
 1584 00cc 5902     		lsls	r1, r3, #9
 1585 00ce 41EAD251 		orr	r1, r1, r2, lsr #23
 1586 00d2 5002     		lsls	r0, r2, #9
 1587 00d4 0246     		mov	r2, r0
 1588 00d6 0B46     		mov	r3, r1
 1589 00d8 1046     		mov	r0, r2
 1590 00da 1946     		mov	r1, r3
 1591              		.loc 1 913 132
 1592 00dc 7B68     		ldr	r3, [r7, #4]
 1593 00de 1A46     		mov	r2, r3
 1594 00e0 4FF00003 		mov	r3, #0
 1595              		.loc 1 913 130
 1596 00e4 FFF7FEFF 		bl	__aeabi_uldivmod
 1597              	.LVL0:
 1598 00e8 0246     		mov	r2, r0
 1599 00ea 0B46     		mov	r3, r1
 1600              		.loc 1 913 16
 1601 00ec 1346     		mov	r3, r2
 1602 00ee FB60     		str	r3, [r7, #12]
 1603 00f0 4AE0     		b	.L102
 1604              	.L101:
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSI used as PLL clock source */
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 1605              		.loc 1 918 72
 1606 00f2 314B     		ldr	r3, .L104
 1607 00f4 5B68     		ldr	r3, [r3, #4]
 1608              		.loc 1 918 102
 1609 00f6 9B09     		lsrs	r3, r3, #6
 1610              		.loc 1 918 56
 1611 00f8 1A46     		mov	r2, r3
 1612 00fa 4FF00003 		mov	r3, #0
 1613 00fe 40F2FF10 		movw	r0, #511
 1614 0102 4FF00001 		mov	r1, #0
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 46


 1615 0106 02EA0004 		and	r4, r2, r0
 1616 010a 03EA0105 		and	r5, r3, r1
 1617              		.loc 1 918 53
 1618 010e 2046     		mov	r0, r4
 1619 0110 2946     		mov	r1, r5
 1620 0112 4FF00002 		mov	r2, #0
 1621 0116 4FF00003 		mov	r3, #0
 1622 011a 4B01     		lsls	r3, r1, #5
 1623 011c 43EAD063 		orr	r3, r3, r0, lsr #27
 1624 0120 4201     		lsls	r2, r0, #5
 1625 0122 1046     		mov	r0, r2
 1626 0124 1946     		mov	r1, r3
 1627 0126 001B     		subs	r0, r0, r4
 1628 0128 61EB0501 		sbc	r1, r1, r5
 1629 012c 4FF00002 		mov	r2, #0
 1630 0130 4FF00003 		mov	r3, #0
 1631 0134 8B01     		lsls	r3, r1, #6
 1632 0136 43EA9063 		orr	r3, r3, r0, lsr #26
 1633 013a 8201     		lsls	r2, r0, #6
 1634 013c 121A     		subs	r2, r2, r0
 1635 013e 63EB0103 		sbc	r3, r3, r1
 1636 0142 4FF00000 		mov	r0, #0
 1637 0146 4FF00001 		mov	r1, #0
 1638 014a D900     		lsls	r1, r3, #3
 1639 014c 41EA5271 		orr	r1, r1, r2, lsr #29
 1640 0150 D000     		lsls	r0, r2, #3
 1641 0152 0246     		mov	r2, r0
 1642 0154 0B46     		mov	r3, r1
 1643 0156 1219     		adds	r2, r2, r4
 1644 0158 45EB0303 		adc	r3, r5, r3
 1645 015c 4FF00000 		mov	r0, #0
 1646 0160 4FF00001 		mov	r1, #0
 1647 0164 9902     		lsls	r1, r3, #10
 1648 0166 41EA9251 		orr	r1, r1, r2, lsr #22
 1649 016a 9002     		lsls	r0, r2, #10
 1650 016c 0246     		mov	r2, r0
 1651 016e 0B46     		mov	r3, r1
 1652 0170 1046     		mov	r0, r2
 1653 0172 1946     		mov	r1, r3
 1654              		.loc 1 918 132
 1655 0174 7B68     		ldr	r3, [r7, #4]
 1656 0176 1A46     		mov	r2, r3
 1657 0178 4FF00003 		mov	r3, #0
 1658              		.loc 1 918 130
 1659 017c FFF7FEFF 		bl	__aeabi_uldivmod
 1660              	.LVL1:
 1661 0180 0246     		mov	r2, r0
 1662 0182 0B46     		mov	r3, r1
 1663              		.loc 1 918 16
 1664 0184 1346     		mov	r3, r2
 1665 0186 FB60     		str	r3, [r7, #12]
 1666              	.L102:
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 1667              		.loc 1 920 21
 1668 0188 0B4B     		ldr	r3, .L104
 1669 018a 5B68     		ldr	r3, [r3, #4]
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 47


 1670              		.loc 1 920 51
 1671 018c 1B0C     		lsrs	r3, r3, #16
 1672 018e 03F00303 		and	r3, r3, #3
 1673              		.loc 1 920 76
 1674 0192 0133     		adds	r3, r3, #1
 1675              		.loc 1 920 12
 1676 0194 5B00     		lsls	r3, r3, #1
 1677 0196 3B60     		str	r3, [r7]
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = pllvco/pllp;
 1678              		.loc 1 922 20
 1679 0198 FA68     		ldr	r2, [r7, #12]
 1680 019a 3B68     		ldr	r3, [r7]
 1681 019c B2FBF3F3 		udiv	r3, r2, r3
 1682 01a0 BB60     		str	r3, [r7, #8]
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1683              		.loc 1 923 7
 1684 01a2 02E0     		b	.L100
 1685              	.L97:
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     default:
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 1686              		.loc 1 927 20
 1687 01a4 054B     		ldr	r3, .L104+4
 1688 01a6 BB60     		str	r3, [r7, #8]
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1689              		.loc 1 928 7
 1690 01a8 00BF     		nop
 1691              	.L100:
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return sysclockfreq;
 1692              		.loc 1 931 10
 1693 01aa BB68     		ldr	r3, [r7, #8]
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1694              		.loc 1 932 1
 1695 01ac 1846     		mov	r0, r3
 1696 01ae 1037     		adds	r7, r7, #16
 1697              	.LCFI30:
 1698              		.cfi_def_cfa_offset 24
 1699 01b0 BD46     		mov	sp, r7
 1700              	.LCFI31:
 1701              		.cfi_def_cfa_register 13
 1702              		@ sp needed
 1703 01b2 BDE8B083 		pop	{r4, r5, r7, r8, r9, pc}
 1704              	.L105:
 1705 01b6 00BF     		.align	2
 1706              	.L104:
 1707 01b8 00380240 		.word	1073887232
 1708 01bc 0024F400 		.word	16000000
 1709 01c0 00127A00 		.word	8000000
 1710              		.cfi_endproc
 1711              	.LFE136:
 1713              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1714              		.align	1
 1715              		.global	HAL_RCC_GetHCLKFreq
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 48


 1716              		.syntax unified
 1717              		.thumb
 1718              		.thumb_func
 1719              		.fpu fpv4-sp-d16
 1721              	HAL_RCC_GetHCLKFreq:
 1722              	.LFB137:
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated within this function
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HCLK frequency
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1723              		.loc 1 944 1
 1724              		.cfi_startproc
 1725              		@ args = 0, pretend = 0, frame = 0
 1726              		@ frame_needed = 1, uses_anonymous_args = 0
 1727              		@ link register save eliminated.
 1728 0000 80B4     		push	{r7}
 1729              	.LCFI32:
 1730              		.cfi_def_cfa_offset 4
 1731              		.cfi_offset 7, -4
 1732 0002 00AF     		add	r7, sp, #0
 1733              	.LCFI33:
 1734              		.cfi_def_cfa_register 7
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return SystemCoreClock;
 1735              		.loc 1 945 10
 1736 0004 034B     		ldr	r3, .L108
 1737 0006 1B68     		ldr	r3, [r3]
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1738              		.loc 1 946 1
 1739 0008 1846     		mov	r0, r3
 1740 000a BD46     		mov	sp, r7
 1741              	.LCFI34:
 1742              		.cfi_def_cfa_register 13
 1743              		@ sp needed
 1744 000c 5DF8047B 		ldr	r7, [sp], #4
 1745              	.LCFI35:
 1746              		.cfi_restore 7
 1747              		.cfi_def_cfa_offset 0
 1748 0010 7047     		bx	lr
 1749              	.L109:
 1750 0012 00BF     		.align	2
 1751              	.L108:
 1752 0014 00000000 		.word	SystemCoreClock
 1753              		.cfi_endproc
 1754              	.LFE137:
 1756              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1757              		.align	1
 1758              		.global	HAL_RCC_GetPCLK1Freq
 1759              		.syntax unified
 1760              		.thumb
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 49


 1761              		.thumb_func
 1762              		.fpu fpv4-sp-d16
 1764              	HAL_RCC_GetPCLK1Freq:
 1765              	.LFB138:
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK1 frequency
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1766              		.loc 1 955 1
 1767              		.cfi_startproc
 1768              		@ args = 0, pretend = 0, frame = 0
 1769              		@ frame_needed = 1, uses_anonymous_args = 0
 1770 0000 80B5     		push	{r7, lr}
 1771              	.LCFI36:
 1772              		.cfi_def_cfa_offset 8
 1773              		.cfi_offset 7, -8
 1774              		.cfi_offset 14, -4
 1775 0002 00AF     		add	r7, sp, #0
 1776              	.LCFI37:
 1777              		.cfi_def_cfa_register 7
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]
 1778              		.loc 1 957 11
 1779 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1780 0008 0246     		mov	r2, r0
 1781              		.loc 1 957 54
 1782 000a 054B     		ldr	r3, .L112
 1783 000c 9B68     		ldr	r3, [r3, #8]
 1784              		.loc 1 957 78
 1785 000e 9B0A     		lsrs	r3, r3, #10
 1786 0010 03F00703 		and	r3, r3, #7
 1787              		.loc 1 957 49
 1788 0014 0349     		ldr	r1, .L112+4
 1789 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1790              		.loc 1 957 33
 1791 0018 22FA03F3 		lsr	r3, r2, r3
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1792              		.loc 1 958 1
 1793 001c 1846     		mov	r0, r3
 1794 001e 80BD     		pop	{r7, pc}
 1795              	.L113:
 1796              		.align	2
 1797              	.L112:
 1798 0020 00380240 		.word	1073887232
 1799 0024 00000000 		.word	APBPrescTable
 1800              		.cfi_endproc
 1801              	.LFE138:
 1803              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1804              		.align	1
 1805              		.global	HAL_RCC_GetPCLK2Freq
 1806              		.syntax unified
 1807              		.thumb
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 50


 1808              		.thumb_func
 1809              		.fpu fpv4-sp-d16
 1811              	HAL_RCC_GetPCLK2Freq:
 1812              	.LFB139:
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK2 frequency
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1813              		.loc 1 967 1
 1814              		.cfi_startproc
 1815              		@ args = 0, pretend = 0, frame = 0
 1816              		@ frame_needed = 1, uses_anonymous_args = 0
 1817 0000 80B5     		push	{r7, lr}
 1818              	.LCFI38:
 1819              		.cfi_def_cfa_offset 8
 1820              		.cfi_offset 7, -8
 1821              		.cfi_offset 14, -4
 1822 0002 00AF     		add	r7, sp, #0
 1823              	.LCFI39:
 1824              		.cfi_def_cfa_register 7
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos])
 1825              		.loc 1 969 11
 1826 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1827 0008 0246     		mov	r2, r0
 1828              		.loc 1 969 53
 1829 000a 054B     		ldr	r3, .L116
 1830 000c 9B68     		ldr	r3, [r3, #8]
 1831              		.loc 1 969 77
 1832 000e 5B0B     		lsrs	r3, r3, #13
 1833 0010 03F00703 		and	r3, r3, #7
 1834              		.loc 1 969 48
 1835 0014 0349     		ldr	r1, .L116+4
 1836 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1837              		.loc 1 969 32
 1838 0018 22FA03F3 		lsr	r3, r2, r3
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1839              		.loc 1 970 1
 1840 001c 1846     		mov	r0, r3
 1841 001e 80BD     		pop	{r7, pc}
 1842              	.L117:
 1843              		.align	2
 1844              	.L116:
 1845 0020 00380240 		.word	1073887232
 1846 0024 00000000 		.word	APBPrescTable
 1847              		.cfi_endproc
 1848              	.LFE139:
 1850              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1851              		.align	1
 1852              		.weak	HAL_RCC_GetOscConfig
 1853              		.syntax unified
 1854              		.thumb
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 51


 1855              		.thumb_func
 1856              		.fpu fpv4-sp-d16
 1858              	HAL_RCC_GetOscConfig:
 1859              	.LFB140:
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1860              		.loc 1 980 1
 1861              		.cfi_startproc
 1862              		@ args = 0, pretend = 0, frame = 8
 1863              		@ frame_needed = 1, uses_anonymous_args = 0
 1864              		@ link register save eliminated.
 1865 0000 80B4     		push	{r7}
 1866              	.LCFI40:
 1867              		.cfi_def_cfa_offset 4
 1868              		.cfi_offset 7, -4
 1869 0002 83B0     		sub	sp, sp, #12
 1870              	.LCFI41:
 1871              		.cfi_def_cfa_offset 16
 1872 0004 00AF     		add	r7, sp, #0
 1873              	.LCFI42:
 1874              		.cfi_def_cfa_register 7
 1875 0006 7860     		str	r0, [r7, #4]
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 1876              		.loc 1 982 37
 1877 0008 7B68     		ldr	r3, [r7, #4]
 1878 000a 0F22     		movs	r2, #15
 1879 000c 1A60     		str	r2, [r3]
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 1880              		.loc 1 985 10
 1881 000e 454B     		ldr	r3, .L131
 1882 0010 1B68     		ldr	r3, [r3]
 1883              		.loc 1 985 15
 1884 0012 03F48023 		and	r3, r3, #262144
 1885              		.loc 1 985 5
 1886 0016 B3F5802F 		cmp	r3, #262144
 1887 001a 04D1     		bne	.L119
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 1888              		.loc 1 987 33
 1889 001c 7B68     		ldr	r3, [r7, #4]
 1890 001e 4FF4A022 		mov	r2, #327680
 1891 0022 5A60     		str	r2, [r3, #4]
 1892 0024 0EE0     		b	.L120
 1893              	.L119:
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 52


 1894              		.loc 1 989 15
 1895 0026 3F4B     		ldr	r3, .L131
 1896 0028 1B68     		ldr	r3, [r3]
 1897              		.loc 1 989 20
 1898 002a 03F48033 		and	r3, r3, #65536
 1899              		.loc 1 989 10
 1900 002e B3F5803F 		cmp	r3, #65536
 1901 0032 04D1     		bne	.L121
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 1902              		.loc 1 991 33
 1903 0034 7B68     		ldr	r3, [r7, #4]
 1904 0036 4FF48032 		mov	r2, #65536
 1905 003a 5A60     		str	r2, [r3, #4]
 1906 003c 02E0     		b	.L120
 1907              	.L121:
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 1908              		.loc 1 995 33
 1909 003e 7B68     		ldr	r3, [r7, #4]
 1910 0040 0022     		movs	r2, #0
 1911 0042 5A60     		str	r2, [r3, #4]
 1912              	.L120:
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 1913              		.loc 1 999 10
 1914 0044 374B     		ldr	r3, .L131
 1915 0046 1B68     		ldr	r3, [r3]
 1916              		.loc 1 999 15
 1917 0048 03F00103 		and	r3, r3, #1
 1918              		.loc 1 999 5
 1919 004c 012B     		cmp	r3, #1
 1920 004e 03D1     		bne	.L122
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 1921              		.loc 1 1001 33
 1922 0050 7B68     		ldr	r3, [r7, #4]
 1923 0052 0122     		movs	r2, #1
 1924 0054 DA60     		str	r2, [r3, #12]
 1925 0056 02E0     		b	.L123
 1926              	.L122:
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 1927              		.loc 1 1005 33
 1928 0058 7B68     		ldr	r3, [r7, #4]
 1929 005a 0022     		movs	r2, #0
 1930 005c DA60     		str	r2, [r3, #12]
 1931              	.L123:
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_P
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 53


 1932              		.loc 1 1008 59
 1933 005e 314B     		ldr	r3, .L131
 1934 0060 1B68     		ldr	r3, [r3]
 1935              		.loc 1 1008 44
 1936 0062 DB08     		lsrs	r3, r3, #3
 1937 0064 03F01F02 		and	r2, r3, #31
 1938              		.loc 1 1008 42
 1939 0068 7B68     		ldr	r3, [r7, #4]
 1940 006a 1A61     		str	r2, [r3, #16]
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 1941              		.loc 1 1011 10
 1942 006c 2D4B     		ldr	r3, .L131
 1943 006e 1B6F     		ldr	r3, [r3, #112]
 1944              		.loc 1 1011 17
 1945 0070 03F00403 		and	r3, r3, #4
 1946              		.loc 1 1011 5
 1947 0074 042B     		cmp	r3, #4
 1948 0076 03D1     		bne	.L124
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 1949              		.loc 1 1013 33
 1950 0078 7B68     		ldr	r3, [r7, #4]
 1951 007a 0522     		movs	r2, #5
 1952 007c 9A60     		str	r2, [r3, #8]
 1953 007e 0CE0     		b	.L125
 1954              	.L124:
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 1955              		.loc 1 1015 15
 1956 0080 284B     		ldr	r3, .L131
 1957 0082 1B6F     		ldr	r3, [r3, #112]
 1958              		.loc 1 1015 22
 1959 0084 03F00103 		and	r3, r3, #1
 1960              		.loc 1 1015 10
 1961 0088 012B     		cmp	r3, #1
 1962 008a 03D1     		bne	.L126
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 1963              		.loc 1 1017 33
 1964 008c 7B68     		ldr	r3, [r7, #4]
 1965 008e 0122     		movs	r2, #1
 1966 0090 9A60     		str	r2, [r3, #8]
 1967 0092 02E0     		b	.L125
 1968              	.L126:
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 1969              		.loc 1 1021 33
 1970 0094 7B68     		ldr	r3, [r7, #4]
 1971 0096 0022     		movs	r2, #0
 1972 0098 9A60     		str	r2, [r3, #8]
 1973              	.L125:
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 54


1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 1974              		.loc 1 1025 10
 1975 009a 224B     		ldr	r3, .L131
 1976 009c 5B6F     		ldr	r3, [r3, #116]
 1977              		.loc 1 1025 16
 1978 009e 03F00103 		and	r3, r3, #1
 1979              		.loc 1 1025 5
 1980 00a2 012B     		cmp	r3, #1
 1981 00a4 03D1     		bne	.L127
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 1982              		.loc 1 1027 33
 1983 00a6 7B68     		ldr	r3, [r7, #4]
 1984 00a8 0122     		movs	r2, #1
 1985 00aa 5A61     		str	r2, [r3, #20]
 1986 00ac 02E0     		b	.L128
 1987              	.L127:
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 1988              		.loc 1 1031 33
 1989 00ae 7B68     		ldr	r3, [r7, #4]
 1990 00b0 0022     		movs	r2, #0
 1991 00b2 5A61     		str	r2, [r3, #20]
 1992              	.L128:
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 1993              		.loc 1 1035 10
 1994 00b4 1B4B     		ldr	r3, .L131
 1995 00b6 1B68     		ldr	r3, [r3]
 1996              		.loc 1 1035 15
 1997 00b8 03F08073 		and	r3, r3, #16777216
 1998              		.loc 1 1035 5
 1999 00bc B3F1807F 		cmp	r3, #16777216
 2000 00c0 03D1     		bne	.L129
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 2001              		.loc 1 1037 37
 2002 00c2 7B68     		ldr	r3, [r7, #4]
 2003 00c4 0222     		movs	r2, #2
 2004 00c6 9A61     		str	r2, [r3, #24]
 2005 00c8 02E0     		b	.L130
 2006              	.L129:
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 2007              		.loc 1 1041 37
 2008 00ca 7B68     		ldr	r3, [r7, #4]
 2009 00cc 0122     		movs	r2, #1
 2010 00ce 9A61     		str	r2, [r3, #24]
 2011              	.L130:
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 55


1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 2012              		.loc 1 1043 52
 2013 00d0 144B     		ldr	r3, .L131
 2014 00d2 5B68     		ldr	r3, [r3, #4]
 2015              		.loc 1 1043 38
 2016 00d4 03F48002 		and	r2, r3, #4194304
 2017              		.loc 1 1043 36
 2018 00d8 7B68     		ldr	r3, [r7, #4]
 2019 00da DA61     		str	r2, [r3, #28]
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 2020              		.loc 1 1044 47
 2021 00dc 114B     		ldr	r3, .L131
 2022 00de 5B68     		ldr	r3, [r3, #4]
 2023              		.loc 1 1044 33
 2024 00e0 03F03F02 		and	r2, r3, #63
 2025              		.loc 1 1044 31
 2026 00e4 7B68     		ldr	r3, [r7, #4]
 2027 00e6 1A62     		str	r2, [r3, #32]
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 2028              		.loc 1 1045 48
 2029 00e8 0E4B     		ldr	r3, .L131
 2030 00ea 5B68     		ldr	r3, [r3, #4]
 2031              		.loc 1 1045 33
 2032 00ec 9B09     		lsrs	r3, r3, #6
 2033 00ee C3F30802 		ubfx	r2, r3, #0, #9
 2034              		.loc 1 1045 31
 2035 00f2 7B68     		ldr	r3, [r7, #4]
 2036 00f4 5A62     		str	r2, [r3, #36]
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 2037              		.loc 1 1046 50
 2038 00f6 0B4B     		ldr	r3, .L131
 2039 00f8 5B68     		ldr	r3, [r3, #4]
 2040              		.loc 1 1046 60
 2041 00fa 03F44033 		and	r3, r3, #196608
 2042              		.loc 1 1046 80
 2043 00fe 03F58033 		add	r3, r3, #65536
 2044              		.loc 1 1046 102
 2045 0102 5B00     		lsls	r3, r3, #1
 2046              		.loc 1 1046 33
 2047 0104 1A0C     		lsrs	r2, r3, #16
 2048              		.loc 1 1046 31
 2049 0106 7B68     		ldr	r3, [r7, #4]
 2050 0108 9A62     		str	r2, [r3, #40]
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
 2051              		.loc 1 1047 48
 2052 010a 064B     		ldr	r3, .L131
 2053 010c 5B68     		ldr	r3, [r3, #4]
 2054              		.loc 1 1047 33
 2055 010e 1B0E     		lsrs	r3, r3, #24
 2056 0110 03F00F02 		and	r2, r3, #15
 2057              		.loc 1 1047 31
 2058 0114 7B68     		ldr	r3, [r7, #4]
 2059 0116 DA62     		str	r2, [r3, #44]
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2060              		.loc 1 1048 1
 2061 0118 00BF     		nop
 2062 011a 0C37     		adds	r7, r7, #12
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 56


 2063              	.LCFI43:
 2064              		.cfi_def_cfa_offset 4
 2065 011c BD46     		mov	sp, r7
 2066              	.LCFI44:
 2067              		.cfi_def_cfa_register 13
 2068              		@ sp needed
 2069 011e 5DF8047B 		ldr	r7, [sp], #4
 2070              	.LCFI45:
 2071              		.cfi_restore 7
 2072              		.cfi_def_cfa_offset 0
 2073 0122 7047     		bx	lr
 2074              	.L132:
 2075              		.align	2
 2076              	.L131:
 2077 0124 00380240 		.word	1073887232
 2078              		.cfi_endproc
 2079              	.LFE140:
 2081              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2082              		.align	1
 2083              		.global	HAL_RCC_GetClockConfig
 2084              		.syntax unified
 2085              		.thumb
 2086              		.thumb_func
 2087              		.fpu fpv4-sp-d16
 2089              	HAL_RCC_GetClockConfig:
 2090              	.LFB141:
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 2091              		.loc 1 1059 1
 2092              		.cfi_startproc
 2093              		@ args = 0, pretend = 0, frame = 8
 2094              		@ frame_needed = 1, uses_anonymous_args = 0
 2095              		@ link register save eliminated.
 2096 0000 80B4     		push	{r7}
 2097              	.LCFI46:
 2098              		.cfi_def_cfa_offset 4
 2099              		.cfi_offset 7, -4
 2100 0002 83B0     		sub	sp, sp, #12
 2101              	.LCFI47:
 2102              		.cfi_def_cfa_offset 16
 2103 0004 00AF     		add	r7, sp, #0
 2104              	.LCFI48:
 2105              		.cfi_def_cfa_register 7
 2106 0006 7860     		str	r0, [r7, #4]
 2107 0008 3960     		str	r1, [r7]
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 2108              		.loc 1 1061 32
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 57


 2109 000a 7B68     		ldr	r3, [r7, #4]
 2110 000c 0F22     		movs	r2, #15
 2111 000e 1A60     		str	r2, [r3]
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 2112              		.loc 1 1064 51
 2113 0010 124B     		ldr	r3, .L134
 2114 0012 9B68     		ldr	r3, [r3, #8]
 2115              		.loc 1 1064 37
 2116 0014 03F00302 		and	r2, r3, #3
 2117              		.loc 1 1064 35
 2118 0018 7B68     		ldr	r3, [r7, #4]
 2119 001a 5A60     		str	r2, [r3, #4]
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 2120              		.loc 1 1067 52
 2121 001c 0F4B     		ldr	r3, .L134
 2122 001e 9B68     		ldr	r3, [r3, #8]
 2123              		.loc 1 1067 38
 2124 0020 03F0F002 		and	r2, r3, #240
 2125              		.loc 1 1067 36
 2126 0024 7B68     		ldr	r3, [r7, #4]
 2127 0026 9A60     		str	r2, [r3, #8]
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 2128              		.loc 1 1070 53
 2129 0028 0C4B     		ldr	r3, .L134
 2130 002a 9B68     		ldr	r3, [r3, #8]
 2131              		.loc 1 1070 39
 2132 002c 03F4E052 		and	r2, r3, #7168
 2133              		.loc 1 1070 37
 2134 0030 7B68     		ldr	r3, [r7, #4]
 2135 0032 DA60     		str	r2, [r3, #12]
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 2136              		.loc 1 1073 54
 2137 0034 094B     		ldr	r3, .L134
 2138 0036 9B68     		ldr	r3, [r3, #8]
 2139              		.loc 1 1073 39
 2140 0038 DB08     		lsrs	r3, r3, #3
 2141 003a 03F4E052 		and	r2, r3, #7168
 2142              		.loc 1 1073 37
 2143 003e 7B68     		ldr	r3, [r7, #4]
 2144 0040 1A61     		str	r2, [r3, #16]
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 2145              		.loc 1 1076 32
 2146 0042 074B     		ldr	r3, .L134+4
 2147 0044 1B68     		ldr	r3, [r3]
 2148              		.loc 1 1076 16
 2149 0046 03F00702 		and	r2, r3, #7
 2150              		.loc 1 1076 14
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 58


 2151 004a 3B68     		ldr	r3, [r7]
 2152 004c 1A60     		str	r2, [r3]
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2153              		.loc 1 1077 1
 2154 004e 00BF     		nop
 2155 0050 0C37     		adds	r7, r7, #12
 2156              	.LCFI49:
 2157              		.cfi_def_cfa_offset 4
 2158 0052 BD46     		mov	sp, r7
 2159              	.LCFI50:
 2160              		.cfi_def_cfa_register 13
 2161              		@ sp needed
 2162 0054 5DF8047B 		ldr	r7, [sp], #4
 2163              	.LCFI51:
 2164              		.cfi_restore 7
 2165              		.cfi_def_cfa_offset 0
 2166 0058 7047     		bx	lr
 2167              	.L135:
 2168 005a 00BF     		.align	2
 2169              	.L134:
 2170 005c 00380240 		.word	1073887232
 2171 0060 003C0240 		.word	1073888256
 2172              		.cfi_endproc
 2173              	.LFE141:
 2175              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2176              		.align	1
 2177              		.global	HAL_RCC_NMI_IRQHandler
 2178              		.syntax unified
 2179              		.thumb
 2180              		.thumb_func
 2181              		.fpu fpv4-sp-d16
 2183              	HAL_RCC_NMI_IRQHandler:
 2184              	.LFB142:
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 2185              		.loc 1 1085 1
 2186              		.cfi_startproc
 2187              		@ args = 0, pretend = 0, frame = 0
 2188              		@ frame_needed = 1, uses_anonymous_args = 0
 2189 0000 80B5     		push	{r7, lr}
 2190              	.LCFI52:
 2191              		.cfi_def_cfa_offset 8
 2192              		.cfi_offset 7, -8
 2193              		.cfi_offset 14, -4
 2194 0002 00AF     		add	r7, sp, #0
 2195              	.LCFI53:
 2196              		.cfi_def_cfa_register 7
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 2197              		.loc 1 1087 6
 2198 0004 064B     		ldr	r3, .L139
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 59


 2199 0006 DB68     		ldr	r3, [r3, #12]
 2200 0008 03F08003 		and	r3, r3, #128
 2201              		.loc 1 1087 5
 2202 000c 802B     		cmp	r3, #128
 2203 000e 04D1     		bne	.L138
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 2204              		.loc 1 1090 5
 2205 0010 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 2206              		.loc 1 1093 5
 2207 0014 034B     		ldr	r3, .L139+4
 2208 0016 8022     		movs	r2, #128
 2209 0018 1A70     		strb	r2, [r3]
 2210              	.L138:
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2211              		.loc 1 1095 1
 2212 001a 00BF     		nop
 2213 001c 80BD     		pop	{r7, pc}
 2214              	.L140:
 2215 001e 00BF     		.align	2
 2216              	.L139:
 2217 0020 00380240 		.word	1073887232
 2218 0024 0E380240 		.word	1073887246
 2219              		.cfi_endproc
 2220              	.LFE142:
 2222              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2223              		.align	1
 2224              		.weak	HAL_RCC_CSSCallback
 2225              		.syntax unified
 2226              		.thumb
 2227              		.thumb_func
 2228              		.fpu fpv4-sp-d16
 2230              	HAL_RCC_CSSCallback:
 2231              	.LFB143:
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 2232              		.loc 1 1102 1
 2233              		.cfi_startproc
 2234              		@ args = 0, pretend = 0, frame = 0
 2235              		@ frame_needed = 1, uses_anonymous_args = 0
 2236              		@ link register save eliminated.
 2237 0000 80B4     		push	{r7}
 2238              	.LCFI54:
 2239              		.cfi_def_cfa_offset 4
 2240              		.cfi_offset 7, -4
 2241 0002 00AF     		add	r7, sp, #0
 2242              	.LCFI55:
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 60


 2243              		.cfi_def_cfa_register 7
1103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback could be implemented in the user file
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    */
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2244              		.loc 1 1106 1
 2245 0004 00BF     		nop
 2246 0006 BD46     		mov	sp, r7
 2247              	.LCFI56:
 2248              		.cfi_def_cfa_register 13
 2249              		@ sp needed
 2250 0008 5DF8047B 		ldr	r7, [sp], #4
 2251              	.LCFI57:
 2252              		.cfi_restore 7
 2253              		.cfi_def_cfa_offset 0
 2254 000c 7047     		bx	lr
 2255              		.cfi_endproc
 2256              	.LFE143:
 2258              		.text
 2259              	.Letext0:
 2260              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/_de
 2261              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_stdint
 2262              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 2263              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2264              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 2265              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2266              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2267              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2268              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2269              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2270              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s 			page 61


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_rcc.c
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:17     .text.HAL_RCC_DeInit:0000000000000000 $t
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:25     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:57     .text.HAL_RCC_OscConfig:0000000000000000 $t
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:64     .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:522    .text.HAL_RCC_OscConfig:00000000000002ac $d
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:528    .text.HAL_RCC_OscConfig:00000000000002bc $t
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:899    .text.HAL_RCC_OscConfig:00000000000004e4 $d
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:906    .text.HAL_RCC_ClockConfig:0000000000000000 $t
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:913    .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1468   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1215   .text.HAL_RCC_ClockConfig:00000000000001b8 $d
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1224   .text.HAL_RCC_MCOConfig:0000000000000000 $t
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1231   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1363   .text.HAL_RCC_MCOConfig:00000000000000c4 $d
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1370   .text.HAL_RCC_EnableCSS:0000000000000000 $t
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1377   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1410   .text.HAL_RCC_EnableCSS:0000000000000014 $d
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1415   .text.HAL_RCC_DisableCSS:0000000000000000 $t
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1422   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1455   .text.HAL_RCC_DisableCSS:0000000000000014 $d
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1461   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1707   .text.HAL_RCC_GetSysClockFreq:00000000000001b8 $d
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1714   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1721   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1752   .text.HAL_RCC_GetHCLKFreq:0000000000000014 $d
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1757   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1764   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1798   .text.HAL_RCC_GetPCLK1Freq:0000000000000020 $d
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1804   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1811   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1845   .text.HAL_RCC_GetPCLK2Freq:0000000000000020 $d
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1851   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:1858   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:2077   .text.HAL_RCC_GetOscConfig:0000000000000124 $d
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:2082   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:2089   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:2170   .text.HAL_RCC_GetClockConfig:000000000000005c $d
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:2176   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:2183   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:2230   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:2217   .text.HAL_RCC_NMI_IRQHandler:0000000000000020 $d
/var/folders/vq/qt4vp3kd5rxf7v2b6_fdtdt80000gn/T//cchBb0XE.s:2223   .text.HAL_RCC_CSSCallback:0000000000000000 $t

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
AHBPrescTable
SystemCoreClock
uwTickPrio
HAL_GPIO_Init
__aeabi_uldivmod
APBPrescTable
