SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,PF_TPSRAM_C0_0.PF_TPSRAM_C0_0.PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C0,mydesign|REF_CLK_0,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,COREFIFO_C0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.memwaddr_r[5:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
2,COREFIFO_C0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync.shift_reg[6:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,mydesign|REF_CLK_0,COREFIFO_C0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray[6:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
3,COREFIFO_C0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[6:0],mydesign|REF_CLK_0,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,COREFIFO_C0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[6:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.