// Seed: 643028825
module module_0;
  logic [7:0] id_1, id_2;
  assign id_1 = (id_2);
  assign id_2[-1] = -1;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    output tri id_2,
    output supply1 id_3,
    input tri0 id_4
);
  logic id_6, id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    output supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    input wire id_4,
    input tri id_5,
    output tri id_6,
    input tri1 id_7,
    inout supply1 id_8,
    input wor id_9,
    input wand id_10,
    inout uwire id_11,
    input uwire id_12,
    input tri id_13,
    input supply0 id_14,
    input tri0 id_15,
    input tri1 id_16,
    output tri0 id_17,
    output tri0 id_18,
    input uwire id_19,
    input uwire id_20,
    output tri0 id_21,
    input supply0 id_22,
    output tri0 id_23,
    input tri id_24,
    output supply0 id_25,
    input wor id_26,
    input tri1 id_27 id_29
);
  parameter id_30 = 1;
  xor primCall (
      id_0,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_19,
      id_20,
      id_22,
      id_24,
      id_26,
      id_27,
      id_29,
      id_3,
      id_30,
      id_4,
      id_5,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
  assign id_11 = -1;
endmodule
