*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-25 00:08:11 (2025-Apr-25 07:08:11 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top_0_obf
*
*	Liberty Libraries used: 
*	        WC_VIEW: /home/linux/ieng6/cs241asp25/cs241asp25bu/lab3/rundir/run1/route.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used: 
*
*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile aes_cipher_top.post_route.power.rpt
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        8.59493811 	   51.6861%
Total Switching Power:       7.50526844 	   45.1333%
Total Leakage Power:         0.52889215 	    3.1805%
Total Power:                16.62909872 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.977      0.7212     0.03819       4.737       28.48 
Macro                                  0           0           0           0           0 
IO                                     0           0     7.6e-07     7.6e-07    4.57e-06 
Combinational                      4.442       6.103      0.4893       11.03       66.35 
Clock (Combinational)             0.1757      0.6813    0.001356      0.8584       5.162 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                              8.595       7.505      0.5289       16.63         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.595       7.505      0.5289       16.63         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1757      0.6813    0.001356      0.8584       5.162 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)      0.1757      0.6813    0.001356      0.8584       5.162 
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001180 usec 
Clock Toggle Rate:  1694.9152 Mhz 
Clock Static Probability:  0.5000



-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:       CTS_ccl_a_buf_00002 (CKBD16):           0.1474 
*                Highest Leakage Power:                 us13/U421 (ND3D8):        0.0002923 
*          Total Cap:      1.19174e-10 F
*          Total instances in design: 17284
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

