
Mag_normal_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007398  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002824  08007548  08007548  00017548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009d6c  08009d6c  00019d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009d74  08009d74  00019d74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08009d78  08009d78  00019d78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08009d7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  8 .bss          000008cc  20000070  20000070  00020070  2**3
                  ALLOC
  9 ._user_heap_stack 00000600  2000093c  2000093c  00020070  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 11 .debug_info   000138d8  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002d80  00000000  00000000  00033978  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001158  00000000  00000000  000366f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000fe0  00000000  00000000  00037850  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  000262f7  00000000  00000000  00038830  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000cef2  00000000  00000000  0005eb27  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000dbce7  00000000  00000000  0006ba19  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00147700  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004e8c  00000000  00000000  0014777c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007530 	.word	0x08007530

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08007530 	.word	0x08007530

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__aeabi_d2uiz>:
 8000a24:	004a      	lsls	r2, r1, #1
 8000a26:	d211      	bcs.n	8000a4c <__aeabi_d2uiz+0x28>
 8000a28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a2c:	d211      	bcs.n	8000a52 <__aeabi_d2uiz+0x2e>
 8000a2e:	d50d      	bpl.n	8000a4c <__aeabi_d2uiz+0x28>
 8000a30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a38:	d40e      	bmi.n	8000a58 <__aeabi_d2uiz+0x34>
 8000a3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a46:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d102      	bne.n	8000a5e <__aeabi_d2uiz+0x3a>
 8000a58:	f04f 30ff 	mov.w	r0, #4294967295
 8000a5c:	4770      	bx	lr
 8000a5e:	f04f 0000 	mov.w	r0, #0
 8000a62:	4770      	bx	lr

08000a64 <__aeabi_uldivmod>:
 8000a64:	b953      	cbnz	r3, 8000a7c <__aeabi_uldivmod+0x18>
 8000a66:	b94a      	cbnz	r2, 8000a7c <__aeabi_uldivmod+0x18>
 8000a68:	2900      	cmp	r1, #0
 8000a6a:	bf08      	it	eq
 8000a6c:	2800      	cmpeq	r0, #0
 8000a6e:	bf1c      	itt	ne
 8000a70:	f04f 31ff 	movne.w	r1, #4294967295
 8000a74:	f04f 30ff 	movne.w	r0, #4294967295
 8000a78:	f000 b97a 	b.w	8000d70 <__aeabi_idiv0>
 8000a7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a84:	f000 f806 	bl	8000a94 <__udivmoddi4>
 8000a88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a90:	b004      	add	sp, #16
 8000a92:	4770      	bx	lr

08000a94 <__udivmoddi4>:
 8000a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a98:	468c      	mov	ip, r1
 8000a9a:	460d      	mov	r5, r1
 8000a9c:	4604      	mov	r4, r0
 8000a9e:	9e08      	ldr	r6, [sp, #32]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d151      	bne.n	8000b48 <__udivmoddi4+0xb4>
 8000aa4:	428a      	cmp	r2, r1
 8000aa6:	4617      	mov	r7, r2
 8000aa8:	d96d      	bls.n	8000b86 <__udivmoddi4+0xf2>
 8000aaa:	fab2 fe82 	clz	lr, r2
 8000aae:	f1be 0f00 	cmp.w	lr, #0
 8000ab2:	d00b      	beq.n	8000acc <__udivmoddi4+0x38>
 8000ab4:	f1ce 0c20 	rsb	ip, lr, #32
 8000ab8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000abc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000ac0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ac4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ac8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000acc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ad0:	0c25      	lsrs	r5, r4, #16
 8000ad2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ad6:	fa1f f987 	uxth.w	r9, r7
 8000ada:	fb0a cc18 	mls	ip, sl, r8, ip
 8000ade:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000ae2:	fb08 f309 	mul.w	r3, r8, r9
 8000ae6:	42ab      	cmp	r3, r5
 8000ae8:	d90a      	bls.n	8000b00 <__udivmoddi4+0x6c>
 8000aea:	19ed      	adds	r5, r5, r7
 8000aec:	f108 32ff 	add.w	r2, r8, #4294967295
 8000af0:	f080 8123 	bcs.w	8000d3a <__udivmoddi4+0x2a6>
 8000af4:	42ab      	cmp	r3, r5
 8000af6:	f240 8120 	bls.w	8000d3a <__udivmoddi4+0x2a6>
 8000afa:	f1a8 0802 	sub.w	r8, r8, #2
 8000afe:	443d      	add	r5, r7
 8000b00:	1aed      	subs	r5, r5, r3
 8000b02:	b2a4      	uxth	r4, r4
 8000b04:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b08:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b10:	fb00 f909 	mul.w	r9, r0, r9
 8000b14:	45a1      	cmp	r9, r4
 8000b16:	d909      	bls.n	8000b2c <__udivmoddi4+0x98>
 8000b18:	19e4      	adds	r4, r4, r7
 8000b1a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b1e:	f080 810a 	bcs.w	8000d36 <__udivmoddi4+0x2a2>
 8000b22:	45a1      	cmp	r9, r4
 8000b24:	f240 8107 	bls.w	8000d36 <__udivmoddi4+0x2a2>
 8000b28:	3802      	subs	r0, #2
 8000b2a:	443c      	add	r4, r7
 8000b2c:	eba4 0409 	sub.w	r4, r4, r9
 8000b30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b34:	2100      	movs	r1, #0
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	d061      	beq.n	8000bfe <__udivmoddi4+0x16a>
 8000b3a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b3e:	2300      	movs	r3, #0
 8000b40:	6034      	str	r4, [r6, #0]
 8000b42:	6073      	str	r3, [r6, #4]
 8000b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b48:	428b      	cmp	r3, r1
 8000b4a:	d907      	bls.n	8000b5c <__udivmoddi4+0xc8>
 8000b4c:	2e00      	cmp	r6, #0
 8000b4e:	d054      	beq.n	8000bfa <__udivmoddi4+0x166>
 8000b50:	2100      	movs	r1, #0
 8000b52:	e886 0021 	stmia.w	r6, {r0, r5}
 8000b56:	4608      	mov	r0, r1
 8000b58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b5c:	fab3 f183 	clz	r1, r3
 8000b60:	2900      	cmp	r1, #0
 8000b62:	f040 808e 	bne.w	8000c82 <__udivmoddi4+0x1ee>
 8000b66:	42ab      	cmp	r3, r5
 8000b68:	d302      	bcc.n	8000b70 <__udivmoddi4+0xdc>
 8000b6a:	4282      	cmp	r2, r0
 8000b6c:	f200 80fa 	bhi.w	8000d64 <__udivmoddi4+0x2d0>
 8000b70:	1a84      	subs	r4, r0, r2
 8000b72:	eb65 0503 	sbc.w	r5, r5, r3
 8000b76:	2001      	movs	r0, #1
 8000b78:	46ac      	mov	ip, r5
 8000b7a:	2e00      	cmp	r6, #0
 8000b7c:	d03f      	beq.n	8000bfe <__udivmoddi4+0x16a>
 8000b7e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b86:	b912      	cbnz	r2, 8000b8e <__udivmoddi4+0xfa>
 8000b88:	2701      	movs	r7, #1
 8000b8a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000b8e:	fab7 fe87 	clz	lr, r7
 8000b92:	f1be 0f00 	cmp.w	lr, #0
 8000b96:	d134      	bne.n	8000c02 <__udivmoddi4+0x16e>
 8000b98:	1beb      	subs	r3, r5, r7
 8000b9a:	0c3a      	lsrs	r2, r7, #16
 8000b9c:	fa1f fc87 	uxth.w	ip, r7
 8000ba0:	2101      	movs	r1, #1
 8000ba2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ba6:	0c25      	lsrs	r5, r4, #16
 8000ba8:	fb02 3318 	mls	r3, r2, r8, r3
 8000bac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000bb0:	fb0c f308 	mul.w	r3, ip, r8
 8000bb4:	42ab      	cmp	r3, r5
 8000bb6:	d907      	bls.n	8000bc8 <__udivmoddi4+0x134>
 8000bb8:	19ed      	adds	r5, r5, r7
 8000bba:	f108 30ff 	add.w	r0, r8, #4294967295
 8000bbe:	d202      	bcs.n	8000bc6 <__udivmoddi4+0x132>
 8000bc0:	42ab      	cmp	r3, r5
 8000bc2:	f200 80d1 	bhi.w	8000d68 <__udivmoddi4+0x2d4>
 8000bc6:	4680      	mov	r8, r0
 8000bc8:	1aed      	subs	r5, r5, r3
 8000bca:	b2a3      	uxth	r3, r4
 8000bcc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000bd0:	fb02 5510 	mls	r5, r2, r0, r5
 8000bd4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000bd8:	fb0c fc00 	mul.w	ip, ip, r0
 8000bdc:	45a4      	cmp	ip, r4
 8000bde:	d907      	bls.n	8000bf0 <__udivmoddi4+0x15c>
 8000be0:	19e4      	adds	r4, r4, r7
 8000be2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000be6:	d202      	bcs.n	8000bee <__udivmoddi4+0x15a>
 8000be8:	45a4      	cmp	ip, r4
 8000bea:	f200 80b8 	bhi.w	8000d5e <__udivmoddi4+0x2ca>
 8000bee:	4618      	mov	r0, r3
 8000bf0:	eba4 040c 	sub.w	r4, r4, ip
 8000bf4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000bf8:	e79d      	b.n	8000b36 <__udivmoddi4+0xa2>
 8000bfa:	4631      	mov	r1, r6
 8000bfc:	4630      	mov	r0, r6
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	f1ce 0420 	rsb	r4, lr, #32
 8000c06:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c0a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c0e:	fa20 f804 	lsr.w	r8, r0, r4
 8000c12:	0c3a      	lsrs	r2, r7, #16
 8000c14:	fa25 f404 	lsr.w	r4, r5, r4
 8000c18:	ea48 0803 	orr.w	r8, r8, r3
 8000c1c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c20:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c24:	fb02 4411 	mls	r4, r2, r1, r4
 8000c28:	fa1f fc87 	uxth.w	ip, r7
 8000c2c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c30:	fb01 f30c 	mul.w	r3, r1, ip
 8000c34:	42ab      	cmp	r3, r5
 8000c36:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c3a:	d909      	bls.n	8000c50 <__udivmoddi4+0x1bc>
 8000c3c:	19ed      	adds	r5, r5, r7
 8000c3e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c42:	f080 808a 	bcs.w	8000d5a <__udivmoddi4+0x2c6>
 8000c46:	42ab      	cmp	r3, r5
 8000c48:	f240 8087 	bls.w	8000d5a <__udivmoddi4+0x2c6>
 8000c4c:	3902      	subs	r1, #2
 8000c4e:	443d      	add	r5, r7
 8000c50:	1aeb      	subs	r3, r5, r3
 8000c52:	fa1f f588 	uxth.w	r5, r8
 8000c56:	fbb3 f0f2 	udiv	r0, r3, r2
 8000c5a:	fb02 3310 	mls	r3, r2, r0, r3
 8000c5e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c62:	fb00 f30c 	mul.w	r3, r0, ip
 8000c66:	42ab      	cmp	r3, r5
 8000c68:	d907      	bls.n	8000c7a <__udivmoddi4+0x1e6>
 8000c6a:	19ed      	adds	r5, r5, r7
 8000c6c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c70:	d26f      	bcs.n	8000d52 <__udivmoddi4+0x2be>
 8000c72:	42ab      	cmp	r3, r5
 8000c74:	d96d      	bls.n	8000d52 <__udivmoddi4+0x2be>
 8000c76:	3802      	subs	r0, #2
 8000c78:	443d      	add	r5, r7
 8000c7a:	1aeb      	subs	r3, r5, r3
 8000c7c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c80:	e78f      	b.n	8000ba2 <__udivmoddi4+0x10e>
 8000c82:	f1c1 0720 	rsb	r7, r1, #32
 8000c86:	fa22 f807 	lsr.w	r8, r2, r7
 8000c8a:	408b      	lsls	r3, r1
 8000c8c:	fa05 f401 	lsl.w	r4, r5, r1
 8000c90:	ea48 0303 	orr.w	r3, r8, r3
 8000c94:	fa20 fe07 	lsr.w	lr, r0, r7
 8000c98:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000c9c:	40fd      	lsrs	r5, r7
 8000c9e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000ca2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000ca6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000caa:	fb0c 5519 	mls	r5, ip, r9, r5
 8000cae:	fa1f f883 	uxth.w	r8, r3
 8000cb2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000cb6:	fb09 f408 	mul.w	r4, r9, r8
 8000cba:	42ac      	cmp	r4, r5
 8000cbc:	fa02 f201 	lsl.w	r2, r2, r1
 8000cc0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cc4:	d908      	bls.n	8000cd8 <__udivmoddi4+0x244>
 8000cc6:	18ed      	adds	r5, r5, r3
 8000cc8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ccc:	d243      	bcs.n	8000d56 <__udivmoddi4+0x2c2>
 8000cce:	42ac      	cmp	r4, r5
 8000cd0:	d941      	bls.n	8000d56 <__udivmoddi4+0x2c2>
 8000cd2:	f1a9 0902 	sub.w	r9, r9, #2
 8000cd6:	441d      	add	r5, r3
 8000cd8:	1b2d      	subs	r5, r5, r4
 8000cda:	fa1f fe8e 	uxth.w	lr, lr
 8000cde:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ce2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ce6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000cea:	fb00 f808 	mul.w	r8, r0, r8
 8000cee:	45a0      	cmp	r8, r4
 8000cf0:	d907      	bls.n	8000d02 <__udivmoddi4+0x26e>
 8000cf2:	18e4      	adds	r4, r4, r3
 8000cf4:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cf8:	d229      	bcs.n	8000d4e <__udivmoddi4+0x2ba>
 8000cfa:	45a0      	cmp	r8, r4
 8000cfc:	d927      	bls.n	8000d4e <__udivmoddi4+0x2ba>
 8000cfe:	3802      	subs	r0, #2
 8000d00:	441c      	add	r4, r3
 8000d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d06:	eba4 0408 	sub.w	r4, r4, r8
 8000d0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d0e:	454c      	cmp	r4, r9
 8000d10:	46c6      	mov	lr, r8
 8000d12:	464d      	mov	r5, r9
 8000d14:	d315      	bcc.n	8000d42 <__udivmoddi4+0x2ae>
 8000d16:	d012      	beq.n	8000d3e <__udivmoddi4+0x2aa>
 8000d18:	b156      	cbz	r6, 8000d30 <__udivmoddi4+0x29c>
 8000d1a:	ebba 030e 	subs.w	r3, sl, lr
 8000d1e:	eb64 0405 	sbc.w	r4, r4, r5
 8000d22:	fa04 f707 	lsl.w	r7, r4, r7
 8000d26:	40cb      	lsrs	r3, r1
 8000d28:	431f      	orrs	r7, r3
 8000d2a:	40cc      	lsrs	r4, r1
 8000d2c:	6037      	str	r7, [r6, #0]
 8000d2e:	6074      	str	r4, [r6, #4]
 8000d30:	2100      	movs	r1, #0
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	4618      	mov	r0, r3
 8000d38:	e6f8      	b.n	8000b2c <__udivmoddi4+0x98>
 8000d3a:	4690      	mov	r8, r2
 8000d3c:	e6e0      	b.n	8000b00 <__udivmoddi4+0x6c>
 8000d3e:	45c2      	cmp	sl, r8
 8000d40:	d2ea      	bcs.n	8000d18 <__udivmoddi4+0x284>
 8000d42:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d46:	eb69 0503 	sbc.w	r5, r9, r3
 8000d4a:	3801      	subs	r0, #1
 8000d4c:	e7e4      	b.n	8000d18 <__udivmoddi4+0x284>
 8000d4e:	4628      	mov	r0, r5
 8000d50:	e7d7      	b.n	8000d02 <__udivmoddi4+0x26e>
 8000d52:	4640      	mov	r0, r8
 8000d54:	e791      	b.n	8000c7a <__udivmoddi4+0x1e6>
 8000d56:	4681      	mov	r9, r0
 8000d58:	e7be      	b.n	8000cd8 <__udivmoddi4+0x244>
 8000d5a:	4601      	mov	r1, r0
 8000d5c:	e778      	b.n	8000c50 <__udivmoddi4+0x1bc>
 8000d5e:	3802      	subs	r0, #2
 8000d60:	443c      	add	r4, r7
 8000d62:	e745      	b.n	8000bf0 <__udivmoddi4+0x15c>
 8000d64:	4608      	mov	r0, r1
 8000d66:	e708      	b.n	8000b7a <__udivmoddi4+0xe6>
 8000d68:	f1a8 0802 	sub.w	r8, r8, #2
 8000d6c:	443d      	add	r5, r7
 8000d6e:	e72b      	b.n	8000bc8 <__udivmoddi4+0x134>

08000d70 <__aeabi_idiv0>:
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop

08000d74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d78:	4a0e      	ldr	r2, [pc, #56]	; (8000db4 <HAL_Init+0x40>)
 8000d7a:	4b0e      	ldr	r3, [pc, #56]	; (8000db4 <HAL_Init+0x40>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d84:	4a0b      	ldr	r2, [pc, #44]	; (8000db4 <HAL_Init+0x40>)
 8000d86:	4b0b      	ldr	r3, [pc, #44]	; (8000db4 <HAL_Init+0x40>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d90:	4a08      	ldr	r2, [pc, #32]	; (8000db4 <HAL_Init+0x40>)
 8000d92:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <HAL_Init+0x40>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d9c:	2003      	movs	r0, #3
 8000d9e:	f000 f94b 	bl	8001038 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000da2:	2000      	movs	r0, #0
 8000da4:	f000 f808 	bl	8000db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000da8:	f004 ffda 	bl	8005d60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dac:	2300      	movs	r3, #0
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40023c00 	.word	0x40023c00

08000db8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dc0:	4b12      	ldr	r3, [pc, #72]	; (8000e0c <HAL_InitTick+0x54>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4b12      	ldr	r3, [pc, #72]	; (8000e10 <HAL_InitTick+0x58>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	4619      	mov	r1, r3
 8000dca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dce:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f000 f963 	bl	80010a2 <HAL_SYSTICK_Config>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	e00e      	b.n	8000e04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	2b0f      	cmp	r3, #15
 8000dea:	d80a      	bhi.n	8000e02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dec:	2200      	movs	r2, #0
 8000dee:	6879      	ldr	r1, [r7, #4]
 8000df0:	f04f 30ff 	mov.w	r0, #4294967295
 8000df4:	f000 f92b 	bl	800104e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000df8:	4a06      	ldr	r2, [pc, #24]	; (8000e14 <HAL_InitTick+0x5c>)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e000      	b.n	8000e04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e02:	2301      	movs	r3, #1
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20000008 	.word	0x20000008
 8000e10:	20000004 	.word	0x20000004
 8000e14:	20000000 	.word	0x20000000

08000e18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e1c:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <HAL_IncTick+0x20>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	461a      	mov	r2, r3
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <HAL_IncTick+0x24>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4413      	add	r3, r2
 8000e28:	4a04      	ldr	r2, [pc, #16]	; (8000e3c <HAL_IncTick+0x24>)
 8000e2a:	6013      	str	r3, [r2, #0]
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	20000004 	.word	0x20000004
 8000e3c:	200004a0 	.word	0x200004a0

08000e40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  return uwTick;
 8000e44:	4b03      	ldr	r3, [pc, #12]	; (8000e54 <HAL_GetTick+0x14>)
 8000e46:	681b      	ldr	r3, [r3, #0]
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	200004a0 	.word	0x200004a0

08000e58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e60:	f7ff ffee 	bl	8000e40 <HAL_GetTick>
 8000e64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e70:	d005      	beq.n	8000e7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e72:	4b09      	ldr	r3, [pc, #36]	; (8000e98 <HAL_Delay+0x40>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	461a      	mov	r2, r3
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e7e:	bf00      	nop
 8000e80:	f7ff ffde 	bl	8000e40 <HAL_GetTick>
 8000e84:	4602      	mov	r2, r0
 8000e86:	68bb      	ldr	r3, [r7, #8]
 8000e88:	1ad2      	subs	r2, r2, r3
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d3f7      	bcc.n	8000e80 <HAL_Delay+0x28>
  {
  }
}
 8000e90:	bf00      	nop
 8000e92:	3710      	adds	r7, #16
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	20000004 	.word	0x20000004

08000e9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eac:	4b0c      	ldr	r3, [pc, #48]	; (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eb2:	68ba      	ldr	r2, [r7, #8]
 8000eb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000eb8:	4013      	ands	r3, r2
 8000eba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ec4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ec8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ece:	4a04      	ldr	r2, [pc, #16]	; (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	60d3      	str	r3, [r2, #12]
}
 8000ed4:	bf00      	nop
 8000ed6:	3714      	adds	r7, #20
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee8:	4b04      	ldr	r3, [pc, #16]	; (8000efc <__NVIC_GetPriorityGrouping+0x18>)
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	0a1b      	lsrs	r3, r3, #8
 8000eee:	f003 0307 	and.w	r3, r3, #7
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	db0b      	blt.n	8000f2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f12:	4909      	ldr	r1, [pc, #36]	; (8000f38 <__NVIC_EnableIRQ+0x38>)
 8000f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f18:	095b      	lsrs	r3, r3, #5
 8000f1a:	79fa      	ldrb	r2, [r7, #7]
 8000f1c:	f002 021f 	and.w	r2, r2, #31
 8000f20:	2001      	movs	r0, #1
 8000f22:	fa00 f202 	lsl.w	r2, r0, r2
 8000f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	e000e100 	.word	0xe000e100

08000f3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	6039      	str	r1, [r7, #0]
 8000f46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	db0a      	blt.n	8000f66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f50:	490d      	ldr	r1, [pc, #52]	; (8000f88 <__NVIC_SetPriority+0x4c>)
 8000f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f56:	683a      	ldr	r2, [r7, #0]
 8000f58:	b2d2      	uxtb	r2, r2
 8000f5a:	0112      	lsls	r2, r2, #4
 8000f5c:	b2d2      	uxtb	r2, r2
 8000f5e:	440b      	add	r3, r1
 8000f60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f64:	e00a      	b.n	8000f7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f66:	4909      	ldr	r1, [pc, #36]	; (8000f8c <__NVIC_SetPriority+0x50>)
 8000f68:	79fb      	ldrb	r3, [r7, #7]
 8000f6a:	f003 030f 	and.w	r3, r3, #15
 8000f6e:	3b04      	subs	r3, #4
 8000f70:	683a      	ldr	r2, [r7, #0]
 8000f72:	b2d2      	uxtb	r2, r2
 8000f74:	0112      	lsls	r2, r2, #4
 8000f76:	b2d2      	uxtb	r2, r2
 8000f78:	440b      	add	r3, r1
 8000f7a:	761a      	strb	r2, [r3, #24]
}
 8000f7c:	bf00      	nop
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	e000e100 	.word	0xe000e100
 8000f8c:	e000ed00 	.word	0xe000ed00

08000f90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b089      	sub	sp, #36	; 0x24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	f003 0307 	and.w	r3, r3, #7
 8000fa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	f1c3 0307 	rsb	r3, r3, #7
 8000faa:	2b04      	cmp	r3, #4
 8000fac:	bf28      	it	cs
 8000fae:	2304      	movcs	r3, #4
 8000fb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	3304      	adds	r3, #4
 8000fb6:	2b06      	cmp	r3, #6
 8000fb8:	d902      	bls.n	8000fc0 <NVIC_EncodePriority+0x30>
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	3b03      	subs	r3, #3
 8000fbe:	e000      	b.n	8000fc2 <NVIC_EncodePriority+0x32>
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	69bb      	ldr	r3, [r7, #24]
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	1e5a      	subs	r2, r3, #1
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	401a      	ands	r2, r3
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fd6:	2101      	movs	r1, #1
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	fa01 f303 	lsl.w	r3, r1, r3
 8000fde:	1e59      	subs	r1, r3, #1
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe4:	4313      	orrs	r3, r2
         );
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3724      	adds	r7, #36	; 0x24
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
	...

08000ff4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	3b01      	subs	r3, #1
 8001000:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001004:	d301      	bcc.n	800100a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001006:	2301      	movs	r3, #1
 8001008:	e00f      	b.n	800102a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800100a:	4a0a      	ldr	r2, [pc, #40]	; (8001034 <SysTick_Config+0x40>)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3b01      	subs	r3, #1
 8001010:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001012:	210f      	movs	r1, #15
 8001014:	f04f 30ff 	mov.w	r0, #4294967295
 8001018:	f7ff ff90 	bl	8000f3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800101c:	4b05      	ldr	r3, [pc, #20]	; (8001034 <SysTick_Config+0x40>)
 800101e:	2200      	movs	r2, #0
 8001020:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001022:	4b04      	ldr	r3, [pc, #16]	; (8001034 <SysTick_Config+0x40>)
 8001024:	2207      	movs	r2, #7
 8001026:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001028:	2300      	movs	r3, #0
}
 800102a:	4618      	mov	r0, r3
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	e000e010 	.word	0xe000e010

08001038 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f7ff ff2b 	bl	8000e9c <__NVIC_SetPriorityGrouping>
}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800104e:	b580      	push	{r7, lr}
 8001050:	b086      	sub	sp, #24
 8001052:	af00      	add	r7, sp, #0
 8001054:	4603      	mov	r3, r0
 8001056:	60b9      	str	r1, [r7, #8]
 8001058:	607a      	str	r2, [r7, #4]
 800105a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800105c:	2300      	movs	r3, #0
 800105e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001060:	f7ff ff40 	bl	8000ee4 <__NVIC_GetPriorityGrouping>
 8001064:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	68b9      	ldr	r1, [r7, #8]
 800106a:	6978      	ldr	r0, [r7, #20]
 800106c:	f7ff ff90 	bl	8000f90 <NVIC_EncodePriority>
 8001070:	4602      	mov	r2, r0
 8001072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001076:	4611      	mov	r1, r2
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff ff5f 	bl	8000f3c <__NVIC_SetPriority>
}
 800107e:	bf00      	nop
 8001080:	3718      	adds	r7, #24
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b082      	sub	sp, #8
 800108a:	af00      	add	r7, sp, #0
 800108c:	4603      	mov	r3, r0
 800108e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff ff33 	bl	8000f00 <__NVIC_EnableIRQ>
}
 800109a:	bf00      	nop
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b082      	sub	sp, #8
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f7ff ffa2 	bl	8000ff4 <SysTick_Config>
 80010b0:	4603      	mov	r3, r0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
	...

080010bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010bc:	b480      	push	{r7}
 80010be:	b089      	sub	sp, #36	; 0x24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010ca:	2300      	movs	r3, #0
 80010cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010ce:	2300      	movs	r3, #0
 80010d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010d2:	2300      	movs	r3, #0
 80010d4:	61fb      	str	r3, [r7, #28]
 80010d6:	e177      	b.n	80013c8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010d8:	2201      	movs	r2, #1
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	4013      	ands	r3, r2
 80010ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010ec:	693a      	ldr	r2, [r7, #16]
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	f040 8166 	bne.w	80013c2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	2b02      	cmp	r3, #2
 80010fc:	d003      	beq.n	8001106 <HAL_GPIO_Init+0x4a>
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	2b12      	cmp	r3, #18
 8001104:	d123      	bne.n	800114e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	08da      	lsrs	r2, r3, #3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	3208      	adds	r2, #8
 800110e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001112:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	f003 0307 	and.w	r3, r3, #7
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	220f      	movs	r2, #15
 800111e:	fa02 f303 	lsl.w	r3, r2, r3
 8001122:	43db      	mvns	r3, r3
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	4013      	ands	r3, r2
 8001128:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	691a      	ldr	r2, [r3, #16]
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	f003 0307 	and.w	r3, r3, #7
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	fa02 f303 	lsl.w	r3, r2, r3
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	4313      	orrs	r3, r2
 800113e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	08da      	lsrs	r2, r3, #3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	3208      	adds	r2, #8
 8001148:	69b9      	ldr	r1, [r7, #24]
 800114a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	2203      	movs	r2, #3
 800115a:	fa02 f303 	lsl.w	r3, r2, r3
 800115e:	43db      	mvns	r3, r3
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	4013      	ands	r3, r2
 8001164:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	f003 0203 	and.w	r2, r3, #3
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	fa02 f303 	lsl.w	r3, r2, r3
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	4313      	orrs	r3, r2
 800117a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	2b01      	cmp	r3, #1
 8001188:	d00b      	beq.n	80011a2 <HAL_GPIO_Init+0xe6>
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b02      	cmp	r3, #2
 8001190:	d007      	beq.n	80011a2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001196:	2b11      	cmp	r3, #17
 8001198:	d003      	beq.n	80011a2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	2b12      	cmp	r3, #18
 80011a0:	d130      	bne.n	8001204 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	2203      	movs	r2, #3
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	43db      	mvns	r3, r3
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	4013      	ands	r3, r2
 80011b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	68da      	ldr	r2, [r3, #12]
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	69ba      	ldr	r2, [r7, #24]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011d8:	2201      	movs	r2, #1
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	43db      	mvns	r3, r3
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	4013      	ands	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	091b      	lsrs	r3, r3, #4
 80011ee:	f003 0201 	and.w	r2, r3, #1
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	2203      	movs	r2, #3
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	43db      	mvns	r3, r3
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	4013      	ands	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	689a      	ldr	r2, [r3, #8]
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	69ba      	ldr	r2, [r7, #24]
 800122a:	4313      	orrs	r3, r2
 800122c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800123c:	2b00      	cmp	r3, #0
 800123e:	f000 80c0 	beq.w	80013c2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	60fb      	str	r3, [r7, #12]
 8001246:	4a65      	ldr	r2, [pc, #404]	; (80013dc <HAL_GPIO_Init+0x320>)
 8001248:	4b64      	ldr	r3, [pc, #400]	; (80013dc <HAL_GPIO_Init+0x320>)
 800124a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800124c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001250:	6453      	str	r3, [r2, #68]	; 0x44
 8001252:	4b62      	ldr	r3, [pc, #392]	; (80013dc <HAL_GPIO_Init+0x320>)
 8001254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001256:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800125a:	60fb      	str	r3, [r7, #12]
 800125c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800125e:	4a60      	ldr	r2, [pc, #384]	; (80013e0 <HAL_GPIO_Init+0x324>)
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	089b      	lsrs	r3, r3, #2
 8001264:	3302      	adds	r3, #2
 8001266:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800126a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	f003 0303 	and.w	r3, r3, #3
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	220f      	movs	r2, #15
 8001276:	fa02 f303 	lsl.w	r3, r2, r3
 800127a:	43db      	mvns	r3, r3
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	4013      	ands	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4a57      	ldr	r2, [pc, #348]	; (80013e4 <HAL_GPIO_Init+0x328>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d037      	beq.n	80012fa <HAL_GPIO_Init+0x23e>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a56      	ldr	r2, [pc, #344]	; (80013e8 <HAL_GPIO_Init+0x32c>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d031      	beq.n	80012f6 <HAL_GPIO_Init+0x23a>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4a55      	ldr	r2, [pc, #340]	; (80013ec <HAL_GPIO_Init+0x330>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d02b      	beq.n	80012f2 <HAL_GPIO_Init+0x236>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4a54      	ldr	r2, [pc, #336]	; (80013f0 <HAL_GPIO_Init+0x334>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d025      	beq.n	80012ee <HAL_GPIO_Init+0x232>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4a53      	ldr	r2, [pc, #332]	; (80013f4 <HAL_GPIO_Init+0x338>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d01f      	beq.n	80012ea <HAL_GPIO_Init+0x22e>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a52      	ldr	r2, [pc, #328]	; (80013f8 <HAL_GPIO_Init+0x33c>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d019      	beq.n	80012e6 <HAL_GPIO_Init+0x22a>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a51      	ldr	r2, [pc, #324]	; (80013fc <HAL_GPIO_Init+0x340>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d013      	beq.n	80012e2 <HAL_GPIO_Init+0x226>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a50      	ldr	r2, [pc, #320]	; (8001400 <HAL_GPIO_Init+0x344>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d00d      	beq.n	80012de <HAL_GPIO_Init+0x222>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a4f      	ldr	r2, [pc, #316]	; (8001404 <HAL_GPIO_Init+0x348>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d007      	beq.n	80012da <HAL_GPIO_Init+0x21e>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a4e      	ldr	r2, [pc, #312]	; (8001408 <HAL_GPIO_Init+0x34c>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d101      	bne.n	80012d6 <HAL_GPIO_Init+0x21a>
 80012d2:	2309      	movs	r3, #9
 80012d4:	e012      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012d6:	230a      	movs	r3, #10
 80012d8:	e010      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012da:	2308      	movs	r3, #8
 80012dc:	e00e      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012de:	2307      	movs	r3, #7
 80012e0:	e00c      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012e2:	2306      	movs	r3, #6
 80012e4:	e00a      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012e6:	2305      	movs	r3, #5
 80012e8:	e008      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012ea:	2304      	movs	r3, #4
 80012ec:	e006      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012ee:	2303      	movs	r3, #3
 80012f0:	e004      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012f2:	2302      	movs	r3, #2
 80012f4:	e002      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012f6:	2301      	movs	r3, #1
 80012f8:	e000      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012fa:	2300      	movs	r3, #0
 80012fc:	69fa      	ldr	r2, [r7, #28]
 80012fe:	f002 0203 	and.w	r2, r2, #3
 8001302:	0092      	lsls	r2, r2, #2
 8001304:	4093      	lsls	r3, r2
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	4313      	orrs	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800130c:	4934      	ldr	r1, [pc, #208]	; (80013e0 <HAL_GPIO_Init+0x324>)
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	089b      	lsrs	r3, r3, #2
 8001312:	3302      	adds	r3, #2
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800131a:	4b3c      	ldr	r3, [pc, #240]	; (800140c <HAL_GPIO_Init+0x350>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	43db      	mvns	r3, r3
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	4013      	ands	r3, r2
 8001328:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001332:	2b00      	cmp	r3, #0
 8001334:	d003      	beq.n	800133e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001336:	69ba      	ldr	r2, [r7, #24]
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	4313      	orrs	r3, r2
 800133c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800133e:	4a33      	ldr	r2, [pc, #204]	; (800140c <HAL_GPIO_Init+0x350>)
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001344:	4b31      	ldr	r3, [pc, #196]	; (800140c <HAL_GPIO_Init+0x350>)
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	43db      	mvns	r3, r3
 800134e:	69ba      	ldr	r2, [r7, #24]
 8001350:	4013      	ands	r3, r2
 8001352:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d003      	beq.n	8001368 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	4313      	orrs	r3, r2
 8001366:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001368:	4a28      	ldr	r2, [pc, #160]	; (800140c <HAL_GPIO_Init+0x350>)
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800136e:	4b27      	ldr	r3, [pc, #156]	; (800140c <HAL_GPIO_Init+0x350>)
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	43db      	mvns	r3, r3
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	4013      	ands	r3, r2
 800137c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	4313      	orrs	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001392:	4a1e      	ldr	r2, [pc, #120]	; (800140c <HAL_GPIO_Init+0x350>)
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001398:	4b1c      	ldr	r3, [pc, #112]	; (800140c <HAL_GPIO_Init+0x350>)
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	43db      	mvns	r3, r3
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	4013      	ands	r3, r2
 80013a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d003      	beq.n	80013bc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013bc:	4a13      	ldr	r2, [pc, #76]	; (800140c <HAL_GPIO_Init+0x350>)
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	3301      	adds	r3, #1
 80013c6:	61fb      	str	r3, [r7, #28]
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	2b0f      	cmp	r3, #15
 80013cc:	f67f ae84 	bls.w	80010d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013d0:	bf00      	nop
 80013d2:	3724      	adds	r7, #36	; 0x24
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr
 80013dc:	40023800 	.word	0x40023800
 80013e0:	40013800 	.word	0x40013800
 80013e4:	40020000 	.word	0x40020000
 80013e8:	40020400 	.word	0x40020400
 80013ec:	40020800 	.word	0x40020800
 80013f0:	40020c00 	.word	0x40020c00
 80013f4:	40021000 	.word	0x40021000
 80013f8:	40021400 	.word	0x40021400
 80013fc:	40021800 	.word	0x40021800
 8001400:	40021c00 	.word	0x40021c00
 8001404:	40022000 	.word	0x40022000
 8001408:	40022400 	.word	0x40022400
 800140c:	40013c00 	.word	0x40013c00

08001410 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	460b      	mov	r3, r1
 800141a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	691a      	ldr	r2, [r3, #16]
 8001420:	887b      	ldrh	r3, [r7, #2]
 8001422:	4013      	ands	r3, r2
 8001424:	2b00      	cmp	r3, #0
 8001426:	d002      	beq.n	800142e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001428:	2301      	movs	r3, #1
 800142a:	73fb      	strb	r3, [r7, #15]
 800142c:	e001      	b.n	8001432 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800142e:	2300      	movs	r3, #0
 8001430:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001432:	7bfb      	ldrb	r3, [r7, #15]
}
 8001434:	4618      	mov	r0, r3
 8001436:	3714      	adds	r7, #20
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	460b      	mov	r3, r1
 800144a:	807b      	strh	r3, [r7, #2]
 800144c:	4613      	mov	r3, r2
 800144e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001450:	787b      	ldrb	r3, [r7, #1]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d003      	beq.n	800145e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001456:	887a      	ldrh	r2, [r7, #2]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800145c:	e003      	b.n	8001466 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800145e:	887b      	ldrh	r3, [r7, #2]
 8001460:	041a      	lsls	r2, r3, #16
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	619a      	str	r2, [r3, #24]
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
	...

08001474 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800147e:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001480:	695a      	ldr	r2, [r3, #20]
 8001482:	88fb      	ldrh	r3, [r7, #6]
 8001484:	4013      	ands	r3, r2
 8001486:	2b00      	cmp	r3, #0
 8001488:	d006      	beq.n	8001498 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800148a:	4a05      	ldr	r2, [pc, #20]	; (80014a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800148c:	88fb      	ldrh	r3, [r7, #6]
 800148e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001490:	88fb      	ldrh	r3, [r7, #6]
 8001492:	4618      	mov	r0, r3
 8001494:	f004 fa72 	bl	800597c <HAL_GPIO_EXTI_Callback>
  }
}
 8001498:	bf00      	nop
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	40013c00 	.word	0x40013c00

080014a4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80014aa:	2300      	movs	r3, #0
 80014ac:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	603b      	str	r3, [r7, #0]
 80014b2:	4a20      	ldr	r2, [pc, #128]	; (8001534 <HAL_PWREx_EnableOverDrive+0x90>)
 80014b4:	4b1f      	ldr	r3, [pc, #124]	; (8001534 <HAL_PWREx_EnableOverDrive+0x90>)
 80014b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014bc:	6413      	str	r3, [r2, #64]	; 0x40
 80014be:	4b1d      	ldr	r3, [pc, #116]	; (8001534 <HAL_PWREx_EnableOverDrive+0x90>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c6:	603b      	str	r3, [r7, #0]
 80014c8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80014ca:	4b1b      	ldr	r3, [pc, #108]	; (8001538 <HAL_PWREx_EnableOverDrive+0x94>)
 80014cc:	2201      	movs	r2, #1
 80014ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014d0:	f7ff fcb6 	bl	8000e40 <HAL_GetTick>
 80014d4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80014d6:	e009      	b.n	80014ec <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80014d8:	f7ff fcb2 	bl	8000e40 <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014e6:	d901      	bls.n	80014ec <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80014e8:	2303      	movs	r3, #3
 80014ea:	e01f      	b.n	800152c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80014ec:	4b13      	ldr	r3, [pc, #76]	; (800153c <HAL_PWREx_EnableOverDrive+0x98>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014f8:	d1ee      	bne.n	80014d8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80014fa:	4b11      	ldr	r3, [pc, #68]	; (8001540 <HAL_PWREx_EnableOverDrive+0x9c>)
 80014fc:	2201      	movs	r2, #1
 80014fe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001500:	f7ff fc9e 	bl	8000e40 <HAL_GetTick>
 8001504:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001506:	e009      	b.n	800151c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001508:	f7ff fc9a 	bl	8000e40 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001516:	d901      	bls.n	800151c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001518:	2303      	movs	r3, #3
 800151a:	e007      	b.n	800152c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800151c:	4b07      	ldr	r3, [pc, #28]	; (800153c <HAL_PWREx_EnableOverDrive+0x98>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001524:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001528:	d1ee      	bne.n	8001508 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800152a:	2300      	movs	r3, #0
}
 800152c:	4618      	mov	r0, r3
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40023800 	.word	0x40023800
 8001538:	420e0040 	.word	0x420e0040
 800153c:	40007000 	.word	0x40007000
 8001540:	420e0044 	.word	0x420e0044

08001544 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d101      	bne.n	8001556 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	e22d      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0301 	and.w	r3, r3, #1
 800155e:	2b00      	cmp	r3, #0
 8001560:	d075      	beq.n	800164e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001562:	4ba3      	ldr	r3, [pc, #652]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	f003 030c 	and.w	r3, r3, #12
 800156a:	2b04      	cmp	r3, #4
 800156c:	d00c      	beq.n	8001588 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800156e:	4ba0      	ldr	r3, [pc, #640]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001576:	2b08      	cmp	r3, #8
 8001578:	d112      	bne.n	80015a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800157a:	4b9d      	ldr	r3, [pc, #628]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001582:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001586:	d10b      	bne.n	80015a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001588:	4b99      	ldr	r3, [pc, #612]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001590:	2b00      	cmp	r3, #0
 8001592:	d05b      	beq.n	800164c <HAL_RCC_OscConfig+0x108>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d157      	bne.n	800164c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	e208      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015a8:	d106      	bne.n	80015b8 <HAL_RCC_OscConfig+0x74>
 80015aa:	4a91      	ldr	r2, [pc, #580]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80015ac:	4b90      	ldr	r3, [pc, #576]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015b4:	6013      	str	r3, [r2, #0]
 80015b6:	e01d      	b.n	80015f4 <HAL_RCC_OscConfig+0xb0>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015c0:	d10c      	bne.n	80015dc <HAL_RCC_OscConfig+0x98>
 80015c2:	4a8b      	ldr	r2, [pc, #556]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80015c4:	4b8a      	ldr	r3, [pc, #552]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015cc:	6013      	str	r3, [r2, #0]
 80015ce:	4a88      	ldr	r2, [pc, #544]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80015d0:	4b87      	ldr	r3, [pc, #540]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015d8:	6013      	str	r3, [r2, #0]
 80015da:	e00b      	b.n	80015f4 <HAL_RCC_OscConfig+0xb0>
 80015dc:	4a84      	ldr	r2, [pc, #528]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80015de:	4b84      	ldr	r3, [pc, #528]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015e6:	6013      	str	r3, [r2, #0]
 80015e8:	4a81      	ldr	r2, [pc, #516]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80015ea:	4b81      	ldr	r3, [pc, #516]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d013      	beq.n	8001624 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015fc:	f7ff fc20 	bl	8000e40 <HAL_GetTick>
 8001600:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001602:	e008      	b.n	8001616 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001604:	f7ff fc1c 	bl	8000e40 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b64      	cmp	r3, #100	; 0x64
 8001610:	d901      	bls.n	8001616 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e1cd      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001616:	4b76      	ldr	r3, [pc, #472]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d0f0      	beq.n	8001604 <HAL_RCC_OscConfig+0xc0>
 8001622:	e014      	b.n	800164e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001624:	f7ff fc0c 	bl	8000e40 <HAL_GetTick>
 8001628:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800162a:	e008      	b.n	800163e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800162c:	f7ff fc08 	bl	8000e40 <HAL_GetTick>
 8001630:	4602      	mov	r2, r0
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	2b64      	cmp	r3, #100	; 0x64
 8001638:	d901      	bls.n	800163e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800163a:	2303      	movs	r3, #3
 800163c:	e1b9      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800163e:	4b6c      	ldr	r3, [pc, #432]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001646:	2b00      	cmp	r3, #0
 8001648:	d1f0      	bne.n	800162c <HAL_RCC_OscConfig+0xe8>
 800164a:	e000      	b.n	800164e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800164c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	2b00      	cmp	r3, #0
 8001658:	d063      	beq.n	8001722 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800165a:	4b65      	ldr	r3, [pc, #404]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	f003 030c 	and.w	r3, r3, #12
 8001662:	2b00      	cmp	r3, #0
 8001664:	d00b      	beq.n	800167e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001666:	4b62      	ldr	r3, [pc, #392]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800166e:	2b08      	cmp	r3, #8
 8001670:	d11c      	bne.n	80016ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001672:	4b5f      	ldr	r3, [pc, #380]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d116      	bne.n	80016ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800167e:	4b5c      	ldr	r3, [pc, #368]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 0302 	and.w	r3, r3, #2
 8001686:	2b00      	cmp	r3, #0
 8001688:	d005      	beq.n	8001696 <HAL_RCC_OscConfig+0x152>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	68db      	ldr	r3, [r3, #12]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d001      	beq.n	8001696 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e18d      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001696:	4956      	ldr	r1, [pc, #344]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 8001698:	4b55      	ldr	r3, [pc, #340]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	691b      	ldr	r3, [r3, #16]
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	4313      	orrs	r3, r2
 80016a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016aa:	e03a      	b.n	8001722 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d020      	beq.n	80016f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016b4:	4b4f      	ldr	r3, [pc, #316]	; (80017f4 <HAL_RCC_OscConfig+0x2b0>)
 80016b6:	2201      	movs	r2, #1
 80016b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ba:	f7ff fbc1 	bl	8000e40 <HAL_GetTick>
 80016be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016c0:	e008      	b.n	80016d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016c2:	f7ff fbbd 	bl	8000e40 <HAL_GetTick>
 80016c6:	4602      	mov	r2, r0
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d901      	bls.n	80016d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80016d0:	2303      	movs	r3, #3
 80016d2:	e16e      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016d4:	4b46      	ldr	r3, [pc, #280]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f003 0302 	and.w	r3, r3, #2
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d0f0      	beq.n	80016c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016e0:	4943      	ldr	r1, [pc, #268]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80016e2:	4b43      	ldr	r3, [pc, #268]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	691b      	ldr	r3, [r3, #16]
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	4313      	orrs	r3, r2
 80016f2:	600b      	str	r3, [r1, #0]
 80016f4:	e015      	b.n	8001722 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016f6:	4b3f      	ldr	r3, [pc, #252]	; (80017f4 <HAL_RCC_OscConfig+0x2b0>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016fc:	f7ff fba0 	bl	8000e40 <HAL_GetTick>
 8001700:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001702:	e008      	b.n	8001716 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001704:	f7ff fb9c 	bl	8000e40 <HAL_GetTick>
 8001708:	4602      	mov	r2, r0
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	2b02      	cmp	r3, #2
 8001710:	d901      	bls.n	8001716 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	e14d      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001716:	4b36      	ldr	r3, [pc, #216]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	2b00      	cmp	r3, #0
 8001720:	d1f0      	bne.n	8001704 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0308 	and.w	r3, r3, #8
 800172a:	2b00      	cmp	r3, #0
 800172c:	d030      	beq.n	8001790 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	695b      	ldr	r3, [r3, #20]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d016      	beq.n	8001764 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001736:	4b30      	ldr	r3, [pc, #192]	; (80017f8 <HAL_RCC_OscConfig+0x2b4>)
 8001738:	2201      	movs	r2, #1
 800173a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800173c:	f7ff fb80 	bl	8000e40 <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001742:	e008      	b.n	8001756 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001744:	f7ff fb7c 	bl	8000e40 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b02      	cmp	r3, #2
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e12d      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001756:	4b26      	ldr	r3, [pc, #152]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 8001758:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800175a:	f003 0302 	and.w	r3, r3, #2
 800175e:	2b00      	cmp	r3, #0
 8001760:	d0f0      	beq.n	8001744 <HAL_RCC_OscConfig+0x200>
 8001762:	e015      	b.n	8001790 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001764:	4b24      	ldr	r3, [pc, #144]	; (80017f8 <HAL_RCC_OscConfig+0x2b4>)
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800176a:	f7ff fb69 	bl	8000e40 <HAL_GetTick>
 800176e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001770:	e008      	b.n	8001784 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001772:	f7ff fb65 	bl	8000e40 <HAL_GetTick>
 8001776:	4602      	mov	r2, r0
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	2b02      	cmp	r3, #2
 800177e:	d901      	bls.n	8001784 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001780:	2303      	movs	r3, #3
 8001782:	e116      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001784:	4b1a      	ldr	r3, [pc, #104]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 8001786:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001788:	f003 0302 	and.w	r3, r3, #2
 800178c:	2b00      	cmp	r3, #0
 800178e:	d1f0      	bne.n	8001772 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0304 	and.w	r3, r3, #4
 8001798:	2b00      	cmp	r3, #0
 800179a:	f000 80a0 	beq.w	80018de <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800179e:	2300      	movs	r3, #0
 80017a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017a2:	4b13      	ldr	r3, [pc, #76]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80017a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d10f      	bne.n	80017ce <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017ae:	2300      	movs	r3, #0
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	4a0f      	ldr	r2, [pc, #60]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80017b4:	4b0e      	ldr	r3, [pc, #56]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80017b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017bc:	6413      	str	r3, [r2, #64]	; 0x40
 80017be:	4b0c      	ldr	r3, [pc, #48]	; (80017f0 <HAL_RCC_OscConfig+0x2ac>)
 80017c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80017ca:	2301      	movs	r3, #1
 80017cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <HAL_RCC_OscConfig+0x2b8>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d121      	bne.n	800181e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017da:	4a08      	ldr	r2, [pc, #32]	; (80017fc <HAL_RCC_OscConfig+0x2b8>)
 80017dc:	4b07      	ldr	r3, [pc, #28]	; (80017fc <HAL_RCC_OscConfig+0x2b8>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017e6:	f7ff fb2b 	bl	8000e40 <HAL_GetTick>
 80017ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017ec:	e011      	b.n	8001812 <HAL_RCC_OscConfig+0x2ce>
 80017ee:	bf00      	nop
 80017f0:	40023800 	.word	0x40023800
 80017f4:	42470000 	.word	0x42470000
 80017f8:	42470e80 	.word	0x42470e80
 80017fc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001800:	f7ff fb1e 	bl	8000e40 <HAL_GetTick>
 8001804:	4602      	mov	r2, r0
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	2b02      	cmp	r3, #2
 800180c:	d901      	bls.n	8001812 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800180e:	2303      	movs	r3, #3
 8001810:	e0cf      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001812:	4b6a      	ldr	r3, [pc, #424]	; (80019bc <HAL_RCC_OscConfig+0x478>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800181a:	2b00      	cmp	r3, #0
 800181c:	d0f0      	beq.n	8001800 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d106      	bne.n	8001834 <HAL_RCC_OscConfig+0x2f0>
 8001826:	4a66      	ldr	r2, [pc, #408]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 8001828:	4b65      	ldr	r3, [pc, #404]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 800182a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800182c:	f043 0301 	orr.w	r3, r3, #1
 8001830:	6713      	str	r3, [r2, #112]	; 0x70
 8001832:	e01c      	b.n	800186e <HAL_RCC_OscConfig+0x32a>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	2b05      	cmp	r3, #5
 800183a:	d10c      	bne.n	8001856 <HAL_RCC_OscConfig+0x312>
 800183c:	4a60      	ldr	r2, [pc, #384]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 800183e:	4b60      	ldr	r3, [pc, #384]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 8001840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001842:	f043 0304 	orr.w	r3, r3, #4
 8001846:	6713      	str	r3, [r2, #112]	; 0x70
 8001848:	4a5d      	ldr	r2, [pc, #372]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 800184a:	4b5d      	ldr	r3, [pc, #372]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 800184c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800184e:	f043 0301 	orr.w	r3, r3, #1
 8001852:	6713      	str	r3, [r2, #112]	; 0x70
 8001854:	e00b      	b.n	800186e <HAL_RCC_OscConfig+0x32a>
 8001856:	4a5a      	ldr	r2, [pc, #360]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 8001858:	4b59      	ldr	r3, [pc, #356]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 800185a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800185c:	f023 0301 	bic.w	r3, r3, #1
 8001860:	6713      	str	r3, [r2, #112]	; 0x70
 8001862:	4a57      	ldr	r2, [pc, #348]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 8001864:	4b56      	ldr	r3, [pc, #344]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 8001866:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001868:	f023 0304 	bic.w	r3, r3, #4
 800186c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d015      	beq.n	80018a2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001876:	f7ff fae3 	bl	8000e40 <HAL_GetTick>
 800187a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800187c:	e00a      	b.n	8001894 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800187e:	f7ff fadf 	bl	8000e40 <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	f241 3288 	movw	r2, #5000	; 0x1388
 800188c:	4293      	cmp	r3, r2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e08e      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001894:	4b4a      	ldr	r3, [pc, #296]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 8001896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001898:	f003 0302 	and.w	r3, r3, #2
 800189c:	2b00      	cmp	r3, #0
 800189e:	d0ee      	beq.n	800187e <HAL_RCC_OscConfig+0x33a>
 80018a0:	e014      	b.n	80018cc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018a2:	f7ff facd 	bl	8000e40 <HAL_GetTick>
 80018a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018a8:	e00a      	b.n	80018c0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018aa:	f7ff fac9 	bl	8000e40 <HAL_GetTick>
 80018ae:	4602      	mov	r2, r0
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d901      	bls.n	80018c0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80018bc:	2303      	movs	r3, #3
 80018be:	e078      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018c0:	4b3f      	ldr	r3, [pc, #252]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 80018c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018c4:	f003 0302 	and.w	r3, r3, #2
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d1ee      	bne.n	80018aa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018cc:	7dfb      	ldrb	r3, [r7, #23]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d105      	bne.n	80018de <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018d2:	4a3b      	ldr	r2, [pc, #236]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 80018d4:	4b3a      	ldr	r3, [pc, #232]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 80018d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	699b      	ldr	r3, [r3, #24]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d064      	beq.n	80019b0 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018e6:	4b36      	ldr	r3, [pc, #216]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f003 030c 	and.w	r3, r3, #12
 80018ee:	2b08      	cmp	r3, #8
 80018f0:	d05c      	beq.n	80019ac <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	699b      	ldr	r3, [r3, #24]
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d141      	bne.n	800197e <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018fa:	4b32      	ldr	r3, [pc, #200]	; (80019c4 <HAL_RCC_OscConfig+0x480>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001900:	f7ff fa9e 	bl	8000e40 <HAL_GetTick>
 8001904:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001906:	e008      	b.n	800191a <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001908:	f7ff fa9a 	bl	8000e40 <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b02      	cmp	r3, #2
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e04b      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800191a:	4b29      	ldr	r3, [pc, #164]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d1f0      	bne.n	8001908 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001926:	4926      	ldr	r1, [pc, #152]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	69da      	ldr	r2, [r3, #28]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6a1b      	ldr	r3, [r3, #32]
 8001930:	431a      	orrs	r2, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001936:	019b      	lsls	r3, r3, #6
 8001938:	431a      	orrs	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800193e:	085b      	lsrs	r3, r3, #1
 8001940:	3b01      	subs	r3, #1
 8001942:	041b      	lsls	r3, r3, #16
 8001944:	431a      	orrs	r2, r3
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800194a:	061b      	lsls	r3, r3, #24
 800194c:	4313      	orrs	r3, r2
 800194e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001950:	4b1c      	ldr	r3, [pc, #112]	; (80019c4 <HAL_RCC_OscConfig+0x480>)
 8001952:	2201      	movs	r2, #1
 8001954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001956:	f7ff fa73 	bl	8000e40 <HAL_GetTick>
 800195a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800195c:	e008      	b.n	8001970 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800195e:	f7ff fa6f 	bl	8000e40 <HAL_GetTick>
 8001962:	4602      	mov	r2, r0
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	2b02      	cmp	r3, #2
 800196a:	d901      	bls.n	8001970 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800196c:	2303      	movs	r3, #3
 800196e:	e020      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001970:	4b13      	ldr	r3, [pc, #76]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d0f0      	beq.n	800195e <HAL_RCC_OscConfig+0x41a>
 800197c:	e018      	b.n	80019b0 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800197e:	4b11      	ldr	r3, [pc, #68]	; (80019c4 <HAL_RCC_OscConfig+0x480>)
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001984:	f7ff fa5c 	bl	8000e40 <HAL_GetTick>
 8001988:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800198a:	e008      	b.n	800199e <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800198c:	f7ff fa58 	bl	8000e40 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d901      	bls.n	800199e <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e009      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800199e:	4b08      	ldr	r3, [pc, #32]	; (80019c0 <HAL_RCC_OscConfig+0x47c>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d1f0      	bne.n	800198c <HAL_RCC_OscConfig+0x448>
 80019aa:	e001      	b.n	80019b0 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e000      	b.n	80019b2 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3718      	adds	r7, #24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40007000 	.word	0x40007000
 80019c0:	40023800 	.word	0x40023800
 80019c4:	42470060 	.word	0x42470060

080019c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d101      	bne.n	80019dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e0ca      	b.n	8001b72 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019dc:	4b67      	ldr	r3, [pc, #412]	; (8001b7c <HAL_RCC_ClockConfig+0x1b4>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 020f 	and.w	r2, r3, #15
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d20c      	bcs.n	8001a04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ea:	4b64      	ldr	r3, [pc, #400]	; (8001b7c <HAL_RCC_ClockConfig+0x1b4>)
 80019ec:	683a      	ldr	r2, [r7, #0]
 80019ee:	b2d2      	uxtb	r2, r2
 80019f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019f2:	4b62      	ldr	r3, [pc, #392]	; (8001b7c <HAL_RCC_ClockConfig+0x1b4>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 020f 	and.w	r2, r3, #15
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d001      	beq.n	8001a04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e0b6      	b.n	8001b72 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0302 	and.w	r3, r3, #2
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d020      	beq.n	8001a52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 0304 	and.w	r3, r3, #4
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d005      	beq.n	8001a28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a1c:	4a58      	ldr	r2, [pc, #352]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a1e:	4b58      	ldr	r3, [pc, #352]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0308 	and.w	r3, r3, #8
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d005      	beq.n	8001a40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a34:	4a52      	ldr	r2, [pc, #328]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a36:	4b52      	ldr	r3, [pc, #328]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a40:	494f      	ldr	r1, [pc, #316]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a42:	4b4f      	ldr	r3, [pc, #316]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d044      	beq.n	8001ae8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d107      	bne.n	8001a76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a66:	4b46      	ldr	r3, [pc, #280]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d119      	bne.n	8001aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e07d      	b.n	8001b72 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d003      	beq.n	8001a86 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a82:	2b03      	cmp	r3, #3
 8001a84:	d107      	bne.n	8001a96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a86:	4b3e      	ldr	r3, [pc, #248]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d109      	bne.n	8001aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e06d      	b.n	8001b72 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a96:	4b3a      	ldr	r3, [pc, #232]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d101      	bne.n	8001aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e065      	b.n	8001b72 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aa6:	4936      	ldr	r1, [pc, #216]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001aa8:	4b35      	ldr	r3, [pc, #212]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f023 0203 	bic.w	r2, r3, #3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ab8:	f7ff f9c2 	bl	8000e40 <HAL_GetTick>
 8001abc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001abe:	e00a      	b.n	8001ad6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ac0:	f7ff f9be 	bl	8000e40 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e04d      	b.n	8001b72 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ad6:	4b2a      	ldr	r3, [pc, #168]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	f003 020c 	and.w	r2, r3, #12
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d1eb      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ae8:	4b24      	ldr	r3, [pc, #144]	; (8001b7c <HAL_RCC_ClockConfig+0x1b4>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 020f 	and.w	r2, r3, #15
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d90c      	bls.n	8001b10 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af6:	4b21      	ldr	r3, [pc, #132]	; (8001b7c <HAL_RCC_ClockConfig+0x1b4>)
 8001af8:	683a      	ldr	r2, [r7, #0]
 8001afa:	b2d2      	uxtb	r2, r2
 8001afc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001afe:	4b1f      	ldr	r3, [pc, #124]	; (8001b7c <HAL_RCC_ClockConfig+0x1b4>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 020f 	and.w	r2, r3, #15
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d001      	beq.n	8001b10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e030      	b.n	8001b72 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0304 	and.w	r3, r3, #4
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d008      	beq.n	8001b2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b1c:	4918      	ldr	r1, [pc, #96]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001b1e:	4b18      	ldr	r3, [pc, #96]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	68db      	ldr	r3, [r3, #12]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 0308 	and.w	r3, r3, #8
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d009      	beq.n	8001b4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b3a:	4911      	ldr	r1, [pc, #68]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001b3c:	4b10      	ldr	r3, [pc, #64]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	691b      	ldr	r3, [r3, #16]
 8001b48:	00db      	lsls	r3, r3, #3
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b4e:	f000 f81d 	bl	8001b8c <HAL_RCC_GetSysClockFreq>
 8001b52:	4601      	mov	r1, r0
 8001b54:	4b0a      	ldr	r3, [pc, #40]	; (8001b80 <HAL_RCC_ClockConfig+0x1b8>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	091b      	lsrs	r3, r3, #4
 8001b5a:	f003 030f 	and.w	r3, r3, #15
 8001b5e:	4a09      	ldr	r2, [pc, #36]	; (8001b84 <HAL_RCC_ClockConfig+0x1bc>)
 8001b60:	5cd3      	ldrb	r3, [r2, r3]
 8001b62:	fa21 f303 	lsr.w	r3, r1, r3
 8001b66:	4a08      	ldr	r2, [pc, #32]	; (8001b88 <HAL_RCC_ClockConfig+0x1c0>)
 8001b68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001b6a:	2000      	movs	r0, #0
 8001b6c:	f7ff f924 	bl	8000db8 <HAL_InitTick>

  return HAL_OK;
 8001b70:	2300      	movs	r3, #0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3710      	adds	r7, #16
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40023c00 	.word	0x40023c00
 8001b80:	40023800 	.word	0x40023800
 8001b84:	08009cbc 	.word	0x08009cbc
 8001b88:	20000008 	.word	0x20000008

08001b8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b90:	b087      	sub	sp, #28
 8001b92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b94:	2200      	movs	r2, #0
 8001b96:	60fa      	str	r2, [r7, #12]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	617a      	str	r2, [r7, #20]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ba4:	4a51      	ldr	r2, [pc, #324]	; (8001cec <HAL_RCC_GetSysClockFreq+0x160>)
 8001ba6:	6892      	ldr	r2, [r2, #8]
 8001ba8:	f002 020c 	and.w	r2, r2, #12
 8001bac:	2a04      	cmp	r2, #4
 8001bae:	d007      	beq.n	8001bc0 <HAL_RCC_GetSysClockFreq+0x34>
 8001bb0:	2a08      	cmp	r2, #8
 8001bb2:	d008      	beq.n	8001bc6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001bb4:	2a00      	cmp	r2, #0
 8001bb6:	f040 8090 	bne.w	8001cda <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bba:	4b4d      	ldr	r3, [pc, #308]	; (8001cf0 <HAL_RCC_GetSysClockFreq+0x164>)
 8001bbc:	613b      	str	r3, [r7, #16]
       break;
 8001bbe:	e08f      	b.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bc0:	4b4c      	ldr	r3, [pc, #304]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x168>)
 8001bc2:	613b      	str	r3, [r7, #16]
      break;
 8001bc4:	e08c      	b.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bc6:	4a49      	ldr	r2, [pc, #292]	; (8001cec <HAL_RCC_GetSysClockFreq+0x160>)
 8001bc8:	6852      	ldr	r2, [r2, #4]
 8001bca:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001bce:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bd0:	4a46      	ldr	r2, [pc, #280]	; (8001cec <HAL_RCC_GetSysClockFreq+0x160>)
 8001bd2:	6852      	ldr	r2, [r2, #4]
 8001bd4:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8001bd8:	2a00      	cmp	r2, #0
 8001bda:	d023      	beq.n	8001c24 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bdc:	4b43      	ldr	r3, [pc, #268]	; (8001cec <HAL_RCC_GetSysClockFreq+0x160>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	099b      	lsrs	r3, r3, #6
 8001be2:	f04f 0400 	mov.w	r4, #0
 8001be6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	ea03 0301 	and.w	r3, r3, r1
 8001bf2:	ea04 0402 	and.w	r4, r4, r2
 8001bf6:	4a3f      	ldr	r2, [pc, #252]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x168>)
 8001bf8:	fb02 f104 	mul.w	r1, r2, r4
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	fb02 f203 	mul.w	r2, r2, r3
 8001c02:	440a      	add	r2, r1
 8001c04:	493b      	ldr	r1, [pc, #236]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x168>)
 8001c06:	fba3 0101 	umull	r0, r1, r3, r1
 8001c0a:	1853      	adds	r3, r2, r1
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	f04f 0400 	mov.w	r4, #0
 8001c14:	461a      	mov	r2, r3
 8001c16:	4623      	mov	r3, r4
 8001c18:	f7fe ff24 	bl	8000a64 <__aeabi_uldivmod>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	460c      	mov	r4, r1
 8001c20:	617b      	str	r3, [r7, #20]
 8001c22:	e04c      	b.n	8001cbe <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c24:	4a31      	ldr	r2, [pc, #196]	; (8001cec <HAL_RCC_GetSysClockFreq+0x160>)
 8001c26:	6852      	ldr	r2, [r2, #4]
 8001c28:	0992      	lsrs	r2, r2, #6
 8001c2a:	4611      	mov	r1, r2
 8001c2c:	f04f 0200 	mov.w	r2, #0
 8001c30:	f240 15ff 	movw	r5, #511	; 0x1ff
 8001c34:	f04f 0600 	mov.w	r6, #0
 8001c38:	ea05 0501 	and.w	r5, r5, r1
 8001c3c:	ea06 0602 	and.w	r6, r6, r2
 8001c40:	4629      	mov	r1, r5
 8001c42:	4632      	mov	r2, r6
 8001c44:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8001c48:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8001c4c:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8001c50:	4651      	mov	r1, sl
 8001c52:	465a      	mov	r2, fp
 8001c54:	46aa      	mov	sl, r5
 8001c56:	46b3      	mov	fp, r6
 8001c58:	4655      	mov	r5, sl
 8001c5a:	465e      	mov	r6, fp
 8001c5c:	1b4d      	subs	r5, r1, r5
 8001c5e:	eb62 0606 	sbc.w	r6, r2, r6
 8001c62:	4629      	mov	r1, r5
 8001c64:	4632      	mov	r2, r6
 8001c66:	0194      	lsls	r4, r2, #6
 8001c68:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001c6c:	018b      	lsls	r3, r1, #6
 8001c6e:	1a5b      	subs	r3, r3, r1
 8001c70:	eb64 0402 	sbc.w	r4, r4, r2
 8001c74:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8001c78:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8001c7c:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8001c80:	4643      	mov	r3, r8
 8001c82:	464c      	mov	r4, r9
 8001c84:	4655      	mov	r5, sl
 8001c86:	465e      	mov	r6, fp
 8001c88:	18ed      	adds	r5, r5, r3
 8001c8a:	eb46 0604 	adc.w	r6, r6, r4
 8001c8e:	462b      	mov	r3, r5
 8001c90:	4634      	mov	r4, r6
 8001c92:	02a2      	lsls	r2, r4, #10
 8001c94:	607a      	str	r2, [r7, #4]
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001c9c:	607a      	str	r2, [r7, #4]
 8001c9e:	029b      	lsls	r3, r3, #10
 8001ca0:	603b      	str	r3, [r7, #0]
 8001ca2:	e897 0018 	ldmia.w	r7, {r3, r4}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	4621      	mov	r1, r4
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f04f 0400 	mov.w	r4, #0
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	4623      	mov	r3, r4
 8001cb4:	f7fe fed6 	bl	8000a64 <__aeabi_uldivmod>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	460c      	mov	r4, r1
 8001cbc:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001cbe:	4b0b      	ldr	r3, [pc, #44]	; (8001cec <HAL_RCC_GetSysClockFreq+0x160>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	0c1b      	lsrs	r3, r3, #16
 8001cc4:	f003 0303 	and.w	r3, r3, #3
 8001cc8:	3301      	adds	r3, #1
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001cce:	697a      	ldr	r2, [r7, #20]
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cd6:	613b      	str	r3, [r7, #16]
      break;
 8001cd8:	e002      	b.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001cda:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <HAL_RCC_GetSysClockFreq+0x164>)
 8001cdc:	613b      	str	r3, [r7, #16]
      break;
 8001cde:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ce0:	693b      	ldr	r3, [r7, #16]
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	371c      	adds	r7, #28
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	00f42400 	.word	0x00f42400
 8001cf4:	017d7840 	.word	0x017d7840

08001cf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cfc:	4b03      	ldr	r3, [pc, #12]	; (8001d0c <HAL_RCC_GetHCLKFreq+0x14>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	20000008 	.word	0x20000008

08001d10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d14:	f7ff fff0 	bl	8001cf8 <HAL_RCC_GetHCLKFreq>
 8001d18:	4601      	mov	r1, r0
 8001d1a:	4b05      	ldr	r3, [pc, #20]	; (8001d30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	0a9b      	lsrs	r3, r3, #10
 8001d20:	f003 0307 	and.w	r3, r3, #7
 8001d24:	4a03      	ldr	r2, [pc, #12]	; (8001d34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d26:	5cd3      	ldrb	r3, [r2, r3]
 8001d28:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40023800 	.word	0x40023800
 8001d34:	08009ccc 	.word	0x08009ccc

08001d38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d3c:	f7ff ffdc 	bl	8001cf8 <HAL_RCC_GetHCLKFreq>
 8001d40:	4601      	mov	r1, r0
 8001d42:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	0b5b      	lsrs	r3, r3, #13
 8001d48:	f003 0307 	and.w	r3, r3, #7
 8001d4c:	4a03      	ldr	r2, [pc, #12]	; (8001d5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d4e:	5cd3      	ldrb	r3, [r2, r3]
 8001d50:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	08009ccc 	.word	0x08009ccc

08001d60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d101      	bne.n	8001d72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e055      	b.n	8001e1e <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d106      	bne.n	8001d92 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2200      	movs	r2, #0
 8001d88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f003 fefb 	bl	8005b88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2202      	movs	r2, #2
 8001d96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	6812      	ldr	r2, [r2, #0]
 8001da2:	6812      	ldr	r2, [r2, #0]
 8001da4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001da8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	6851      	ldr	r1, [r2, #4]
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	6892      	ldr	r2, [r2, #8]
 8001db6:	4311      	orrs	r1, r2
 8001db8:	687a      	ldr	r2, [r7, #4]
 8001dba:	68d2      	ldr	r2, [r2, #12]
 8001dbc:	4311      	orrs	r1, r2
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	6912      	ldr	r2, [r2, #16]
 8001dc2:	4311      	orrs	r1, r2
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	6952      	ldr	r2, [r2, #20]
 8001dc8:	4311      	orrs	r1, r2
 8001dca:	687a      	ldr	r2, [r7, #4]
 8001dcc:	6992      	ldr	r2, [r2, #24]
 8001dce:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001dd2:	4311      	orrs	r1, r2
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	69d2      	ldr	r2, [r2, #28]
 8001dd8:	4311      	orrs	r1, r2
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	6a12      	ldr	r2, [r2, #32]
 8001dde:	4311      	orrs	r1, r2
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001de4:	430a      	orrs	r2, r1
 8001de6:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	6992      	ldr	r2, [r2, #24]
 8001df0:	0c12      	lsrs	r2, r2, #16
 8001df2:	f002 0104 	and.w	r1, r2, #4
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	6812      	ldr	r2, [r2, #0]
 8001e06:	69d2      	ldr	r2, [r2, #28]
 8001e08:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e0c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2201      	movs	r2, #1
 8001e18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b088      	sub	sp, #32
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	60f8      	str	r0, [r7, #12]
 8001e2e:	60b9      	str	r1, [r7, #8]
 8001e30:	603b      	str	r3, [r7, #0]
 8001e32:	4613      	mov	r3, r2
 8001e34:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001e36:	2300      	movs	r3, #0
 8001e38:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d101      	bne.n	8001e48 <HAL_SPI_Transmit+0x22>
 8001e44:	2302      	movs	r3, #2
 8001e46:	e11c      	b.n	8002082 <HAL_SPI_Transmit+0x25c>
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001e50:	f7fe fff6 	bl	8000e40 <HAL_GetTick>
 8001e54:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001e56:	88fb      	ldrh	r3, [r7, #6]
 8001e58:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d002      	beq.n	8001e6c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001e66:	2302      	movs	r3, #2
 8001e68:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001e6a:	e101      	b.n	8002070 <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d002      	beq.n	8001e78 <HAL_SPI_Transmit+0x52>
 8001e72:	88fb      	ldrh	r3, [r7, #6]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d102      	bne.n	8001e7e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001e7c:	e0f8      	b.n	8002070 <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	2203      	movs	r2, #3
 8001e82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	68ba      	ldr	r2, [r7, #8]
 8001e90:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	88fa      	ldrh	r2, [r7, #6]
 8001e96:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	88fa      	ldrh	r2, [r7, #6]
 8001e9c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	2200      	movs	r2, #0
 8001eae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ec4:	d107      	bne.n	8001ed6 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	6812      	ldr	r2, [r2, #0]
 8001ece:	6812      	ldr	r2, [r2, #0]
 8001ed0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001ed4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ee0:	2b40      	cmp	r3, #64	; 0x40
 8001ee2:	d007      	beq.n	8001ef4 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68fa      	ldr	r2, [r7, #12]
 8001eea:	6812      	ldr	r2, [r2, #0]
 8001eec:	6812      	ldr	r2, [r2, #0]
 8001eee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ef2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001efc:	d14b      	bne.n	8001f96 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d002      	beq.n	8001f0c <HAL_SPI_Transmit+0xe6>
 8001f06:	8afb      	ldrh	r3, [r7, #22]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d13e      	bne.n	8001f8a <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	68fa      	ldr	r2, [r7, #12]
 8001f12:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001f14:	8812      	ldrh	r2, [r2, #0]
 8001f16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1c:	1c9a      	adds	r2, r3, #2
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	3b01      	subs	r3, #1
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001f30:	e02b      	b.n	8001f8a <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f003 0302 	and.w	r3, r3, #2
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d112      	bne.n	8001f66 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	68fa      	ldr	r2, [r7, #12]
 8001f46:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001f48:	8812      	ldrh	r2, [r2, #0]
 8001f4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f50:	1c9a      	adds	r2, r3, #2
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	3b01      	subs	r3, #1
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	86da      	strh	r2, [r3, #54]	; 0x36
 8001f64:	e011      	b.n	8001f8a <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f66:	f7fe ff6b 	bl	8000e40 <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	1ad2      	subs	r2, r2, r3
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d303      	bcc.n	8001f7e <HAL_SPI_Transmit+0x158>
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f7c:	d102      	bne.n	8001f84 <HAL_SPI_Transmit+0x15e>
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d102      	bne.n	8001f8a <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001f88:	e072      	b.n	8002070 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d1ce      	bne.n	8001f32 <HAL_SPI_Transmit+0x10c>
 8001f94:	e04c      	b.n	8002030 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d002      	beq.n	8001fa4 <HAL_SPI_Transmit+0x17e>
 8001f9e:	8afb      	ldrh	r3, [r7, #22]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d140      	bne.n	8002026 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	330c      	adds	r3, #12
 8001faa:	68fa      	ldr	r2, [r7, #12]
 8001fac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001fae:	7812      	ldrb	r2, [r2, #0]
 8001fb0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	1c5a      	adds	r2, r3, #1
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001fca:	e02c      	b.n	8002026 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f003 0302 	and.w	r3, r3, #2
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d113      	bne.n	8002002 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	330c      	adds	r3, #12
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001fe4:	7812      	ldrb	r2, [r2, #0]
 8001fe6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fec:	1c5a      	adds	r2, r3, #1
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001ff6:	b29b      	uxth	r3, r3
 8001ff8:	3b01      	subs	r3, #1
 8001ffa:	b29a      	uxth	r2, r3
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	86da      	strh	r2, [r3, #54]	; 0x36
 8002000:	e011      	b.n	8002026 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002002:	f7fe ff1d 	bl	8000e40 <HAL_GetTick>
 8002006:	4602      	mov	r2, r0
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	1ad2      	subs	r2, r2, r3
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	429a      	cmp	r2, r3
 8002010:	d303      	bcc.n	800201a <HAL_SPI_Transmit+0x1f4>
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002018:	d102      	bne.n	8002020 <HAL_SPI_Transmit+0x1fa>
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d102      	bne.n	8002026 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8002020:	2303      	movs	r3, #3
 8002022:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002024:	e024      	b.n	8002070 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800202a:	b29b      	uxth	r3, r3
 800202c:	2b00      	cmp	r3, #0
 800202e:	d1cd      	bne.n	8001fcc <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002030:	69ba      	ldr	r2, [r7, #24]
 8002032:	6839      	ldr	r1, [r7, #0]
 8002034:	68f8      	ldr	r0, [r7, #12]
 8002036:	f000 fa32 	bl	800249e <SPI_EndRxTxTransaction>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d002      	beq.n	8002046 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2220      	movs	r2, #32
 8002044:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d10a      	bne.n	8002064 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800204e:	2300      	movs	r3, #0
 8002050:	613b      	str	r3, [r7, #16]
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	613b      	str	r3, [r7, #16]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	613b      	str	r3, [r7, #16]
 8002062:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2201      	movs	r2, #1
 8002074:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2200      	movs	r2, #0
 800207c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002080:	7ffb      	ldrb	r3, [r7, #31]
}
 8002082:	4618      	mov	r0, r3
 8002084:	3720      	adds	r7, #32
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800208a:	b580      	push	{r7, lr}
 800208c:	b08c      	sub	sp, #48	; 0x30
 800208e:	af00      	add	r7, sp, #0
 8002090:	60f8      	str	r0, [r7, #12]
 8002092:	60b9      	str	r1, [r7, #8]
 8002094:	607a      	str	r2, [r7, #4]
 8002096:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002098:	2301      	movs	r3, #1
 800209a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800209c:	2300      	movs	r3, #0
 800209e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d101      	bne.n	80020b0 <HAL_SPI_TransmitReceive+0x26>
 80020ac:	2302      	movs	r3, #2
 80020ae:	e188      	b.n	80023c2 <HAL_SPI_TransmitReceive+0x338>
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2201      	movs	r2, #1
 80020b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80020b8:	f7fe fec2 	bl	8000e40 <HAL_GetTick>
 80020bc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80020c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80020ce:	887b      	ldrh	r3, [r7, #2]
 80020d0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80020d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d00f      	beq.n	80020fa <HAL_SPI_TransmitReceive+0x70>
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80020e0:	d107      	bne.n	80020f2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d103      	bne.n	80020f2 <HAL_SPI_TransmitReceive+0x68>
 80020ea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80020ee:	2b04      	cmp	r3, #4
 80020f0:	d003      	beq.n	80020fa <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80020f2:	2302      	movs	r3, #2
 80020f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80020f8:	e159      	b.n	80023ae <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d005      	beq.n	800210c <HAL_SPI_TransmitReceive+0x82>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d002      	beq.n	800210c <HAL_SPI_TransmitReceive+0x82>
 8002106:	887b      	ldrh	r3, [r7, #2]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d103      	bne.n	8002114 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002112:	e14c      	b.n	80023ae <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800211a:	b2db      	uxtb	r3, r3
 800211c:	2b04      	cmp	r3, #4
 800211e:	d003      	beq.n	8002128 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2205      	movs	r2, #5
 8002124:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2200      	movs	r2, #0
 800212c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	887a      	ldrh	r2, [r7, #2]
 8002138:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	887a      	ldrh	r2, [r7, #2]
 800213e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	68ba      	ldr	r2, [r7, #8]
 8002144:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	887a      	ldrh	r2, [r7, #2]
 800214a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	887a      	ldrh	r2, [r7, #2]
 8002150:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2200      	movs	r2, #0
 8002156:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2200      	movs	r2, #0
 800215c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002168:	2b40      	cmp	r3, #64	; 0x40
 800216a:	d007      	beq.n	800217c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	68fa      	ldr	r2, [r7, #12]
 8002172:	6812      	ldr	r2, [r2, #0]
 8002174:	6812      	ldr	r2, [r2, #0]
 8002176:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800217a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002184:	d178      	bne.n	8002278 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d002      	beq.n	8002194 <HAL_SPI_TransmitReceive+0x10a>
 800218e:	8b7b      	ldrh	r3, [r7, #26]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d166      	bne.n	8002262 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	68fa      	ldr	r2, [r7, #12]
 800219a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800219c:	8812      	ldrh	r2, [r2, #0]
 800219e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a4:	1c9a      	adds	r2, r3, #2
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	3b01      	subs	r3, #1
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80021b8:	e053      	b.n	8002262 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f003 0302 	and.w	r3, r3, #2
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d11b      	bne.n	8002200 <HAL_SPI_TransmitReceive+0x176>
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d016      	beq.n	8002200 <HAL_SPI_TransmitReceive+0x176>
 80021d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d113      	bne.n	8002200 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	68fa      	ldr	r2, [r7, #12]
 80021de:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80021e0:	8812      	ldrh	r2, [r2, #0]
 80021e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e8:	1c9a      	adds	r2, r3, #2
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	3b01      	subs	r3, #1
 80021f6:	b29a      	uxth	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80021fc:	2300      	movs	r3, #0
 80021fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	2b01      	cmp	r3, #1
 800220c:	d119      	bne.n	8002242 <HAL_SPI_TransmitReceive+0x1b8>
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002212:	b29b      	uxth	r3, r3
 8002214:	2b00      	cmp	r3, #0
 8002216:	d014      	beq.n	8002242 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800221c:	68fa      	ldr	r2, [r7, #12]
 800221e:	6812      	ldr	r2, [r2, #0]
 8002220:	68d2      	ldr	r2, [r2, #12]
 8002222:	b292      	uxth	r2, r2
 8002224:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800222a:	1c9a      	adds	r2, r3, #2
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002234:	b29b      	uxth	r3, r3
 8002236:	3b01      	subs	r3, #1
 8002238:	b29a      	uxth	r2, r3
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800223e:	2301      	movs	r3, #1
 8002240:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002242:	f7fe fdfd 	bl	8000e40 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224a:	1ad2      	subs	r2, r2, r3
 800224c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800224e:	429a      	cmp	r2, r3
 8002250:	d307      	bcc.n	8002262 <HAL_SPI_TransmitReceive+0x1d8>
 8002252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002258:	d003      	beq.n	8002262 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002260:	e0a5      	b.n	80023ae <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002266:	b29b      	uxth	r3, r3
 8002268:	2b00      	cmp	r3, #0
 800226a:	d1a6      	bne.n	80021ba <HAL_SPI_TransmitReceive+0x130>
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002270:	b29b      	uxth	r3, r3
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1a1      	bne.n	80021ba <HAL_SPI_TransmitReceive+0x130>
 8002276:	e07c      	b.n	8002372 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d002      	beq.n	8002286 <HAL_SPI_TransmitReceive+0x1fc>
 8002280:	8b7b      	ldrh	r3, [r7, #26]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d16b      	bne.n	800235e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	330c      	adds	r3, #12
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002290:	7812      	ldrb	r2, [r2, #0]
 8002292:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002298:	1c5a      	adds	r2, r3, #1
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	3b01      	subs	r3, #1
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80022ac:	e057      	b.n	800235e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d11c      	bne.n	80022f6 <HAL_SPI_TransmitReceive+0x26c>
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d017      	beq.n	80022f6 <HAL_SPI_TransmitReceive+0x26c>
 80022c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d114      	bne.n	80022f6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	330c      	adds	r3, #12
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80022d6:	7812      	ldrb	r2, [r2, #0]
 80022d8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	1c5a      	adds	r2, r3, #1
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	3b01      	subs	r3, #1
 80022ec:	b29a      	uxth	r2, r3
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80022f2:	2300      	movs	r3, #0
 80022f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b01      	cmp	r3, #1
 8002302:	d119      	bne.n	8002338 <HAL_SPI_TransmitReceive+0x2ae>
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002308:	b29b      	uxth	r3, r3
 800230a:	2b00      	cmp	r3, #0
 800230c:	d014      	beq.n	8002338 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002312:	68fa      	ldr	r2, [r7, #12]
 8002314:	6812      	ldr	r2, [r2, #0]
 8002316:	68d2      	ldr	r2, [r2, #12]
 8002318:	b2d2      	uxtb	r2, r2
 800231a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002320:	1c5a      	adds	r2, r3, #1
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800232a:	b29b      	uxth	r3, r3
 800232c:	3b01      	subs	r3, #1
 800232e:	b29a      	uxth	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002334:	2301      	movs	r3, #1
 8002336:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002338:	f7fe fd82 	bl	8000e40 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002340:	1ad2      	subs	r2, r2, r3
 8002342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002344:	429a      	cmp	r2, r3
 8002346:	d303      	bcc.n	8002350 <HAL_SPI_TransmitReceive+0x2c6>
 8002348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800234a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800234e:	d102      	bne.n	8002356 <HAL_SPI_TransmitReceive+0x2cc>
 8002350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002352:	2b00      	cmp	r3, #0
 8002354:	d103      	bne.n	800235e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800235c:	e027      	b.n	80023ae <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002362:	b29b      	uxth	r3, r3
 8002364:	2b00      	cmp	r3, #0
 8002366:	d1a2      	bne.n	80022ae <HAL_SPI_TransmitReceive+0x224>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800236c:	b29b      	uxth	r3, r3
 800236e:	2b00      	cmp	r3, #0
 8002370:	d19d      	bne.n	80022ae <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002372:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002374:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 f891 	bl	800249e <SPI_EndRxTxTransaction>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d006      	beq.n	8002390 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2220      	movs	r2, #32
 800238c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800238e:	e00e      	b.n	80023ae <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d10a      	bne.n	80023ae <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002398:	2300      	movs	r3, #0
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	617b      	str	r3, [r7, #20]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	617b      	str	r3, [r7, #20]
 80023ac:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2201      	movs	r2, #1
 80023b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80023be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3730      	adds	r7, #48	; 0x30
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b084      	sub	sp, #16
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	60f8      	str	r0, [r7, #12]
 80023d2:	60b9      	str	r1, [r7, #8]
 80023d4:	603b      	str	r3, [r7, #0]
 80023d6:	4613      	mov	r3, r2
 80023d8:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80023da:	e04c      	b.n	8002476 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e2:	d048      	beq.n	8002476 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80023e4:	f7fe fd2c 	bl	8000e40 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	69bb      	ldr	r3, [r7, #24]
 80023ec:	1ad2      	subs	r2, r2, r3
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d202      	bcs.n	80023fa <SPI_WaitFlagStateUntilTimeout+0x30>
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d13d      	bne.n	8002476 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	68fa      	ldr	r2, [r7, #12]
 8002400:	6812      	ldr	r2, [r2, #0]
 8002402:	6852      	ldr	r2, [r2, #4]
 8002404:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002408:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002412:	d111      	bne.n	8002438 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800241c:	d004      	beq.n	8002428 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002426:	d107      	bne.n	8002438 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	68fa      	ldr	r2, [r7, #12]
 800242e:	6812      	ldr	r2, [r2, #0]
 8002430:	6812      	ldr	r2, [r2, #0]
 8002432:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002436:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002440:	d10f      	bne.n	8002462 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	6812      	ldr	r2, [r2, #0]
 800244a:	6812      	ldr	r2, [r2, #0]
 800244c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002450:	601a      	str	r2, [r3, #0]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	6812      	ldr	r2, [r2, #0]
 800245a:	6812      	ldr	r2, [r2, #0]
 800245c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002460:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2201      	movs	r2, #1
 8002466:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e00f      	b.n	8002496 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	689a      	ldr	r2, [r3, #8]
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	401a      	ands	r2, r3
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	429a      	cmp	r2, r3
 8002484:	bf0c      	ite	eq
 8002486:	2301      	moveq	r3, #1
 8002488:	2300      	movne	r3, #0
 800248a:	b2db      	uxtb	r3, r3
 800248c:	461a      	mov	r2, r3
 800248e:	79fb      	ldrb	r3, [r7, #7]
 8002490:	429a      	cmp	r2, r3
 8002492:	d1a3      	bne.n	80023dc <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800249e:	b580      	push	{r7, lr}
 80024a0:	b086      	sub	sp, #24
 80024a2:	af02      	add	r7, sp, #8
 80024a4:	60f8      	str	r0, [r7, #12]
 80024a6:	60b9      	str	r1, [r7, #8]
 80024a8:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	9300      	str	r3, [sp, #0]
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	2200      	movs	r2, #0
 80024b2:	2180      	movs	r1, #128	; 0x80
 80024b4:	68f8      	ldr	r0, [r7, #12]
 80024b6:	f7ff ff88 	bl	80023ca <SPI_WaitFlagStateUntilTimeout>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d007      	beq.n	80024d0 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024c4:	f043 0220 	orr.w	r2, r3, #32
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e000      	b.n	80024d2 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b082      	sub	sp, #8
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d101      	bne.n	80024ec <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e01d      	b.n	8002528 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d106      	bne.n	8002506 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f003 ff7d 	bl	8006400 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2202      	movs	r2, #2
 800250a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	3304      	adds	r3, #4
 8002516:	4619      	mov	r1, r3
 8002518:	4610      	mov	r0, r2
 800251a:	f000 fc0f 	bl	8002d3c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2201      	movs	r2, #1
 8002522:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3708      	adds	r7, #8
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	6812      	ldr	r2, [r2, #0]
 8002540:	68d2      	ldr	r2, [r2, #12]
 8002542:	f042 0201 	orr.w	r2, r2, #1
 8002546:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2b06      	cmp	r3, #6
 8002558:	d007      	beq.n	800256a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	6812      	ldr	r2, [r2, #0]
 8002562:	6812      	ldr	r2, [r2, #0]
 8002564:	f042 0201 	orr.w	r2, r2, #1
 8002568:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800256a:	2300      	movs	r3, #0
}
 800256c:	4618      	mov	r0, r3
 800256e:	3714      	adds	r7, #20
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d101      	bne.n	800258a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e01d      	b.n	80025c6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002590:	b2db      	uxtb	r3, r3
 8002592:	2b00      	cmp	r3, #0
 8002594:	d106      	bne.n	80025a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f003 ff06 	bl	80063b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2202      	movs	r2, #2
 80025a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3304      	adds	r3, #4
 80025b4:	4619      	mov	r1, r3
 80025b6:	4610      	mov	r0, r2
 80025b8:	f000 fbc0 	bl	8002d3c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2201      	movs	r2, #1
 80025c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
	...

080025d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	2201      	movs	r2, #1
 80025e0:	6839      	ldr	r1, [r7, #0]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f000 fe94 	bl	8003310 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a15      	ldr	r2, [pc, #84]	; (8002644 <HAL_TIM_PWM_Start+0x74>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d004      	beq.n	80025fc <HAL_TIM_PWM_Start+0x2c>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a14      	ldr	r2, [pc, #80]	; (8002648 <HAL_TIM_PWM_Start+0x78>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d101      	bne.n	8002600 <HAL_TIM_PWM_Start+0x30>
 80025fc:	2301      	movs	r3, #1
 80025fe:	e000      	b.n	8002602 <HAL_TIM_PWM_Start+0x32>
 8002600:	2300      	movs	r3, #0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d007      	beq.n	8002616 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	6812      	ldr	r2, [r2, #0]
 800260e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002610:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002614:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f003 0307 	and.w	r3, r3, #7
 8002620:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2b06      	cmp	r3, #6
 8002626:	d007      	beq.n	8002638 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	6812      	ldr	r2, [r2, #0]
 8002630:	6812      	ldr	r2, [r2, #0]
 8002632:	f042 0201 	orr.w	r2, r2, #1
 8002636:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	40010000 	.word	0x40010000
 8002648:	40010400 	.word	0x40010400

0800264c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d101      	bne.n	8002660 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e083      	b.n	8002768 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2b00      	cmp	r3, #0
 800266a:	d106      	bne.n	800267a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f003 fe21 	bl	80062bc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2202      	movs	r2, #2
 800267e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002690:	f023 0307 	bic.w	r3, r3, #7
 8002694:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	3304      	adds	r3, #4
 800269e:	4619      	mov	r1, r3
 80026a0:	4610      	mov	r0, r2
 80026a2:	f000 fb4b 	bl	8002d3c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	699b      	ldr	r3, [r3, #24]
 80026b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	6a1b      	ldr	r3, [r3, #32]
 80026bc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026ce:	f023 0303 	bic.w	r3, r3, #3
 80026d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	699b      	ldr	r3, [r3, #24]
 80026dc:	021b      	lsls	r3, r3, #8
 80026de:	4313      	orrs	r3, r2
 80026e0:	693a      	ldr	r2, [r7, #16]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80026ec:	f023 030c 	bic.w	r3, r3, #12
 80026f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80026f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	68da      	ldr	r2, [r3, #12]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	69db      	ldr	r3, [r3, #28]
 8002706:	021b      	lsls	r3, r3, #8
 8002708:	4313      	orrs	r3, r2
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	4313      	orrs	r3, r2
 800270e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	691b      	ldr	r3, [r3, #16]
 8002714:	011a      	lsls	r2, r3, #4
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	6a1b      	ldr	r3, [r3, #32]
 800271a:	031b      	lsls	r3, r3, #12
 800271c:	4313      	orrs	r3, r2
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	4313      	orrs	r3, r2
 8002722:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800272a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8002732:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685a      	ldr	r2, [r3, #4]
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	695b      	ldr	r3, [r3, #20]
 800273c:	011b      	lsls	r3, r3, #4
 800273e:	4313      	orrs	r3, r2
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	4313      	orrs	r3, r2
 8002744:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	697a      	ldr	r2, [r7, #20]
 800274c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2201      	movs	r2, #1
 8002762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002766:	2300      	movs	r3, #0
}
 8002768:	4618      	mov	r0, r3
 800276a:	3718      	adds	r7, #24
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}

08002770 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d002      	beq.n	8002786 <HAL_TIM_Encoder_Start+0x16>
 8002780:	2b04      	cmp	r3, #4
 8002782:	d008      	beq.n	8002796 <HAL_TIM_Encoder_Start+0x26>
 8002784:	e00f      	b.n	80027a6 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2201      	movs	r2, #1
 800278c:	2100      	movs	r1, #0
 800278e:	4618      	mov	r0, r3
 8002790:	f000 fdbe 	bl	8003310 <TIM_CCxChannelCmd>
      break;
 8002794:	e016      	b.n	80027c4 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	2201      	movs	r2, #1
 800279c:	2104      	movs	r1, #4
 800279e:	4618      	mov	r0, r3
 80027a0:	f000 fdb6 	bl	8003310 <TIM_CCxChannelCmd>
      break;
 80027a4:	e00e      	b.n	80027c4 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2201      	movs	r2, #1
 80027ac:	2100      	movs	r1, #0
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 fdae 	bl	8003310 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2201      	movs	r2, #1
 80027ba:	2104      	movs	r1, #4
 80027bc:	4618      	mov	r0, r3
 80027be:	f000 fda7 	bl	8003310 <TIM_CCxChannelCmd>
      break;
 80027c2:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	6812      	ldr	r2, [r2, #0]
 80027cc:	6812      	ldr	r2, [r2, #0]
 80027ce:	f042 0201 	orr.w	r2, r2, #1
 80027d2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	b082      	sub	sp, #8
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	691b      	ldr	r3, [r3, #16]
 80027ec:	f003 0302 	and.w	r3, r3, #2
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d122      	bne.n	800283a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d11b      	bne.n	800283a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f06f 0202 	mvn.w	r2, #2
 800280a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	f003 0303 	and.w	r3, r3, #3
 800281c:	2b00      	cmp	r3, #0
 800281e:	d003      	beq.n	8002828 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 fa6c 	bl	8002cfe <HAL_TIM_IC_CaptureCallback>
 8002826:	e005      	b.n	8002834 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f000 fa5e 	bl	8002cea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f000 fa6f 	bl	8002d12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	f003 0304 	and.w	r3, r3, #4
 8002844:	2b04      	cmp	r3, #4
 8002846:	d122      	bne.n	800288e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	f003 0304 	and.w	r3, r3, #4
 8002852:	2b04      	cmp	r3, #4
 8002854:	d11b      	bne.n	800288e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f06f 0204 	mvn.w	r2, #4
 800285e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2202      	movs	r2, #2
 8002864:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002870:	2b00      	cmp	r3, #0
 8002872:	d003      	beq.n	800287c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f000 fa42 	bl	8002cfe <HAL_TIM_IC_CaptureCallback>
 800287a:	e005      	b.n	8002888 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f000 fa34 	bl	8002cea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 fa45 	bl	8002d12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2200      	movs	r2, #0
 800288c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	691b      	ldr	r3, [r3, #16]
 8002894:	f003 0308 	and.w	r3, r3, #8
 8002898:	2b08      	cmp	r3, #8
 800289a:	d122      	bne.n	80028e2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	f003 0308 	and.w	r3, r3, #8
 80028a6:	2b08      	cmp	r3, #8
 80028a8:	d11b      	bne.n	80028e2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f06f 0208 	mvn.w	r2, #8
 80028b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2204      	movs	r2, #4
 80028b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	69db      	ldr	r3, [r3, #28]
 80028c0:	f003 0303 	and.w	r3, r3, #3
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d003      	beq.n	80028d0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f000 fa18 	bl	8002cfe <HAL_TIM_IC_CaptureCallback>
 80028ce:	e005      	b.n	80028dc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	f000 fa0a 	bl	8002cea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f000 fa1b 	bl	8002d12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	691b      	ldr	r3, [r3, #16]
 80028e8:	f003 0310 	and.w	r3, r3, #16
 80028ec:	2b10      	cmp	r3, #16
 80028ee:	d122      	bne.n	8002936 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	f003 0310 	and.w	r3, r3, #16
 80028fa:	2b10      	cmp	r3, #16
 80028fc:	d11b      	bne.n	8002936 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f06f 0210 	mvn.w	r2, #16
 8002906:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2208      	movs	r2, #8
 800290c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	69db      	ldr	r3, [r3, #28]
 8002914:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002918:	2b00      	cmp	r3, #0
 800291a:	d003      	beq.n	8002924 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f000 f9ee 	bl	8002cfe <HAL_TIM_IC_CaptureCallback>
 8002922:	e005      	b.n	8002930 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f000 f9e0 	bl	8002cea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 f9f1 	bl	8002d12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	691b      	ldr	r3, [r3, #16]
 800293c:	f003 0301 	and.w	r3, r3, #1
 8002940:	2b01      	cmp	r3, #1
 8002942:	d10e      	bne.n	8002962 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b01      	cmp	r3, #1
 8002950:	d107      	bne.n	8002962 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f06f 0201 	mvn.w	r2, #1
 800295a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f002 ffd1 	bl	8005904 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	691b      	ldr	r3, [r3, #16]
 8002968:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800296c:	2b80      	cmp	r3, #128	; 0x80
 800296e:	d10e      	bne.n	800298e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800297a:	2b80      	cmp	r3, #128	; 0x80
 800297c:	d107      	bne.n	800298e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002986:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 fd87 	bl	800349c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	691b      	ldr	r3, [r3, #16]
 8002994:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002998:	2b40      	cmp	r3, #64	; 0x40
 800299a:	d10e      	bne.n	80029ba <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029a6:	2b40      	cmp	r3, #64	; 0x40
 80029a8:	d107      	bne.n	80029ba <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80029b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f000 f9b6 	bl	8002d26 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	691b      	ldr	r3, [r3, #16]
 80029c0:	f003 0320 	and.w	r3, r3, #32
 80029c4:	2b20      	cmp	r3, #32
 80029c6:	d10e      	bne.n	80029e6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	f003 0320 	and.w	r3, r3, #32
 80029d2:	2b20      	cmp	r3, #32
 80029d4:	d107      	bne.n	80029e6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f06f 0220 	mvn.w	r2, #32
 80029de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f000 fd51 	bl	8003488 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029e6:	bf00      	nop
 80029e8:	3708      	adds	r7, #8
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
	...

080029f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d101      	bne.n	8002a0a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002a06:	2302      	movs	r3, #2
 8002a08:	e0b4      	b.n	8002b74 <HAL_TIM_PWM_ConfigChannel+0x184>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2202      	movs	r2, #2
 8002a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2b0c      	cmp	r3, #12
 8002a1e:	f200 809f 	bhi.w	8002b60 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002a22:	a201      	add	r2, pc, #4	; (adr r2, 8002a28 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a28:	08002a5d 	.word	0x08002a5d
 8002a2c:	08002b61 	.word	0x08002b61
 8002a30:	08002b61 	.word	0x08002b61
 8002a34:	08002b61 	.word	0x08002b61
 8002a38:	08002a9d 	.word	0x08002a9d
 8002a3c:	08002b61 	.word	0x08002b61
 8002a40:	08002b61 	.word	0x08002b61
 8002a44:	08002b61 	.word	0x08002b61
 8002a48:	08002adf 	.word	0x08002adf
 8002a4c:	08002b61 	.word	0x08002b61
 8002a50:	08002b61 	.word	0x08002b61
 8002a54:	08002b61 	.word	0x08002b61
 8002a58:	08002b1f 	.word	0x08002b1f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	68b9      	ldr	r1, [r7, #8]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f000 fa0a 	bl	8002e7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	6812      	ldr	r2, [r2, #0]
 8002a70:	6992      	ldr	r2, [r2, #24]
 8002a72:	f042 0208 	orr.w	r2, r2, #8
 8002a76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	68fa      	ldr	r2, [r7, #12]
 8002a7e:	6812      	ldr	r2, [r2, #0]
 8002a80:	6992      	ldr	r2, [r2, #24]
 8002a82:	f022 0204 	bic.w	r2, r2, #4
 8002a86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	68fa      	ldr	r2, [r7, #12]
 8002a8e:	6812      	ldr	r2, [r2, #0]
 8002a90:	6991      	ldr	r1, [r2, #24]
 8002a92:	68ba      	ldr	r2, [r7, #8]
 8002a94:	6912      	ldr	r2, [r2, #16]
 8002a96:	430a      	orrs	r2, r1
 8002a98:	619a      	str	r2, [r3, #24]
      break;
 8002a9a:	e062      	b.n	8002b62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68b9      	ldr	r1, [r7, #8]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f000 fa5a 	bl	8002f5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	6812      	ldr	r2, [r2, #0]
 8002ab0:	6992      	ldr	r2, [r2, #24]
 8002ab2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ab6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	68fa      	ldr	r2, [r7, #12]
 8002abe:	6812      	ldr	r2, [r2, #0]
 8002ac0:	6992      	ldr	r2, [r2, #24]
 8002ac2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ac6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	68fa      	ldr	r2, [r7, #12]
 8002ace:	6812      	ldr	r2, [r2, #0]
 8002ad0:	6991      	ldr	r1, [r2, #24]
 8002ad2:	68ba      	ldr	r2, [r7, #8]
 8002ad4:	6912      	ldr	r2, [r2, #16]
 8002ad6:	0212      	lsls	r2, r2, #8
 8002ad8:	430a      	orrs	r2, r1
 8002ada:	619a      	str	r2, [r3, #24]
      break;
 8002adc:	e041      	b.n	8002b62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	68b9      	ldr	r1, [r7, #8]
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f000 faaf 	bl	8003048 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	68fa      	ldr	r2, [r7, #12]
 8002af0:	6812      	ldr	r2, [r2, #0]
 8002af2:	69d2      	ldr	r2, [r2, #28]
 8002af4:	f042 0208 	orr.w	r2, r2, #8
 8002af8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	68fa      	ldr	r2, [r7, #12]
 8002b00:	6812      	ldr	r2, [r2, #0]
 8002b02:	69d2      	ldr	r2, [r2, #28]
 8002b04:	f022 0204 	bic.w	r2, r2, #4
 8002b08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	6812      	ldr	r2, [r2, #0]
 8002b12:	69d1      	ldr	r1, [r2, #28]
 8002b14:	68ba      	ldr	r2, [r7, #8]
 8002b16:	6912      	ldr	r2, [r2, #16]
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	61da      	str	r2, [r3, #28]
      break;
 8002b1c:	e021      	b.n	8002b62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	68b9      	ldr	r1, [r7, #8]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f000 fb03 	bl	8003130 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	68fa      	ldr	r2, [r7, #12]
 8002b30:	6812      	ldr	r2, [r2, #0]
 8002b32:	69d2      	ldr	r2, [r2, #28]
 8002b34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	6812      	ldr	r2, [r2, #0]
 8002b42:	69d2      	ldr	r2, [r2, #28]
 8002b44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	68fa      	ldr	r2, [r7, #12]
 8002b50:	6812      	ldr	r2, [r2, #0]
 8002b52:	69d1      	ldr	r1, [r2, #28]
 8002b54:	68ba      	ldr	r2, [r7, #8]
 8002b56:	6912      	ldr	r2, [r2, #16]
 8002b58:	0212      	lsls	r2, r2, #8
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	61da      	str	r2, [r3, #28]
      break;
 8002b5e:	e000      	b.n	8002b62 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002b60:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2201      	movs	r2, #1
 8002b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b72:	2300      	movs	r3, #0
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3710      	adds	r7, #16
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d101      	bne.n	8002b94 <HAL_TIM_ConfigClockSource+0x18>
 8002b90:	2302      	movs	r3, #2
 8002b92:	e0a6      	b.n	8002ce2 <HAL_TIM_ConfigClockSource+0x166>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2202      	movs	r2, #2
 8002ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002bb2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bba:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	68fa      	ldr	r2, [r7, #12]
 8002bc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2b40      	cmp	r3, #64	; 0x40
 8002bca:	d067      	beq.n	8002c9c <HAL_TIM_ConfigClockSource+0x120>
 8002bcc:	2b40      	cmp	r3, #64	; 0x40
 8002bce:	d80b      	bhi.n	8002be8 <HAL_TIM_ConfigClockSource+0x6c>
 8002bd0:	2b10      	cmp	r3, #16
 8002bd2:	d073      	beq.n	8002cbc <HAL_TIM_ConfigClockSource+0x140>
 8002bd4:	2b10      	cmp	r3, #16
 8002bd6:	d802      	bhi.n	8002bde <HAL_TIM_ConfigClockSource+0x62>
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d06f      	beq.n	8002cbc <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002bdc:	e078      	b.n	8002cd0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002bde:	2b20      	cmp	r3, #32
 8002be0:	d06c      	beq.n	8002cbc <HAL_TIM_ConfigClockSource+0x140>
 8002be2:	2b30      	cmp	r3, #48	; 0x30
 8002be4:	d06a      	beq.n	8002cbc <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002be6:	e073      	b.n	8002cd0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002be8:	2b70      	cmp	r3, #112	; 0x70
 8002bea:	d00d      	beq.n	8002c08 <HAL_TIM_ConfigClockSource+0x8c>
 8002bec:	2b70      	cmp	r3, #112	; 0x70
 8002bee:	d804      	bhi.n	8002bfa <HAL_TIM_ConfigClockSource+0x7e>
 8002bf0:	2b50      	cmp	r3, #80	; 0x50
 8002bf2:	d033      	beq.n	8002c5c <HAL_TIM_ConfigClockSource+0xe0>
 8002bf4:	2b60      	cmp	r3, #96	; 0x60
 8002bf6:	d041      	beq.n	8002c7c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002bf8:	e06a      	b.n	8002cd0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002bfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bfe:	d066      	beq.n	8002cce <HAL_TIM_ConfigClockSource+0x152>
 8002c00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c04:	d017      	beq.n	8002c36 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002c06:	e063      	b.n	8002cd0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6818      	ldr	r0, [r3, #0]
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	6899      	ldr	r1, [r3, #8]
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685a      	ldr	r2, [r3, #4]
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	f000 fb5a 	bl	80032d0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002c2a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68fa      	ldr	r2, [r7, #12]
 8002c32:	609a      	str	r2, [r3, #8]
      break;
 8002c34:	e04c      	b.n	8002cd0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6818      	ldr	r0, [r3, #0]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	6899      	ldr	r1, [r3, #8]
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	685a      	ldr	r2, [r3, #4]
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	f000 fb43 	bl	80032d0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	6812      	ldr	r2, [r2, #0]
 8002c52:	6892      	ldr	r2, [r2, #8]
 8002c54:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c58:	609a      	str	r2, [r3, #8]
      break;
 8002c5a:	e039      	b.n	8002cd0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6818      	ldr	r0, [r3, #0]
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	6859      	ldr	r1, [r3, #4]
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	461a      	mov	r2, r3
 8002c6a:	f000 fab7 	bl	80031dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2150      	movs	r1, #80	; 0x50
 8002c74:	4618      	mov	r0, r3
 8002c76:	f000 fb10 	bl	800329a <TIM_ITRx_SetConfig>
      break;
 8002c7a:	e029      	b.n	8002cd0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6818      	ldr	r0, [r3, #0]
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	6859      	ldr	r1, [r3, #4]
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	f000 fad6 	bl	800323a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2160      	movs	r1, #96	; 0x60
 8002c94:	4618      	mov	r0, r3
 8002c96:	f000 fb00 	bl	800329a <TIM_ITRx_SetConfig>
      break;
 8002c9a:	e019      	b.n	8002cd0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6818      	ldr	r0, [r3, #0]
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	6859      	ldr	r1, [r3, #4]
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	461a      	mov	r2, r3
 8002caa:	f000 fa97 	bl	80031dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2140      	movs	r1, #64	; 0x40
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f000 faf0 	bl	800329a <TIM_ITRx_SetConfig>
      break;
 8002cba:	e009      	b.n	8002cd0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	4610      	mov	r0, r2
 8002cc8:	f000 fae7 	bl	800329a <TIM_ITRx_SetConfig>
      break;
 8002ccc:	e000      	b.n	8002cd0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002cce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3710      	adds	r7, #16
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002cea:	b480      	push	{r7}
 8002cec:	b083      	sub	sp, #12
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002cf2:	bf00      	nop
 8002cf4:	370c      	adds	r7, #12
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr

08002cfe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002cfe:	b480      	push	{r7}
 8002d00:	b083      	sub	sp, #12
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d06:	bf00      	nop
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr

08002d12 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d12:	b480      	push	{r7}
 8002d14:	b083      	sub	sp, #12
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d1a:	bf00      	nop
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr

08002d26 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d26:	b480      	push	{r7}
 8002d28:	b083      	sub	sp, #12
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d2e:	bf00      	nop
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
	...

08002d3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4a40      	ldr	r2, [pc, #256]	; (8002e50 <TIM_Base_SetConfig+0x114>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d013      	beq.n	8002d7c <TIM_Base_SetConfig+0x40>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d5a:	d00f      	beq.n	8002d7c <TIM_Base_SetConfig+0x40>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a3d      	ldr	r2, [pc, #244]	; (8002e54 <TIM_Base_SetConfig+0x118>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d00b      	beq.n	8002d7c <TIM_Base_SetConfig+0x40>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a3c      	ldr	r2, [pc, #240]	; (8002e58 <TIM_Base_SetConfig+0x11c>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d007      	beq.n	8002d7c <TIM_Base_SetConfig+0x40>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a3b      	ldr	r2, [pc, #236]	; (8002e5c <TIM_Base_SetConfig+0x120>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d003      	beq.n	8002d7c <TIM_Base_SetConfig+0x40>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a3a      	ldr	r2, [pc, #232]	; (8002e60 <TIM_Base_SetConfig+0x124>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d108      	bne.n	8002d8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a2f      	ldr	r2, [pc, #188]	; (8002e50 <TIM_Base_SetConfig+0x114>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d02b      	beq.n	8002dee <TIM_Base_SetConfig+0xb2>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d9c:	d027      	beq.n	8002dee <TIM_Base_SetConfig+0xb2>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a2c      	ldr	r2, [pc, #176]	; (8002e54 <TIM_Base_SetConfig+0x118>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d023      	beq.n	8002dee <TIM_Base_SetConfig+0xb2>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a2b      	ldr	r2, [pc, #172]	; (8002e58 <TIM_Base_SetConfig+0x11c>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d01f      	beq.n	8002dee <TIM_Base_SetConfig+0xb2>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a2a      	ldr	r2, [pc, #168]	; (8002e5c <TIM_Base_SetConfig+0x120>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d01b      	beq.n	8002dee <TIM_Base_SetConfig+0xb2>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a29      	ldr	r2, [pc, #164]	; (8002e60 <TIM_Base_SetConfig+0x124>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d017      	beq.n	8002dee <TIM_Base_SetConfig+0xb2>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a28      	ldr	r2, [pc, #160]	; (8002e64 <TIM_Base_SetConfig+0x128>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d013      	beq.n	8002dee <TIM_Base_SetConfig+0xb2>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a27      	ldr	r2, [pc, #156]	; (8002e68 <TIM_Base_SetConfig+0x12c>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d00f      	beq.n	8002dee <TIM_Base_SetConfig+0xb2>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a26      	ldr	r2, [pc, #152]	; (8002e6c <TIM_Base_SetConfig+0x130>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d00b      	beq.n	8002dee <TIM_Base_SetConfig+0xb2>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a25      	ldr	r2, [pc, #148]	; (8002e70 <TIM_Base_SetConfig+0x134>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d007      	beq.n	8002dee <TIM_Base_SetConfig+0xb2>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a24      	ldr	r2, [pc, #144]	; (8002e74 <TIM_Base_SetConfig+0x138>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d003      	beq.n	8002dee <TIM_Base_SetConfig+0xb2>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a23      	ldr	r2, [pc, #140]	; (8002e78 <TIM_Base_SetConfig+0x13c>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d108      	bne.n	8002e00 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002df4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	68fa      	ldr	r2, [r7, #12]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68fa      	ldr	r2, [r7, #12]
 8002e12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	689a      	ldr	r2, [r3, #8]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	4a0a      	ldr	r2, [pc, #40]	; (8002e50 <TIM_Base_SetConfig+0x114>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d003      	beq.n	8002e34 <TIM_Base_SetConfig+0xf8>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4a0c      	ldr	r2, [pc, #48]	; (8002e60 <TIM_Base_SetConfig+0x124>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d103      	bne.n	8002e3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	691a      	ldr	r2, [r3, #16]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	615a      	str	r2, [r3, #20]
}
 8002e42:	bf00      	nop
 8002e44:	3714      	adds	r7, #20
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	40010000 	.word	0x40010000
 8002e54:	40000400 	.word	0x40000400
 8002e58:	40000800 	.word	0x40000800
 8002e5c:	40000c00 	.word	0x40000c00
 8002e60:	40010400 	.word	0x40010400
 8002e64:	40014000 	.word	0x40014000
 8002e68:	40014400 	.word	0x40014400
 8002e6c:	40014800 	.word	0x40014800
 8002e70:	40001800 	.word	0x40001800
 8002e74:	40001c00 	.word	0x40001c00
 8002e78:	40002000 	.word	0x40002000

08002e7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b087      	sub	sp, #28
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a1b      	ldr	r3, [r3, #32]
 8002e8a:	f023 0201 	bic.w	r2, r3, #1
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	699b      	ldr	r3, [r3, #24]
 8002ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f023 0303 	bic.w	r3, r3, #3
 8002eb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	68fa      	ldr	r2, [r7, #12]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	f023 0302 	bic.w	r3, r3, #2
 8002ec4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	697a      	ldr	r2, [r7, #20]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	4a20      	ldr	r2, [pc, #128]	; (8002f54 <TIM_OC1_SetConfig+0xd8>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d003      	beq.n	8002ee0 <TIM_OC1_SetConfig+0x64>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	4a1f      	ldr	r2, [pc, #124]	; (8002f58 <TIM_OC1_SetConfig+0xdc>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d10c      	bne.n	8002efa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	f023 0308 	bic.w	r3, r3, #8
 8002ee6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	697a      	ldr	r2, [r7, #20]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	f023 0304 	bic.w	r3, r3, #4
 8002ef8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a15      	ldr	r2, [pc, #84]	; (8002f54 <TIM_OC1_SetConfig+0xd8>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d003      	beq.n	8002f0a <TIM_OC1_SetConfig+0x8e>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a14      	ldr	r2, [pc, #80]	; (8002f58 <TIM_OC1_SetConfig+0xdc>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d111      	bne.n	8002f2e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	695b      	ldr	r3, [r3, #20]
 8002f1e:	693a      	ldr	r2, [r7, #16]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	699b      	ldr	r3, [r3, #24]
 8002f28:	693a      	ldr	r2, [r7, #16]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	693a      	ldr	r2, [r7, #16]
 8002f32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	68fa      	ldr	r2, [r7, #12]
 8002f38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685a      	ldr	r2, [r3, #4]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	697a      	ldr	r2, [r7, #20]
 8002f46:	621a      	str	r2, [r3, #32]
}
 8002f48:	bf00      	nop
 8002f4a:	371c      	adds	r7, #28
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	40010000 	.word	0x40010000
 8002f58:	40010400 	.word	0x40010400

08002f5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b087      	sub	sp, #28
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a1b      	ldr	r3, [r3, #32]
 8002f6a:	f023 0210 	bic.w	r2, r3, #16
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	699b      	ldr	r3, [r3, #24]
 8002f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	021b      	lsls	r3, r3, #8
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	f023 0320 	bic.w	r3, r3, #32
 8002fa6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	011b      	lsls	r3, r3, #4
 8002fae:	697a      	ldr	r2, [r7, #20]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a22      	ldr	r2, [pc, #136]	; (8003040 <TIM_OC2_SetConfig+0xe4>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d003      	beq.n	8002fc4 <TIM_OC2_SetConfig+0x68>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4a21      	ldr	r2, [pc, #132]	; (8003044 <TIM_OC2_SetConfig+0xe8>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d10d      	bne.n	8002fe0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002fca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	011b      	lsls	r3, r3, #4
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002fde:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	4a17      	ldr	r2, [pc, #92]	; (8003040 <TIM_OC2_SetConfig+0xe4>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d003      	beq.n	8002ff0 <TIM_OC2_SetConfig+0x94>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	4a16      	ldr	r2, [pc, #88]	; (8003044 <TIM_OC2_SetConfig+0xe8>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d113      	bne.n	8003018 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002ff6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ffe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	693a      	ldr	r2, [r7, #16]
 8003008:	4313      	orrs	r3, r2
 800300a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	693a      	ldr	r2, [r7, #16]
 8003014:	4313      	orrs	r3, r2
 8003016:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	68fa      	ldr	r2, [r7, #12]
 8003022:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685a      	ldr	r2, [r3, #4]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	621a      	str	r2, [r3, #32]
}
 8003032:	bf00      	nop
 8003034:	371c      	adds	r7, #28
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr
 800303e:	bf00      	nop
 8003040:	40010000 	.word	0x40010000
 8003044:	40010400 	.word	0x40010400

08003048 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003048:	b480      	push	{r7}
 800304a:	b087      	sub	sp, #28
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a1b      	ldr	r3, [r3, #32]
 8003056:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a1b      	ldr	r3, [r3, #32]
 8003062:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	69db      	ldr	r3, [r3, #28]
 800306e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003076:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	f023 0303 	bic.w	r3, r3, #3
 800307e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	68fa      	ldr	r2, [r7, #12]
 8003086:	4313      	orrs	r3, r2
 8003088:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003090:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	021b      	lsls	r3, r3, #8
 8003098:	697a      	ldr	r2, [r7, #20]
 800309a:	4313      	orrs	r3, r2
 800309c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a21      	ldr	r2, [pc, #132]	; (8003128 <TIM_OC3_SetConfig+0xe0>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d003      	beq.n	80030ae <TIM_OC3_SetConfig+0x66>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a20      	ldr	r2, [pc, #128]	; (800312c <TIM_OC3_SetConfig+0xe4>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d10d      	bne.n	80030ca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80030b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	68db      	ldr	r3, [r3, #12]
 80030ba:	021b      	lsls	r3, r3, #8
 80030bc:	697a      	ldr	r2, [r7, #20]
 80030be:	4313      	orrs	r3, r2
 80030c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80030c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a16      	ldr	r2, [pc, #88]	; (8003128 <TIM_OC3_SetConfig+0xe0>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d003      	beq.n	80030da <TIM_OC3_SetConfig+0x92>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a15      	ldr	r2, [pc, #84]	; (800312c <TIM_OC3_SetConfig+0xe4>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d113      	bne.n	8003102 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80030e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80030e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	011b      	lsls	r3, r3, #4
 80030f0:	693a      	ldr	r2, [r7, #16]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	011b      	lsls	r3, r3, #4
 80030fc:	693a      	ldr	r2, [r7, #16]
 80030fe:	4313      	orrs	r3, r2
 8003100:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	693a      	ldr	r2, [r7, #16]
 8003106:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	68fa      	ldr	r2, [r7, #12]
 800310c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	685a      	ldr	r2, [r3, #4]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	621a      	str	r2, [r3, #32]
}
 800311c:	bf00      	nop
 800311e:	371c      	adds	r7, #28
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr
 8003128:	40010000 	.word	0x40010000
 800312c:	40010400 	.word	0x40010400

08003130 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003130:	b480      	push	{r7}
 8003132:	b087      	sub	sp, #28
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a1b      	ldr	r3, [r3, #32]
 800313e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a1b      	ldr	r3, [r3, #32]
 800314a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	69db      	ldr	r3, [r3, #28]
 8003156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800315e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003166:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	021b      	lsls	r3, r3, #8
 800316e:	68fa      	ldr	r2, [r7, #12]
 8003170:	4313      	orrs	r3, r2
 8003172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800317a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	031b      	lsls	r3, r3, #12
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	4313      	orrs	r3, r2
 8003186:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	4a12      	ldr	r2, [pc, #72]	; (80031d4 <TIM_OC4_SetConfig+0xa4>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d003      	beq.n	8003198 <TIM_OC4_SetConfig+0x68>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4a11      	ldr	r2, [pc, #68]	; (80031d8 <TIM_OC4_SetConfig+0xa8>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d109      	bne.n	80031ac <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800319e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	695b      	ldr	r3, [r3, #20]
 80031a4:	019b      	lsls	r3, r3, #6
 80031a6:	697a      	ldr	r2, [r7, #20]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	68fa      	ldr	r2, [r7, #12]
 80031b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685a      	ldr	r2, [r3, #4]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	621a      	str	r2, [r3, #32]
}
 80031c6:	bf00      	nop
 80031c8:	371c      	adds	r7, #28
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	40010000 	.word	0x40010000
 80031d8:	40010400 	.word	0x40010400

080031dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031dc:	b480      	push	{r7}
 80031de:	b087      	sub	sp, #28
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6a1b      	ldr	r3, [r3, #32]
 80031ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6a1b      	ldr	r3, [r3, #32]
 80031f2:	f023 0201 	bic.w	r2, r3, #1
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003206:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	011b      	lsls	r3, r3, #4
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	4313      	orrs	r3, r2
 8003210:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	f023 030a 	bic.w	r3, r3, #10
 8003218:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	4313      	orrs	r3, r2
 8003220:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	693a      	ldr	r2, [r7, #16]
 8003226:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	697a      	ldr	r2, [r7, #20]
 800322c:	621a      	str	r2, [r3, #32]
}
 800322e:	bf00      	nop
 8003230:	371c      	adds	r7, #28
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr

0800323a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800323a:	b480      	push	{r7}
 800323c:	b087      	sub	sp, #28
 800323e:	af00      	add	r7, sp, #0
 8003240:	60f8      	str	r0, [r7, #12]
 8003242:	60b9      	str	r1, [r7, #8]
 8003244:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	f023 0210 	bic.w	r2, r3, #16
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6a1b      	ldr	r3, [r3, #32]
 800325c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003264:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	031b      	lsls	r3, r3, #12
 800326a:	697a      	ldr	r2, [r7, #20]
 800326c:	4313      	orrs	r3, r2
 800326e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003276:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	693a      	ldr	r2, [r7, #16]
 800327e:	4313      	orrs	r3, r2
 8003280:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	697a      	ldr	r2, [r7, #20]
 8003286:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	693a      	ldr	r2, [r7, #16]
 800328c:	621a      	str	r2, [r3, #32]
}
 800328e:	bf00      	nop
 8003290:	371c      	adds	r7, #28
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr

0800329a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800329a:	b480      	push	{r7}
 800329c:	b085      	sub	sp, #20
 800329e:	af00      	add	r7, sp, #0
 80032a0:	6078      	str	r0, [r7, #4]
 80032a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032b2:	683a      	ldr	r2, [r7, #0]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	f043 0307 	orr.w	r3, r3, #7
 80032bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	68fa      	ldr	r2, [r7, #12]
 80032c2:	609a      	str	r2, [r3, #8]
}
 80032c4:	bf00      	nop
 80032c6:	3714      	adds	r7, #20
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b087      	sub	sp, #28
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
 80032dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	021a      	lsls	r2, r3, #8
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	431a      	orrs	r2, r3
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	697a      	ldr	r2, [r7, #20]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	697a      	ldr	r2, [r7, #20]
 8003302:	609a      	str	r2, [r3, #8]
}
 8003304:	bf00      	nop
 8003306:	371c      	adds	r7, #28
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003310:	b480      	push	{r7}
 8003312:	b087      	sub	sp, #28
 8003314:	af00      	add	r7, sp, #0
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	f003 031f 	and.w	r3, r3, #31
 8003322:	2201      	movs	r2, #1
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6a1a      	ldr	r2, [r3, #32]
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	43db      	mvns	r3, r3
 8003332:	401a      	ands	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6a1a      	ldr	r2, [r3, #32]
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	f003 031f 	and.w	r3, r3, #31
 8003342:	6879      	ldr	r1, [r7, #4]
 8003344:	fa01 f303 	lsl.w	r3, r1, r3
 8003348:	431a      	orrs	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	621a      	str	r2, [r3, #32]
}
 800334e:	bf00      	nop
 8003350:	371c      	adds	r7, #28
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr

0800335a <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800335a:	b480      	push	{r7}
 800335c:	b085      	sub	sp, #20
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
 8003362:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800336a:	2b01      	cmp	r3, #1
 800336c:	d101      	bne.n	8003372 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800336e:	2302      	movs	r3, #2
 8003370:	e032      	b.n	80033d8 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2201      	movs	r2, #1
 8003376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2202      	movs	r2, #2
 800337e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003398:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68fa      	ldr	r2, [r7, #12]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033aa:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	68ba      	ldr	r2, [r7, #8]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68fa      	ldr	r2, [r7, #12]
 80033bc:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68ba      	ldr	r2, [r7, #8]
 80033c4:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2201      	movs	r2, #1
 80033ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3714      	adds	r7, #20
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b085      	sub	sp, #20
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80033ee:	2300      	movs	r3, #0
 80033f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d101      	bne.n	8003400 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80033fc:	2302      	movs	r3, #2
 80033fe:	e03d      	b.n	800347c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	4313      	orrs	r3, r2
 8003414:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	4313      	orrs	r3, r2
 8003422:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	4313      	orrs	r3, r2
 8003430:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4313      	orrs	r3, r2
 800343e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	691b      	ldr	r3, [r3, #16]
 800344a:	4313      	orrs	r3, r2
 800344c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	695b      	ldr	r3, [r3, #20]
 8003458:	4313      	orrs	r3, r2
 800345a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	69db      	ldr	r3, [r3, #28]
 8003466:	4313      	orrs	r3, r2
 8003468:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800347a:	2300      	movs	r3, #0
}
 800347c:	4618      	mov	r0, r3
 800347e:	3714      	adds	r7, #20
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003490:	bf00      	nop
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d101      	bne.n	80034c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e03f      	b.n	8003542 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d106      	bne.n	80034dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f003 f81e 	bl	8006518 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2224      	movs	r2, #36	; 0x24
 80034e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	6812      	ldr	r2, [r2, #0]
 80034ec:	68d2      	ldr	r2, [r2, #12]
 80034ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 f829 	bl	800354c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	6812      	ldr	r2, [r2, #0]
 8003502:	6912      	ldr	r2, [r2, #16]
 8003504:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003508:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	6812      	ldr	r2, [r2, #0]
 8003512:	6952      	ldr	r2, [r2, #20]
 8003514:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003518:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	6812      	ldr	r2, [r2, #0]
 8003522:	68d2      	ldr	r2, [r2, #12]
 8003524:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003528:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2220      	movs	r2, #32
 8003534:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2220      	movs	r2, #32
 800353c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003540:	2300      	movs	r3, #0
}
 8003542:	4618      	mov	r0, r3
 8003544:	3708      	adds	r7, #8
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
	...

0800354c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800354c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800354e:	b085      	sub	sp, #20
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	687a      	ldr	r2, [r7, #4]
 800355a:	6812      	ldr	r2, [r2, #0]
 800355c:	6912      	ldr	r2, [r2, #16]
 800355e:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	68d2      	ldr	r2, [r2, #12]
 8003566:	430a      	orrs	r2, r1
 8003568:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	689a      	ldr	r2, [r3, #8]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	691b      	ldr	r3, [r3, #16]
 8003572:	431a      	orrs	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	695b      	ldr	r3, [r3, #20]
 8003578:	431a      	orrs	r2, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	69db      	ldr	r3, [r3, #28]
 800357e:	4313      	orrs	r3, r2
 8003580:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003590:	f023 030c 	bic.w	r3, r3, #12
 8003594:	68f9      	ldr	r1, [r7, #12]
 8003596:	430b      	orrs	r3, r1
 8003598:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	6812      	ldr	r2, [r2, #0]
 80035a2:	6952      	ldr	r2, [r2, #20]
 80035a4:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	6992      	ldr	r2, [r2, #24]
 80035ac:	430a      	orrs	r2, r1
 80035ae:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	69db      	ldr	r3, [r3, #28]
 80035b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035b8:	f040 80e4 	bne.w	8003784 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4aab      	ldr	r2, [pc, #684]	; (8003870 <UART_SetConfig+0x324>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d004      	beq.n	80035d0 <UART_SetConfig+0x84>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4aaa      	ldr	r2, [pc, #680]	; (8003874 <UART_SetConfig+0x328>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d16c      	bne.n	80036aa <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681c      	ldr	r4, [r3, #0]
 80035d4:	f7fe fbb0 	bl	8001d38 <HAL_RCC_GetPCLK2Freq>
 80035d8:	4602      	mov	r2, r0
 80035da:	4613      	mov	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	4413      	add	r3, r2
 80035e0:	009a      	lsls	r2, r3, #2
 80035e2:	441a      	add	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ee:	4aa2      	ldr	r2, [pc, #648]	; (8003878 <UART_SetConfig+0x32c>)
 80035f0:	fba2 2303 	umull	r2, r3, r2, r3
 80035f4:	095b      	lsrs	r3, r3, #5
 80035f6:	011d      	lsls	r5, r3, #4
 80035f8:	f7fe fb9e 	bl	8001d38 <HAL_RCC_GetPCLK2Freq>
 80035fc:	4602      	mov	r2, r0
 80035fe:	4613      	mov	r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	4413      	add	r3, r2
 8003604:	009a      	lsls	r2, r3, #2
 8003606:	441a      	add	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	005b      	lsls	r3, r3, #1
 800360e:	fbb2 f6f3 	udiv	r6, r2, r3
 8003612:	f7fe fb91 	bl	8001d38 <HAL_RCC_GetPCLK2Freq>
 8003616:	4602      	mov	r2, r0
 8003618:	4613      	mov	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4413      	add	r3, r2
 800361e:	009a      	lsls	r2, r3, #2
 8003620:	441a      	add	r2, r3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	fbb2 f3f3 	udiv	r3, r2, r3
 800362c:	4a92      	ldr	r2, [pc, #584]	; (8003878 <UART_SetConfig+0x32c>)
 800362e:	fba2 2303 	umull	r2, r3, r2, r3
 8003632:	095b      	lsrs	r3, r3, #5
 8003634:	2264      	movs	r2, #100	; 0x64
 8003636:	fb02 f303 	mul.w	r3, r2, r3
 800363a:	1af3      	subs	r3, r6, r3
 800363c:	00db      	lsls	r3, r3, #3
 800363e:	3332      	adds	r3, #50	; 0x32
 8003640:	4a8d      	ldr	r2, [pc, #564]	; (8003878 <UART_SetConfig+0x32c>)
 8003642:	fba2 2303 	umull	r2, r3, r2, r3
 8003646:	095b      	lsrs	r3, r3, #5
 8003648:	005b      	lsls	r3, r3, #1
 800364a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800364e:	441d      	add	r5, r3
 8003650:	f7fe fb72 	bl	8001d38 <HAL_RCC_GetPCLK2Freq>
 8003654:	4602      	mov	r2, r0
 8003656:	4613      	mov	r3, r2
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	4413      	add	r3, r2
 800365c:	009a      	lsls	r2, r3, #2
 800365e:	441a      	add	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	005b      	lsls	r3, r3, #1
 8003666:	fbb2 f6f3 	udiv	r6, r2, r3
 800366a:	f7fe fb65 	bl	8001d38 <HAL_RCC_GetPCLK2Freq>
 800366e:	4602      	mov	r2, r0
 8003670:	4613      	mov	r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	4413      	add	r3, r2
 8003676:	009a      	lsls	r2, r3, #2
 8003678:	441a      	add	r2, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	fbb2 f3f3 	udiv	r3, r2, r3
 8003684:	4a7c      	ldr	r2, [pc, #496]	; (8003878 <UART_SetConfig+0x32c>)
 8003686:	fba2 2303 	umull	r2, r3, r2, r3
 800368a:	095b      	lsrs	r3, r3, #5
 800368c:	2264      	movs	r2, #100	; 0x64
 800368e:	fb02 f303 	mul.w	r3, r2, r3
 8003692:	1af3      	subs	r3, r6, r3
 8003694:	00db      	lsls	r3, r3, #3
 8003696:	3332      	adds	r3, #50	; 0x32
 8003698:	4a77      	ldr	r2, [pc, #476]	; (8003878 <UART_SetConfig+0x32c>)
 800369a:	fba2 2303 	umull	r2, r3, r2, r3
 800369e:	095b      	lsrs	r3, r3, #5
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	442b      	add	r3, r5
 80036a6:	60a3      	str	r3, [r4, #8]
 80036a8:	e154      	b.n	8003954 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681c      	ldr	r4, [r3, #0]
 80036ae:	f7fe fb2f 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 80036b2:	4602      	mov	r2, r0
 80036b4:	4613      	mov	r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	4413      	add	r3, r2
 80036ba:	009a      	lsls	r2, r3, #2
 80036bc:	441a      	add	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c8:	4a6b      	ldr	r2, [pc, #428]	; (8003878 <UART_SetConfig+0x32c>)
 80036ca:	fba2 2303 	umull	r2, r3, r2, r3
 80036ce:	095b      	lsrs	r3, r3, #5
 80036d0:	011d      	lsls	r5, r3, #4
 80036d2:	f7fe fb1d 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 80036d6:	4602      	mov	r2, r0
 80036d8:	4613      	mov	r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	4413      	add	r3, r2
 80036de:	009a      	lsls	r2, r3, #2
 80036e0:	441a      	add	r2, r3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80036ec:	f7fe fb10 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 80036f0:	4602      	mov	r2, r0
 80036f2:	4613      	mov	r3, r2
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	4413      	add	r3, r2
 80036f8:	009a      	lsls	r2, r3, #2
 80036fa:	441a      	add	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	fbb2 f3f3 	udiv	r3, r2, r3
 8003706:	4a5c      	ldr	r2, [pc, #368]	; (8003878 <UART_SetConfig+0x32c>)
 8003708:	fba2 2303 	umull	r2, r3, r2, r3
 800370c:	095b      	lsrs	r3, r3, #5
 800370e:	2264      	movs	r2, #100	; 0x64
 8003710:	fb02 f303 	mul.w	r3, r2, r3
 8003714:	1af3      	subs	r3, r6, r3
 8003716:	00db      	lsls	r3, r3, #3
 8003718:	3332      	adds	r3, #50	; 0x32
 800371a:	4a57      	ldr	r2, [pc, #348]	; (8003878 <UART_SetConfig+0x32c>)
 800371c:	fba2 2303 	umull	r2, r3, r2, r3
 8003720:	095b      	lsrs	r3, r3, #5
 8003722:	005b      	lsls	r3, r3, #1
 8003724:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003728:	441d      	add	r5, r3
 800372a:	f7fe faf1 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 800372e:	4602      	mov	r2, r0
 8003730:	4613      	mov	r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	4413      	add	r3, r2
 8003736:	009a      	lsls	r2, r3, #2
 8003738:	441a      	add	r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	005b      	lsls	r3, r3, #1
 8003740:	fbb2 f6f3 	udiv	r6, r2, r3
 8003744:	f7fe fae4 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 8003748:	4602      	mov	r2, r0
 800374a:	4613      	mov	r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	4413      	add	r3, r2
 8003750:	009a      	lsls	r2, r3, #2
 8003752:	441a      	add	r2, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	fbb2 f3f3 	udiv	r3, r2, r3
 800375e:	4a46      	ldr	r2, [pc, #280]	; (8003878 <UART_SetConfig+0x32c>)
 8003760:	fba2 2303 	umull	r2, r3, r2, r3
 8003764:	095b      	lsrs	r3, r3, #5
 8003766:	2264      	movs	r2, #100	; 0x64
 8003768:	fb02 f303 	mul.w	r3, r2, r3
 800376c:	1af3      	subs	r3, r6, r3
 800376e:	00db      	lsls	r3, r3, #3
 8003770:	3332      	adds	r3, #50	; 0x32
 8003772:	4a41      	ldr	r2, [pc, #260]	; (8003878 <UART_SetConfig+0x32c>)
 8003774:	fba2 2303 	umull	r2, r3, r2, r3
 8003778:	095b      	lsrs	r3, r3, #5
 800377a:	f003 0307 	and.w	r3, r3, #7
 800377e:	442b      	add	r3, r5
 8003780:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8003782:	e0e7      	b.n	8003954 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a39      	ldr	r2, [pc, #228]	; (8003870 <UART_SetConfig+0x324>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d004      	beq.n	8003798 <UART_SetConfig+0x24c>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a38      	ldr	r2, [pc, #224]	; (8003874 <UART_SetConfig+0x328>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d171      	bne.n	800387c <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681c      	ldr	r4, [r3, #0]
 800379c:	f7fe facc 	bl	8001d38 <HAL_RCC_GetPCLK2Freq>
 80037a0:	4602      	mov	r2, r0
 80037a2:	4613      	mov	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	4413      	add	r3, r2
 80037a8:	009a      	lsls	r2, r3, #2
 80037aa:	441a      	add	r2, r3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b6:	4a30      	ldr	r2, [pc, #192]	; (8003878 <UART_SetConfig+0x32c>)
 80037b8:	fba2 2303 	umull	r2, r3, r2, r3
 80037bc:	095b      	lsrs	r3, r3, #5
 80037be:	011d      	lsls	r5, r3, #4
 80037c0:	f7fe faba 	bl	8001d38 <HAL_RCC_GetPCLK2Freq>
 80037c4:	4602      	mov	r2, r0
 80037c6:	4613      	mov	r3, r2
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	4413      	add	r3, r2
 80037cc:	009a      	lsls	r2, r3, #2
 80037ce:	441a      	add	r2, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	fbb2 f6f3 	udiv	r6, r2, r3
 80037da:	f7fe faad 	bl	8001d38 <HAL_RCC_GetPCLK2Freq>
 80037de:	4602      	mov	r2, r0
 80037e0:	4613      	mov	r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	4413      	add	r3, r2
 80037e6:	009a      	lsls	r2, r3, #2
 80037e8:	441a      	add	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037f4:	4a20      	ldr	r2, [pc, #128]	; (8003878 <UART_SetConfig+0x32c>)
 80037f6:	fba2 2303 	umull	r2, r3, r2, r3
 80037fa:	095b      	lsrs	r3, r3, #5
 80037fc:	2264      	movs	r2, #100	; 0x64
 80037fe:	fb02 f303 	mul.w	r3, r2, r3
 8003802:	1af3      	subs	r3, r6, r3
 8003804:	011b      	lsls	r3, r3, #4
 8003806:	3332      	adds	r3, #50	; 0x32
 8003808:	4a1b      	ldr	r2, [pc, #108]	; (8003878 <UART_SetConfig+0x32c>)
 800380a:	fba2 2303 	umull	r2, r3, r2, r3
 800380e:	095b      	lsrs	r3, r3, #5
 8003810:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003814:	441d      	add	r5, r3
 8003816:	f7fe fa8f 	bl	8001d38 <HAL_RCC_GetPCLK2Freq>
 800381a:	4602      	mov	r2, r0
 800381c:	4613      	mov	r3, r2
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	4413      	add	r3, r2
 8003822:	009a      	lsls	r2, r3, #2
 8003824:	441a      	add	r2, r3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003830:	f7fe fa82 	bl	8001d38 <HAL_RCC_GetPCLK2Freq>
 8003834:	4602      	mov	r2, r0
 8003836:	4613      	mov	r3, r2
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	4413      	add	r3, r2
 800383c:	009a      	lsls	r2, r3, #2
 800383e:	441a      	add	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	fbb2 f3f3 	udiv	r3, r2, r3
 800384a:	4a0b      	ldr	r2, [pc, #44]	; (8003878 <UART_SetConfig+0x32c>)
 800384c:	fba2 2303 	umull	r2, r3, r2, r3
 8003850:	095b      	lsrs	r3, r3, #5
 8003852:	2264      	movs	r2, #100	; 0x64
 8003854:	fb02 f303 	mul.w	r3, r2, r3
 8003858:	1af3      	subs	r3, r6, r3
 800385a:	011b      	lsls	r3, r3, #4
 800385c:	3332      	adds	r3, #50	; 0x32
 800385e:	4a06      	ldr	r2, [pc, #24]	; (8003878 <UART_SetConfig+0x32c>)
 8003860:	fba2 2303 	umull	r2, r3, r2, r3
 8003864:	095b      	lsrs	r3, r3, #5
 8003866:	f003 030f 	and.w	r3, r3, #15
 800386a:	442b      	add	r3, r5
 800386c:	60a3      	str	r3, [r4, #8]
 800386e:	e071      	b.n	8003954 <UART_SetConfig+0x408>
 8003870:	40011000 	.word	0x40011000
 8003874:	40011400 	.word	0x40011400
 8003878:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681c      	ldr	r4, [r3, #0]
 8003880:	f7fe fa46 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 8003884:	4602      	mov	r2, r0
 8003886:	4613      	mov	r3, r2
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	4413      	add	r3, r2
 800388c:	009a      	lsls	r2, r3, #2
 800388e:	441a      	add	r2, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	fbb2 f3f3 	udiv	r3, r2, r3
 800389a:	4a30      	ldr	r2, [pc, #192]	; (800395c <UART_SetConfig+0x410>)
 800389c:	fba2 2303 	umull	r2, r3, r2, r3
 80038a0:	095b      	lsrs	r3, r3, #5
 80038a2:	011d      	lsls	r5, r3, #4
 80038a4:	f7fe fa34 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 80038a8:	4602      	mov	r2, r0
 80038aa:	4613      	mov	r3, r2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	4413      	add	r3, r2
 80038b0:	009a      	lsls	r2, r3, #2
 80038b2:	441a      	add	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	fbb2 f6f3 	udiv	r6, r2, r3
 80038be:	f7fe fa27 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 80038c2:	4602      	mov	r2, r0
 80038c4:	4613      	mov	r3, r2
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	4413      	add	r3, r2
 80038ca:	009a      	lsls	r2, r3, #2
 80038cc:	441a      	add	r2, r3
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d8:	4a20      	ldr	r2, [pc, #128]	; (800395c <UART_SetConfig+0x410>)
 80038da:	fba2 2303 	umull	r2, r3, r2, r3
 80038de:	095b      	lsrs	r3, r3, #5
 80038e0:	2264      	movs	r2, #100	; 0x64
 80038e2:	fb02 f303 	mul.w	r3, r2, r3
 80038e6:	1af3      	subs	r3, r6, r3
 80038e8:	011b      	lsls	r3, r3, #4
 80038ea:	3332      	adds	r3, #50	; 0x32
 80038ec:	4a1b      	ldr	r2, [pc, #108]	; (800395c <UART_SetConfig+0x410>)
 80038ee:	fba2 2303 	umull	r2, r3, r2, r3
 80038f2:	095b      	lsrs	r3, r3, #5
 80038f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038f8:	441d      	add	r5, r3
 80038fa:	f7fe fa09 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 80038fe:	4602      	mov	r2, r0
 8003900:	4613      	mov	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	4413      	add	r3, r2
 8003906:	009a      	lsls	r2, r3, #2
 8003908:	441a      	add	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	fbb2 f6f3 	udiv	r6, r2, r3
 8003914:	f7fe f9fc 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 8003918:	4602      	mov	r2, r0
 800391a:	4613      	mov	r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	4413      	add	r3, r2
 8003920:	009a      	lsls	r2, r3, #2
 8003922:	441a      	add	r2, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	fbb2 f3f3 	udiv	r3, r2, r3
 800392e:	4a0b      	ldr	r2, [pc, #44]	; (800395c <UART_SetConfig+0x410>)
 8003930:	fba2 2303 	umull	r2, r3, r2, r3
 8003934:	095b      	lsrs	r3, r3, #5
 8003936:	2264      	movs	r2, #100	; 0x64
 8003938:	fb02 f303 	mul.w	r3, r2, r3
 800393c:	1af3      	subs	r3, r6, r3
 800393e:	011b      	lsls	r3, r3, #4
 8003940:	3332      	adds	r3, #50	; 0x32
 8003942:	4a06      	ldr	r2, [pc, #24]	; (800395c <UART_SetConfig+0x410>)
 8003944:	fba2 2303 	umull	r2, r3, r2, r3
 8003948:	095b      	lsrs	r3, r3, #5
 800394a:	f003 030f 	and.w	r3, r3, #15
 800394e:	442b      	add	r3, r5
 8003950:	60a3      	str	r3, [r4, #8]
}
 8003952:	e7ff      	b.n	8003954 <UART_SetConfig+0x408>
 8003954:	bf00      	nop
 8003956:	3714      	adds	r7, #20
 8003958:	46bd      	mov	sp, r7
 800395a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800395c:	51eb851f 	.word	0x51eb851f

08003960 <vLedStrip_Init>:

#include "LED_Strip.h"
#include "Motor_Control.h"
#include "main.h"

void vLedStrip_Init(LedStrip_InitTypeDef* ledStrip_InitTypeDef) {
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  ledStrip_InitTypeDef->pivot = 0;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	729a      	strb	r2, [r3, #10]
  ledStrip_InitTypeDef->Led_StatusPin = 0;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	731a      	strb	r2, [r3, #12]
}
 8003974:	bf00      	nop
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <vLedStrip_ReadStatus>:

void vLedStrip_ReadStatus(LedStrip_InitTypeDef* LedStript) {
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  if (NULL != LedStript)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d05f      	beq.n	8003a4e <vLedStrip_ReadStatus+0xce>
  {
    LedStript->Led1_StatusPin = HAL_GPIO_ReadPin(Led1_Gpio, Led1_Pin);
 800398e:	2180      	movs	r1, #128	; 0x80
 8003990:	4831      	ldr	r0, [pc, #196]	; (8003a58 <vLedStrip_ReadStatus+0xd8>)
 8003992:	f7fd fd3d 	bl	8001410 <HAL_GPIO_ReadPin>
 8003996:	4603      	mov	r3, r0
 8003998:	f003 0301 	and.w	r3, r3, #1
 800399c:	b2d9      	uxtb	r1, r3
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	7b13      	ldrb	r3, [r2, #12]
 80039a2:	f361 0300 	bfi	r3, r1, #0, #1
 80039a6:	7313      	strb	r3, [r2, #12]
    LedStript->Led2_StatusPin = HAL_GPIO_ReadPin(Led2_Gpio, Led2_Pin);
 80039a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80039ac:	482a      	ldr	r0, [pc, #168]	; (8003a58 <vLedStrip_ReadStatus+0xd8>)
 80039ae:	f7fd fd2f 	bl	8001410 <HAL_GPIO_ReadPin>
 80039b2:	4603      	mov	r3, r0
 80039b4:	f003 0301 	and.w	r3, r3, #1
 80039b8:	b2d9      	uxtb	r1, r3
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	7b13      	ldrb	r3, [r2, #12]
 80039be:	f361 0341 	bfi	r3, r1, #1, #1
 80039c2:	7313      	strb	r3, [r2, #12]
    LedStript->Led3_StatusPin = HAL_GPIO_ReadPin(Led3_Gpio, Led3_Pin);
 80039c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80039c8:	4823      	ldr	r0, [pc, #140]	; (8003a58 <vLedStrip_ReadStatus+0xd8>)
 80039ca:	f7fd fd21 	bl	8001410 <HAL_GPIO_ReadPin>
 80039ce:	4603      	mov	r3, r0
 80039d0:	f003 0301 	and.w	r3, r3, #1
 80039d4:	b2d9      	uxtb	r1, r3
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	7b13      	ldrb	r3, [r2, #12]
 80039da:	f361 0382 	bfi	r3, r1, #2, #1
 80039de:	7313      	strb	r3, [r2, #12]
    LedStript->Led4_StatusPin = HAL_GPIO_ReadPin(Led4_Gpio, Led4_Pin);
 80039e0:	2101      	movs	r1, #1
 80039e2:	481e      	ldr	r0, [pc, #120]	; (8003a5c <vLedStrip_ReadStatus+0xdc>)
 80039e4:	f7fd fd14 	bl	8001410 <HAL_GPIO_ReadPin>
 80039e8:	4603      	mov	r3, r0
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	b2d9      	uxtb	r1, r3
 80039f0:	687a      	ldr	r2, [r7, #4]
 80039f2:	7b13      	ldrb	r3, [r2, #12]
 80039f4:	f361 03c3 	bfi	r3, r1, #3, #1
 80039f8:	7313      	strb	r3, [r2, #12]
    LedStript->Led5_StatusPin = HAL_GPIO_ReadPin(Led5_Gpio, Led5_Pin);
 80039fa:	2102      	movs	r1, #2
 80039fc:	4817      	ldr	r0, [pc, #92]	; (8003a5c <vLedStrip_ReadStatus+0xdc>)
 80039fe:	f7fd fd07 	bl	8001410 <HAL_GPIO_ReadPin>
 8003a02:	4603      	mov	r3, r0
 8003a04:	f003 0301 	and.w	r3, r3, #1
 8003a08:	b2d9      	uxtb	r1, r3
 8003a0a:	687a      	ldr	r2, [r7, #4]
 8003a0c:	7b13      	ldrb	r3, [r2, #12]
 8003a0e:	f361 1304 	bfi	r3, r1, #4, #1
 8003a12:	7313      	strb	r3, [r2, #12]

    if (LedStript->Led_StatusPin != LedStript->history[LedStript->pivot])
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	7b1a      	ldrb	r2, [r3, #12]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	7a9b      	ldrb	r3, [r3, #10]
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	5c5b      	ldrb	r3, [r3, r1]
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d013      	beq.n	8003a4e <vLedStrip_ReadStatus+0xce>
    {
      LedStript->pivot++;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	7a9b      	ldrb	r3, [r3, #10]
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	b2da      	uxtb	r2, r3
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	729a      	strb	r2, [r3, #10]
      if (LedStript->pivot >= map_size)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	7a9b      	ldrb	r3, [r3, #10]
 8003a36:	2b09      	cmp	r3, #9
 8003a38:	d902      	bls.n	8003a40 <vLedStrip_ReadStatus+0xc0>
      {
        LedStript->pivot = 0;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	729a      	strb	r2, [r3, #10]
      }
      LedStript->history[LedStript->pivot] = LedStript->Led_StatusPin;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	7a9b      	ldrb	r3, [r3, #10]
 8003a44:	461a      	mov	r2, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	7b19      	ldrb	r1, [r3, #12]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	5499      	strb	r1, [r3, r2]
    }
  }
}
 8003a4e:	bf00      	nop
 8003a50:	3708      	adds	r7, #8
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	40020400 	.word	0x40020400
 8003a5c:	40021000 	.word	0x40021000

08003a60 <vLed_control>:

LedStrip_Speed_InitTypeDef vLed_control(LedStrip_InitTypeDef* LedStript,
    uint8_t tryb) {
 8003a60:	b480      	push	{r7}
 8003a62:	b085      	sub	sp, #20
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	460b      	mov	r3, r1
 8003a6a:	70fb      	strb	r3, [r7, #3]
  static LedStrip_Speed_InitTypeDef Motor;
  if (!tryb)
 8003a6c:	78fb      	ldrb	r3, [r7, #3]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	f040 80db 	bne.w	8003c2a <vLed_control+0x1ca>
  {
    switch (LedStript->Led_StatusPin)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	7b1b      	ldrb	r3, [r3, #12]
 8003a78:	2b1f      	cmp	r3, #31
 8003a7a:	f200 8180 	bhi.w	8003d7e <vLed_control+0x31e>
 8003a7e:	a201      	add	r2, pc, #4	; (adr r2, 8003a84 <vLed_control+0x24>)
 8003a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a84:	08003d7f 	.word	0x08003d7f
 8003a88:	08003d7f 	.word	0x08003d7f
 8003a8c:	08003d7f 	.word	0x08003d7f
 8003a90:	08003d7f 	.word	0x08003d7f
 8003a94:	08003d7f 	.word	0x08003d7f
 8003a98:	08003d7f 	.word	0x08003d7f
 8003a9c:	08003d7f 	.word	0x08003d7f
 8003aa0:	08003b99 	.word	0x08003b99
 8003aa4:	08003d7f 	.word	0x08003d7f
 8003aa8:	08003d7f 	.word	0x08003d7f
 8003aac:	08003d7f 	.word	0x08003d7f
 8003ab0:	08003d7f 	.word	0x08003d7f
 8003ab4:	08003d7f 	.word	0x08003d7f
 8003ab8:	08003d7f 	.word	0x08003d7f
 8003abc:	08003d7f 	.word	0x08003d7f
 8003ac0:	08003b71 	.word	0x08003b71
 8003ac4:	08003d7f 	.word	0x08003d7f
 8003ac8:	08003d7f 	.word	0x08003d7f
 8003acc:	08003d7f 	.word	0x08003d7f
 8003ad0:	08003bc7 	.word	0x08003bc7
 8003ad4:	08003d7f 	.word	0x08003d7f
 8003ad8:	08003d7f 	.word	0x08003d7f
 8003adc:	08003d7f 	.word	0x08003d7f
 8003ae0:	08003b85 	.word	0x08003b85
 8003ae4:	08003d7f 	.word	0x08003d7f
 8003ae8:	08003bef 	.word	0x08003bef
 8003aec:	08003d7f 	.word	0x08003d7f
 8003af0:	08003bad 	.word	0x08003bad
 8003af4:	08003c17 	.word	0x08003c17
 8003af8:	08003bdb 	.word	0x08003bdb
 8003afc:	08003c03 	.word	0x08003c03
 8003b00:	08003b05 	.word	0x08003b05
    {
    case LS_miss:
      LedStript->MissLineError = 1;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	72da      	strb	r2, [r3, #11]
      uint8_t TempPivot;
      uint8_t LastLine;
      TempPivot = LedStript->pivot - 1;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	7a9b      	ldrb	r3, [r3, #10]
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	73bb      	strb	r3, [r7, #14]
      if (TempPivot > map_size)
 8003b12:	7bbb      	ldrb	r3, [r7, #14]
 8003b14:	2b0a      	cmp	r3, #10
 8003b16:	d903      	bls.n	8003b20 <vLed_control+0xc0>
      {
        LastLine = LedStript->history[map_size - 1];
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	7a5b      	ldrb	r3, [r3, #9]
 8003b1c:	73fb      	strb	r3, [r7, #15]
 8003b1e:	e003      	b.n	8003b28 <vLed_control+0xc8>
      } else
      {
        LastLine = LedStript->history[TempPivot];
 8003b20:	7bbb      	ldrb	r3, [r7, #14]
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	5cd3      	ldrb	r3, [r2, r3]
 8003b26:	73fb      	strb	r3, [r7, #15]
      }
      if (LastLine == LS_00001)
 8003b28:	7bfb      	ldrb	r3, [r7, #15]
 8003b2a:	2b0f      	cmp	r3, #15
 8003b2c:	d109      	bne.n	8003b42 <vLed_control+0xe2>
      {
        Motor.LeftSpeed = 0;
 8003b2e:	4ba2      	ldr	r3, [pc, #648]	; (8003db8 <vLed_control+0x358>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	701a      	strb	r2, [r3, #0]
        Motor.RightSpeed = 0;
 8003b34:	4ba0      	ldr	r3, [pc, #640]	; (8003db8 <vLed_control+0x358>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	705a      	strb	r2, [r3, #1]
        Motor.Action = rotationInPlace_Right;
 8003b3a:	4b9f      	ldr	r3, [pc, #636]	; (8003db8 <vLed_control+0x358>)
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	709a      	strb	r2, [r3, #2]
      {
        Motor.LeftSpeed = -3;
        Motor.RightSpeed = -3;
        Motor.Action = move_Back;
      }
      break;
 8003b40:	e120      	b.n	8003d84 <vLed_control+0x324>
      } else if (LastLine == LS_10000)
 8003b42:	7bfb      	ldrb	r3, [r7, #15]
 8003b44:	2b1e      	cmp	r3, #30
 8003b46:	d109      	bne.n	8003b5c <vLed_control+0xfc>
        Motor.LeftSpeed = 0;
 8003b48:	4b9b      	ldr	r3, [pc, #620]	; (8003db8 <vLed_control+0x358>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	701a      	strb	r2, [r3, #0]
        Motor.RightSpeed = 0;
 8003b4e:	4b9a      	ldr	r3, [pc, #616]	; (8003db8 <vLed_control+0x358>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	705a      	strb	r2, [r3, #1]
        Motor.Action = rotationInPlace_Left;
 8003b54:	4b98      	ldr	r3, [pc, #608]	; (8003db8 <vLed_control+0x358>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	709a      	strb	r2, [r3, #2]
      break;
 8003b5a:	e113      	b.n	8003d84 <vLed_control+0x324>
        Motor.LeftSpeed = -3;
 8003b5c:	4b96      	ldr	r3, [pc, #600]	; (8003db8 <vLed_control+0x358>)
 8003b5e:	22fd      	movs	r2, #253	; 0xfd
 8003b60:	701a      	strb	r2, [r3, #0]
        Motor.RightSpeed = -3;
 8003b62:	4b95      	ldr	r3, [pc, #596]	; (8003db8 <vLed_control+0x358>)
 8003b64:	22fd      	movs	r2, #253	; 0xfd
 8003b66:	705a      	strb	r2, [r3, #1]
        Motor.Action = move_Back;
 8003b68:	4b93      	ldr	r3, [pc, #588]	; (8003db8 <vLed_control+0x358>)
 8003b6a:	2204      	movs	r2, #4
 8003b6c:	709a      	strb	r2, [r3, #2]
      break;
 8003b6e:	e109      	b.n	8003d84 <vLed_control+0x324>
    case LS_all:
      break;
    case LS_00001:
      Motor.LeftSpeed = -2;
 8003b70:	4b91      	ldr	r3, [pc, #580]	; (8003db8 <vLed_control+0x358>)
 8003b72:	22fe      	movs	r2, #254	; 0xfe
 8003b74:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 8003b76:	4b90      	ldr	r3, [pc, #576]	; (8003db8 <vLed_control+0x358>)
 8003b78:	22fe      	movs	r2, #254	; 0xfe
 8003b7a:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Right;
 8003b7c:	4b8e      	ldr	r3, [pc, #568]	; (8003db8 <vLed_control+0x358>)
 8003b7e:	2201      	movs	r2, #1
 8003b80:	709a      	strb	r2, [r3, #2]
      break;
 8003b82:	e0ff      	b.n	8003d84 <vLed_control+0x324>
    case LS_00010:
      Motor.LeftSpeed = 3;
 8003b84:	4b8c      	ldr	r3, [pc, #560]	; (8003db8 <vLed_control+0x358>)
 8003b86:	2203      	movs	r2, #3
 8003b88:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8003b8a:	4b8b      	ldr	r3, [pc, #556]	; (8003db8 <vLed_control+0x358>)
 8003b8c:	22fd      	movs	r2, #253	; 0xfd
 8003b8e:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8003b90:	4b89      	ldr	r3, [pc, #548]	; (8003db8 <vLed_control+0x358>)
 8003b92:	2205      	movs	r2, #5
 8003b94:	709a      	strb	r2, [r3, #2]

      break;
 8003b96:	e0f5      	b.n	8003d84 <vLed_control+0x324>
    case LS_00011:
      Motor.LeftSpeed = 2;
 8003b98:	4b87      	ldr	r3, [pc, #540]	; (8003db8 <vLed_control+0x358>)
 8003b9a:	2202      	movs	r2, #2
 8003b9c:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -5;
 8003b9e:	4b86      	ldr	r3, [pc, #536]	; (8003db8 <vLed_control+0x358>)
 8003ba0:	22fb      	movs	r2, #251	; 0xfb
 8003ba2:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8003ba4:	4b84      	ldr	r3, [pc, #528]	; (8003db8 <vLed_control+0x358>)
 8003ba6:	2205      	movs	r2, #5
 8003ba8:	709a      	strb	r2, [r3, #2]
      break;
 8003baa:	e0eb      	b.n	8003d84 <vLed_control+0x324>
    case LS_00100:
      LedStript->MissLineError = 0;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	72da      	strb	r2, [r3, #11]
      Motor.LeftSpeed = 0;
 8003bb2:	4b81      	ldr	r3, [pc, #516]	; (8003db8 <vLed_control+0x358>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 8003bb8:	4b7f      	ldr	r3, [pc, #508]	; (8003db8 <vLed_control+0x358>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8003bbe:	4b7e      	ldr	r3, [pc, #504]	; (8003db8 <vLed_control+0x358>)
 8003bc0:	2205      	movs	r2, #5
 8003bc2:	709a      	strb	r2, [r3, #2]
      break;
 8003bc4:	e0de      	b.n	8003d84 <vLed_control+0x324>
    case LS_00110:
      Motor.LeftSpeed = 0;
 8003bc6:	4b7c      	ldr	r3, [pc, #496]	; (8003db8 <vLed_control+0x358>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8003bcc:	4b7a      	ldr	r3, [pc, #488]	; (8003db8 <vLed_control+0x358>)
 8003bce:	22fd      	movs	r2, #253	; 0xfd
 8003bd0:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8003bd2:	4b79      	ldr	r3, [pc, #484]	; (8003db8 <vLed_control+0x358>)
 8003bd4:	2205      	movs	r2, #5
 8003bd6:	709a      	strb	r2, [r3, #2]
      break;
 8003bd8:	e0d4      	b.n	8003d84 <vLed_control+0x324>
    case LS_01000:
      Motor.LeftSpeed = -3;
 8003bda:	4b77      	ldr	r3, [pc, #476]	; (8003db8 <vLed_control+0x358>)
 8003bdc:	22fd      	movs	r2, #253	; 0xfd
 8003bde:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 3;
 8003be0:	4b75      	ldr	r3, [pc, #468]	; (8003db8 <vLed_control+0x358>)
 8003be2:	2203      	movs	r2, #3
 8003be4:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8003be6:	4b74      	ldr	r3, [pc, #464]	; (8003db8 <vLed_control+0x358>)
 8003be8:	2205      	movs	r2, #5
 8003bea:	709a      	strb	r2, [r3, #2]
      break;
 8003bec:	e0ca      	b.n	8003d84 <vLed_control+0x324>
    case LS_01100:
      Motor.LeftSpeed = -3;
 8003bee:	4b72      	ldr	r3, [pc, #456]	; (8003db8 <vLed_control+0x358>)
 8003bf0:	22fd      	movs	r2, #253	; 0xfd
 8003bf2:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 8003bf4:	4b70      	ldr	r3, [pc, #448]	; (8003db8 <vLed_control+0x358>)
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8003bfa:	4b6f      	ldr	r3, [pc, #444]	; (8003db8 <vLed_control+0x358>)
 8003bfc:	2205      	movs	r2, #5
 8003bfe:	709a      	strb	r2, [r3, #2]
      break;
 8003c00:	e0c0      	b.n	8003d84 <vLed_control+0x324>
    case LS_10000:
      Motor.LeftSpeed = -2;
 8003c02:	4b6d      	ldr	r3, [pc, #436]	; (8003db8 <vLed_control+0x358>)
 8003c04:	22fe      	movs	r2, #254	; 0xfe
 8003c06:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 8003c08:	4b6b      	ldr	r3, [pc, #428]	; (8003db8 <vLed_control+0x358>)
 8003c0a:	22fe      	movs	r2, #254	; 0xfe
 8003c0c:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Left;
 8003c0e:	4b6a      	ldr	r3, [pc, #424]	; (8003db8 <vLed_control+0x358>)
 8003c10:	2200      	movs	r2, #0
 8003c12:	709a      	strb	r2, [r3, #2]
      break;
 8003c14:	e0b6      	b.n	8003d84 <vLed_control+0x324>
    case LS_11000:
      Motor.LeftSpeed = -5;
 8003c16:	4b68      	ldr	r3, [pc, #416]	; (8003db8 <vLed_control+0x358>)
 8003c18:	22fb      	movs	r2, #251	; 0xfb
 8003c1a:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 2;
 8003c1c:	4b66      	ldr	r3, [pc, #408]	; (8003db8 <vLed_control+0x358>)
 8003c1e:	2202      	movs	r2, #2
 8003c20:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8003c22:	4b65      	ldr	r3, [pc, #404]	; (8003db8 <vLed_control+0x358>)
 8003c24:	2205      	movs	r2, #5
 8003c26:	709a      	strb	r2, [r3, #2]
      break;
 8003c28:	e0ac      	b.n	8003d84 <vLed_control+0x324>
//      }
      break;
    }
  } else ///Obsuga jazdy do tyu
  {
    switch (LedStript->Led_StatusPin)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	7b1b      	ldrb	r3, [r3, #12]
 8003c2e:	2b1f      	cmp	r3, #31
 8003c30:	f200 80a1 	bhi.w	8003d76 <vLed_control+0x316>
 8003c34:	a201      	add	r2, pc, #4	; (adr r2, 8003c3c <vLed_control+0x1dc>)
 8003c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c3a:	bf00      	nop
 8003c3c:	08003d83 	.word	0x08003d83
 8003c40:	08003d77 	.word	0x08003d77
 8003c44:	08003d77 	.word	0x08003d77
 8003c48:	08003d77 	.word	0x08003d77
 8003c4c:	08003d77 	.word	0x08003d77
 8003c50:	08003d77 	.word	0x08003d77
 8003c54:	08003d77 	.word	0x08003d77
 8003c58:	08003ce5 	.word	0x08003ce5
 8003c5c:	08003d77 	.word	0x08003d77
 8003c60:	08003d77 	.word	0x08003d77
 8003c64:	08003d77 	.word	0x08003d77
 8003c68:	08003d77 	.word	0x08003d77
 8003c6c:	08003d77 	.word	0x08003d77
 8003c70:	08003d77 	.word	0x08003d77
 8003c74:	08003d77 	.word	0x08003d77
 8003c78:	08003cbd 	.word	0x08003cbd
 8003c7c:	08003d77 	.word	0x08003d77
 8003c80:	08003d77 	.word	0x08003d77
 8003c84:	08003d77 	.word	0x08003d77
 8003c88:	08003d13 	.word	0x08003d13
 8003c8c:	08003d77 	.word	0x08003d77
 8003c90:	08003d77 	.word	0x08003d77
 8003c94:	08003d77 	.word	0x08003d77
 8003c98:	08003cd1 	.word	0x08003cd1
 8003c9c:	08003d77 	.word	0x08003d77
 8003ca0:	08003d3b 	.word	0x08003d3b
 8003ca4:	08003d77 	.word	0x08003d77
 8003ca8:	08003cf9 	.word	0x08003cf9
 8003cac:	08003d63 	.word	0x08003d63
 8003cb0:	08003d27 	.word	0x08003d27
 8003cb4:	08003d4f 	.word	0x08003d4f
 8003cb8:	08003d83 	.word	0x08003d83
    case LS_miss:
      break;
    case LS_all:
      break;
    case LS_00001:
      Motor.LeftSpeed = -2;
 8003cbc:	4b3e      	ldr	r3, [pc, #248]	; (8003db8 <vLed_control+0x358>)
 8003cbe:	22fe      	movs	r2, #254	; 0xfe
 8003cc0:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 8003cc2:	4b3d      	ldr	r3, [pc, #244]	; (8003db8 <vLed_control+0x358>)
 8003cc4:	22fe      	movs	r2, #254	; 0xfe
 8003cc6:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Right;
 8003cc8:	4b3b      	ldr	r3, [pc, #236]	; (8003db8 <vLed_control+0x358>)
 8003cca:	2201      	movs	r2, #1
 8003ccc:	709a      	strb	r2, [r3, #2]
      break;
 8003cce:	e059      	b.n	8003d84 <vLed_control+0x324>
    case LS_00010:
      Motor.LeftSpeed = 3;
 8003cd0:	4b39      	ldr	r3, [pc, #228]	; (8003db8 <vLed_control+0x358>)
 8003cd2:	2203      	movs	r2, #3
 8003cd4:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8003cd6:	4b38      	ldr	r3, [pc, #224]	; (8003db8 <vLed_control+0x358>)
 8003cd8:	22fd      	movs	r2, #253	; 0xfd
 8003cda:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8003cdc:	4b36      	ldr	r3, [pc, #216]	; (8003db8 <vLed_control+0x358>)
 8003cde:	2204      	movs	r2, #4
 8003ce0:	709a      	strb	r2, [r3, #2]

      break;
 8003ce2:	e04f      	b.n	8003d84 <vLed_control+0x324>
    case LS_00011:
      Motor.LeftSpeed = 2;
 8003ce4:	4b34      	ldr	r3, [pc, #208]	; (8003db8 <vLed_control+0x358>)
 8003ce6:	2202      	movs	r2, #2
 8003ce8:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -5;
 8003cea:	4b33      	ldr	r3, [pc, #204]	; (8003db8 <vLed_control+0x358>)
 8003cec:	22fb      	movs	r2, #251	; 0xfb
 8003cee:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8003cf0:	4b31      	ldr	r3, [pc, #196]	; (8003db8 <vLed_control+0x358>)
 8003cf2:	2204      	movs	r2, #4
 8003cf4:	709a      	strb	r2, [r3, #2]
      break;
 8003cf6:	e045      	b.n	8003d84 <vLed_control+0x324>
    case LS_00100:
      LedStript->MissLineError = 0;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	72da      	strb	r2, [r3, #11]
      Motor.LeftSpeed = 0;
 8003cfe:	4b2e      	ldr	r3, [pc, #184]	; (8003db8 <vLed_control+0x358>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 8003d04:	4b2c      	ldr	r3, [pc, #176]	; (8003db8 <vLed_control+0x358>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8003d0a:	4b2b      	ldr	r3, [pc, #172]	; (8003db8 <vLed_control+0x358>)
 8003d0c:	2204      	movs	r2, #4
 8003d0e:	709a      	strb	r2, [r3, #2]
      break;
 8003d10:	e038      	b.n	8003d84 <vLed_control+0x324>
    case LS_00110:
      Motor.LeftSpeed = -3;
 8003d12:	4b29      	ldr	r3, [pc, #164]	; (8003db8 <vLed_control+0x358>)
 8003d14:	22fd      	movs	r2, #253	; 0xfd
 8003d16:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 8003d18:	4b27      	ldr	r3, [pc, #156]	; (8003db8 <vLed_control+0x358>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8003d1e:	4b26      	ldr	r3, [pc, #152]	; (8003db8 <vLed_control+0x358>)
 8003d20:	2204      	movs	r2, #4
 8003d22:	709a      	strb	r2, [r3, #2]
      break;
 8003d24:	e02e      	b.n	8003d84 <vLed_control+0x324>
    case LS_01000:
      Motor.LeftSpeed = 3;
 8003d26:	4b24      	ldr	r3, [pc, #144]	; (8003db8 <vLed_control+0x358>)
 8003d28:	2203      	movs	r2, #3
 8003d2a:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8003d2c:	4b22      	ldr	r3, [pc, #136]	; (8003db8 <vLed_control+0x358>)
 8003d2e:	22fd      	movs	r2, #253	; 0xfd
 8003d30:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8003d32:	4b21      	ldr	r3, [pc, #132]	; (8003db8 <vLed_control+0x358>)
 8003d34:	2204      	movs	r2, #4
 8003d36:	709a      	strb	r2, [r3, #2]
      break;
 8003d38:	e024      	b.n	8003d84 <vLed_control+0x324>
    case LS_01100:
      Motor.LeftSpeed = 0;
 8003d3a:	4b1f      	ldr	r3, [pc, #124]	; (8003db8 <vLed_control+0x358>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8003d40:	4b1d      	ldr	r3, [pc, #116]	; (8003db8 <vLed_control+0x358>)
 8003d42:	22fd      	movs	r2, #253	; 0xfd
 8003d44:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8003d46:	4b1c      	ldr	r3, [pc, #112]	; (8003db8 <vLed_control+0x358>)
 8003d48:	2204      	movs	r2, #4
 8003d4a:	709a      	strb	r2, [r3, #2]
      break;
 8003d4c:	e01a      	b.n	8003d84 <vLed_control+0x324>
    case LS_10000:
      Motor.LeftSpeed = -2;
 8003d4e:	4b1a      	ldr	r3, [pc, #104]	; (8003db8 <vLed_control+0x358>)
 8003d50:	22fe      	movs	r2, #254	; 0xfe
 8003d52:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 8003d54:	4b18      	ldr	r3, [pc, #96]	; (8003db8 <vLed_control+0x358>)
 8003d56:	22fe      	movs	r2, #254	; 0xfe
 8003d58:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Left;
 8003d5a:	4b17      	ldr	r3, [pc, #92]	; (8003db8 <vLed_control+0x358>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	709a      	strb	r2, [r3, #2]
      break;
 8003d60:	e010      	b.n	8003d84 <vLed_control+0x324>
    case LS_11000:
      Motor.LeftSpeed = -5;
 8003d62:	4b15      	ldr	r3, [pc, #84]	; (8003db8 <vLed_control+0x358>)
 8003d64:	22fb      	movs	r2, #251	; 0xfb
 8003d66:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 2;
 8003d68:	4b13      	ldr	r3, [pc, #76]	; (8003db8 <vLed_control+0x358>)
 8003d6a:	2202      	movs	r2, #2
 8003d6c:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8003d6e:	4b12      	ldr	r3, [pc, #72]	; (8003db8 <vLed_control+0x358>)
 8003d70:	2204      	movs	r2, #4
 8003d72:	709a      	strb	r2, [r3, #2]
      break;
 8003d74:	e006      	b.n	8003d84 <vLed_control+0x324>
    default:
      if (LedStript->Led_StatusPin == 0x10 || LedStript->Led_StatusPin == 0x18)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	7b1b      	ldrb	r3, [r3, #12]
 8003d7a:	2b10      	cmp	r3, #16
//          HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
//          HAL_Delay(5);
//        }
//        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
      }
      break;
 8003d7c:	e002      	b.n	8003d84 <vLed_control+0x324>
      break;
 8003d7e:	bf00      	nop
 8003d80:	e000      	b.n	8003d84 <vLed_control+0x324>
      break;
 8003d82:	bf00      	nop
    }
  }
  return Motor;
 8003d84:	4a0c      	ldr	r2, [pc, #48]	; (8003db8 <vLed_control+0x358>)
 8003d86:	f107 0308 	add.w	r3, r7, #8
 8003d8a:	6812      	ldr	r2, [r2, #0]
 8003d8c:	4611      	mov	r1, r2
 8003d8e:	8019      	strh	r1, [r3, #0]
 8003d90:	3302      	adds	r3, #2
 8003d92:	0c12      	lsrs	r2, r2, #16
 8003d94:	701a      	strb	r2, [r3, #0]
 8003d96:	2300      	movs	r3, #0
 8003d98:	7a3a      	ldrb	r2, [r7, #8]
 8003d9a:	f362 0307 	bfi	r3, r2, #0, #8
 8003d9e:	7a7a      	ldrb	r2, [r7, #9]
 8003da0:	f362 230f 	bfi	r3, r2, #8, #8
 8003da4:	7aba      	ldrb	r2, [r7, #10]
 8003da6:	f362 4317 	bfi	r3, r2, #16, #8
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3714      	adds	r7, #20
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	2000008c 	.word	0x2000008c

08003dbc <uGetCounterTim>:
 *  Created on: 29.03.2019
 *      Author: kkarp
 */
#include "Motor_Control.h"

uint16_t uGetCounterTim(TIM_TypeDef* tim) {
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
	return tim->CNT;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc8:	b29b      	uxth	r3, r3
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	370c      	adds	r7, #12
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr

08003dd6 <vClearCounter>:

HAL_StatusTypeDef vClearCounter(TIM_TypeDef* tim) {
 8003dd6:	b480      	push	{r7}
 8003dd8:	b085      	sub	sp, #20
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef Status = HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	73fb      	strb	r3, [r7, #15]
	if (NULL != tim) {
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d004      	beq.n	8003df2 <vClearCounter+0x1c>
		tim->CNT = 0;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2200      	movs	r2, #0
 8003dec:	625a      	str	r2, [r3, #36]	; 0x24
		Status = HAL_OK;
 8003dee:	2300      	movs	r3, #0
 8003df0:	73fb      	strb	r3, [r7, #15]
	}
	return Status;
 8003df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3714      	adds	r7, #20
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <vMotor_init>:

void vMotor_init(Motor_InitTypeDef* Motor_InitStruct1,
		Motor_InitTypeDef* Motor_InitStruct2) {
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
	Motor_InitStruct1->Motor_GPIO_int1 = MotorLeft_GPIO_pin1;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a27      	ldr	r2, [pc, #156]	; (8003eac <vMotor_init+0xac>)
 8003e0e:	611a      	str	r2, [r3, #16]
	Motor_InitStruct1->Motor_GPIO_int2 = MotorLeft_GPIO_pin2;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a26      	ldr	r2, [pc, #152]	; (8003eac <vMotor_init+0xac>)
 8003e14:	619a      	str	r2, [r3, #24]
	Motor_InitStruct1->Motor_Pin_int1 = MotorLeft_Pin1;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e1c:	829a      	strh	r2, [r3, #20]
	Motor_InitStruct1->Motor_Pin_int2 = MotorLeft_Pin2;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e24:	839a      	strh	r2, [r3, #28]
	Motor_InitStruct1->number_turns = 0;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	625a      	str	r2, [r3, #36]	; 0x24
	Motor_InitStruct1->speed = 0;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	779a      	strb	r2, [r3, #30]
	Motor_InitStruct1->Tim_Encoder = MotorLeft_Encoder;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003e38:	601a      	str	r2, [r3, #0]
	Motor_InitStruct1->Tim_PWM = MotorLeft_PWM;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a1c      	ldr	r2, [pc, #112]	; (8003eb0 <vMotor_init+0xb0>)
 8003e3e:	605a      	str	r2, [r3, #4]
	Motor_InitStruct1->Code = 0xFFAAFFAA;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f06f 1255 	mvn.w	r2, #5570645	; 0x550055
 8003e46:	60da      	str	r2, [r3, #12]
	Motor_InitStruct1->CCRx= &MotorLeft_PWM->CCR1;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4a1a      	ldr	r2, [pc, #104]	; (8003eb4 <vMotor_init+0xb4>)
 8003e4c:	609a      	str	r2, [r3, #8]
	Motor_InitStruct1->clear_PID = 0;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

	Motor_InitStruct2->Motor_GPIO_int1 = MotorRight_GPIO_pin1;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	4a17      	ldr	r2, [pc, #92]	; (8003eb8 <vMotor_init+0xb8>)
 8003e5a:	611a      	str	r2, [r3, #16]
	Motor_InitStruct2->Motor_GPIO_int2 = MotorRight_GPIO_pin2;
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	4a16      	ldr	r2, [pc, #88]	; (8003eb8 <vMotor_init+0xb8>)
 8003e60:	619a      	str	r2, [r3, #24]
	Motor_InitStruct2->Motor_Pin_int1 = MotorRight_Pin1;
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e68:	829a      	strh	r2, [r3, #20]
	Motor_InitStruct2->Motor_Pin_int2 = MotorRight_Pin2;
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e70:	839a      	strh	r2, [r3, #28]
	Motor_InitStruct2->number_turns = 0;
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	2200      	movs	r2, #0
 8003e76:	625a      	str	r2, [r3, #36]	; 0x24
	Motor_InitStruct2->speed = 0;
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	779a      	strb	r2, [r3, #30]
	Motor_InitStruct2->Tim_Encoder = MotorRight_Encoder;
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	4a0e      	ldr	r2, [pc, #56]	; (8003ebc <vMotor_init+0xbc>)
 8003e82:	601a      	str	r2, [r3, #0]
	Motor_InitStruct2->Tim_PWM = MotorRight_PWM;
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	4a0a      	ldr	r2, [pc, #40]	; (8003eb0 <vMotor_init+0xb0>)
 8003e88:	605a      	str	r2, [r3, #4]
	Motor_InitStruct2->Code = 0xAABBEEFF;
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	4a0c      	ldr	r2, [pc, #48]	; (8003ec0 <vMotor_init+0xc0>)
 8003e8e:	60da      	str	r2, [r3, #12]
	Motor_InitStruct2->CCRx= &MotorRight_PWM->CCR2;
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	4a0c      	ldr	r2, [pc, #48]	; (8003ec4 <vMotor_init+0xc4>)
 8003e94:	609a      	str	r2, [r3, #8]
	Motor_InitStruct2->clear_PID = 0;
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 8003e9e:	bf00      	nop
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	40020000 	.word	0x40020000
 8003eb0:	40010400 	.word	0x40010400
 8003eb4:	40010434 	.word	0x40010434
 8003eb8:	40020800 	.word	0x40020800
 8003ebc:	40000400 	.word	0x40000400
 8003ec0:	aabbeeff 	.word	0xaabbeeff
 8003ec4:	40010438 	.word	0x40010438

08003ec8 <vMotor_Control>:

void vMotor_Control(Motor_InitTypeDef* motor, uint8_t eBridgeControl) {
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	70fb      	strb	r3, [r7, #3]
	switch (eBridgeControl) {
 8003ed4:	78fb      	ldrb	r3, [r7, #3]
 8003ed6:	2b03      	cmp	r3, #3
 8003ed8:	d862      	bhi.n	8003fa0 <vMotor_Control+0xd8>
 8003eda:	a201      	add	r2, pc, #4	; (adr r2, 8003ee0 <vMotor_Control+0x18>)
 8003edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee0:	08003ef1 	.word	0x08003ef1
 8003ee4:	08003f1f 	.word	0x08003f1f
 8003ee8:	08003f4b 	.word	0x08003f4b
 8003eec:	08003f77 	.word	0x08003f77
	case BreakeHard:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6918      	ldr	r0, [r3, #16]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	8a9b      	ldrh	r3, [r3, #20]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	4619      	mov	r1, r3
 8003efc:	f7fd faa0 	bl	8001440 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6998      	ldr	r0, [r3, #24]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	8b9b      	ldrh	r3, [r3, #28]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	f7fd fa98 	bl	8001440 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		motor->Tim_PWM->CCR1 = motor->Tim_PWM->ARR;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	6852      	ldr	r2, [r2, #4]
 8003f18:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003f1a:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8003f1c:	e041      	b.n	8003fa2 <vMotor_Control+0xda>
	case Back:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6918      	ldr	r0, [r3, #16]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	8a9b      	ldrh	r3, [r3, #20]
 8003f26:	2200      	movs	r2, #0
 8003f28:	4619      	mov	r1, r3
 8003f2a:	f7fd fa89 	bl	8001440 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6998      	ldr	r0, [r3, #24]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	8b9b      	ldrh	r3, [r3, #28]
 8003f36:	2201      	movs	r2, #1
 8003f38:	4619      	mov	r1, r3
 8003f3a:	f7fd fa81 	bl	8001440 <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		motor->Tim_PWM->CCR1 = motor->dutyPWM;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	6a12      	ldr	r2, [r2, #32]
 8003f46:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8003f48:	e02b      	b.n	8003fa2 <vMotor_Control+0xda>
	case Forward:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6918      	ldr	r0, [r3, #16]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	8a9b      	ldrh	r3, [r3, #20]
 8003f52:	2201      	movs	r2, #1
 8003f54:	4619      	mov	r1, r3
 8003f56:	f7fd fa73 	bl	8001440 <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6998      	ldr	r0, [r3, #24]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	8b9b      	ldrh	r3, [r3, #28]
 8003f62:	2200      	movs	r2, #0
 8003f64:	4619      	mov	r1, r3
 8003f66:	f7fd fa6b 	bl	8001440 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
//		motor->Tim_PWM->CCR1 = motor->dutyPWM;
		*motor->CCRx = motor->dutyPWM;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	6a12      	ldr	r2, [r2, #32]
 8003f72:	601a      	str	r2, [r3, #0]
		break;
 8003f74:	e015      	b.n	8003fa2 <vMotor_Control+0xda>
	case BreakeSoft:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6918      	ldr	r0, [r3, #16]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	8a9b      	ldrh	r3, [r3, #20]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	4619      	mov	r1, r3
 8003f82:	f7fd fa5d 	bl	8001440 <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6998      	ldr	r0, [r3, #24]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	8b9b      	ldrh	r3, [r3, #28]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	4619      	mov	r1, r3
 8003f92:	f7fd fa55 	bl	8001440 <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		motor->Tim_PWM->CCR1 = 0;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8003f9e:	e000      	b.n	8003fa2 <vMotor_Control+0xda>
	default:
		break;
 8003fa0:	bf00      	nop
	}
}
 8003fa2:	bf00      	nop
 8003fa4:	3708      	adds	r7, #8
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop

08003fac <vMotor_SetPWM>:

void vMotor_SetPWM(Motor_InitTypeDef* motor, uint8_t dutyPWM) {
 8003fac:	b590      	push	{r4, r7, lr}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	70fb      	strb	r3, [r7, #3]
	motor->dutyPWM = (motor->Tim_PWM->ARR * dutyPWM) / 100.0;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fbe:	78fa      	ldrb	r2, [r7, #3]
 8003fc0:	fb02 f303 	mul.w	r3, r2, r3
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f7fc faa5 	bl	8000514 <__aeabi_ui2d>
 8003fca:	f04f 0200 	mov.w	r2, #0
 8003fce:	4b10      	ldr	r3, [pc, #64]	; (8004010 <vMotor_SetPWM+0x64>)
 8003fd0:	f7fc fc40 	bl	8000854 <__aeabi_ddiv>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	460c      	mov	r4, r1
 8003fd8:	4618      	mov	r0, r3
 8003fda:	4621      	mov	r1, r4
 8003fdc:	f7fc fd22 	bl	8000a24 <__aeabi_d2uiz>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	621a      	str	r2, [r3, #32]
#ifndef ONE_TIM_TO_PWM
	motor->Tim_PWM->CCR1 = motor->dutyPWM;
#else
	if (motor->Code == 0xFFAAFFAA) {
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	f06f 1255 	mvn.w	r2, #5570645	; 0x550055
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d105      	bne.n	8003ffe <vMotor_SetPWM+0x52>
		motor->Tim_PWM->CCR1 = motor->dutyPWM;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6a12      	ldr	r2, [r2, #32]
 8003ffa:	635a      	str	r2, [r3, #52]	; 0x34
	} else {
		motor->Tim_PWM->CCR2 = motor->dutyPWM;
	}
#endif
}
 8003ffc:	e004      	b.n	8004008 <vMotor_SetPWM+0x5c>
		motor->Tim_PWM->CCR2 = motor->dutyPWM;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	6a12      	ldr	r2, [r2, #32]
 8004006:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	bd90      	pop	{r4, r7, pc}
 8004010:	40590000 	.word	0x40590000

08004014 <vMotorPID_init>:

void vMotorPID_init(MotorPID_InitTypeDef* PID1, MotorPID_InitTypeDef* PID2) {
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	6039      	str	r1, [r7, #0]
	PID1->e_last = 0;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f04f 0200 	mov.w	r2, #0
 8004024:	611a      	str	r2, [r3, #16]
	PID1->e_sum = 0;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	829a      	strh	r2, [r3, #20]
	PID1->e_sumMax = MaxPIDki;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a16      	ldr	r2, [pc, #88]	; (8004088 <vMotorPID_init+0x74>)
 8004030:	619a      	str	r2, [r3, #24]
	PID1->kp = KpValue1;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4a15      	ldr	r2, [pc, #84]	; (800408c <vMotorPID_init+0x78>)
 8004036:	601a      	str	r2, [r3, #0]
	PID1->ki = KiValue1;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800403e:	605a      	str	r2, [r3, #4]
	PID1->kd = KdValue1;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	4a13      	ldr	r2, [pc, #76]	; (8004090 <vMotorPID_init+0x7c>)
 8004044:	609a      	str	r2, [r3, #8]
	PID1->ValueTask = 90;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a12      	ldr	r2, [pc, #72]	; (8004094 <vMotorPID_init+0x80>)
 800404a:	61da      	str	r2, [r3, #28]

	PID2->e_last = 0;
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	f04f 0200 	mov.w	r2, #0
 8004052:	611a      	str	r2, [r3, #16]
	PID2->e_sum = 0;
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	2200      	movs	r2, #0
 8004058:	829a      	strh	r2, [r3, #20]
	PID2->e_sumMax = MaxPIDki;
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	4a0a      	ldr	r2, [pc, #40]	; (8004088 <vMotorPID_init+0x74>)
 800405e:	619a      	str	r2, [r3, #24]
	PID2->kp = KpValue2;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	4a0a      	ldr	r2, [pc, #40]	; (800408c <vMotorPID_init+0x78>)
 8004064:	601a      	str	r2, [r3, #0]
	PID2->ki = KiValue2;
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800406c:	605a      	str	r2, [r3, #4]
	PID2->kd = KdValue2;
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	4a07      	ldr	r2, [pc, #28]	; (8004090 <vMotorPID_init+0x7c>)
 8004072:	609a      	str	r2, [r3, #8]
	PID2->ValueTask = 90;
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	4a07      	ldr	r2, [pc, #28]	; (8004094 <vMotorPID_init+0x80>)
 8004078:	61da      	str	r2, [r3, #28]
}
 800407a:	bf00      	nop
 800407c:	370c      	adds	r7, #12
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop
 8004088:	461c4000 	.word	0x461c4000
 800408c:	40400000 	.word	0x40400000
 8004090:	bcf5c28f 	.word	0xbcf5c28f
 8004094:	42b40000 	.word	0x42b40000

08004098 <vMotorPID_Control>:

void vMotorPID_Control(MotorPID_InitTypeDef* MotorPID, Motor_InitTypeDef* Motor) {
 8004098:	b580      	push	{r7, lr}
 800409a:	b086      	sub	sp, #24
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]

	if (Motor->clear_PID == 1) {
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d106      	bne.n	80040ba <vMotorPID_Control+0x22>
		Motor->clear_PID = 0;
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	2200      	movs	r2, #0
 80040b0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		MotorPID->e_sum = 0;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	829a      	strh	r2, [r3, #20]
	}

	uint16_t encoderCounter = uGetCounterTim(Motor->Tim_Encoder);
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4618      	mov	r0, r3
 80040c0:	f7ff fe7c 	bl	8003dbc <uGetCounterTim>
 80040c4:	4603      	mov	r3, r0
 80040c6:	82fb      	strh	r3, [r7, #22]
	if (encoderCounter < 500) {
 80040c8:	8afb      	ldrh	r3, [r7, #22]
 80040ca:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80040ce:	d20d      	bcs.n	80040ec <vMotorPID_Control+0x54>
		MotorPID->e = MotorPID->ValueTask - encoderCounter;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	ed93 7a07 	vldr	s14, [r3, #28]
 80040d6:	8afb      	ldrh	r3, [r7, #22]
 80040d8:	ee07 3a90 	vmov	s15, r3
 80040dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	edc3 7a03 	vstr	s15, [r3, #12]
 80040ea:	e00e      	b.n	800410a <vMotorPID_Control+0x72>
	} else {
		MotorPID->e = MotorPID->ValueTask - (1000 - encoderCounter);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	ed93 7a07 	vldr	s14, [r3, #28]
 80040f2:	8afb      	ldrh	r3, [r7, #22]
 80040f4:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 80040f8:	ee07 3a90 	vmov	s15, r3
 80040fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004100:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	edc3 7a03 	vstr	s15, [r3, #12]
	}
	MotorPID->e_sum += MotorPID->e;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	8a9b      	ldrh	r3, [r3, #20]
 800410e:	ee07 3a90 	vmov	s15, r3
 8004112:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	edd3 7a03 	vldr	s15, [r3, #12]
 800411c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004120:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004124:	edc7 7a01 	vstr	s15, [r7, #4]
 8004128:	88bb      	ldrh	r3, [r7, #4]
 800412a:	b29a      	uxth	r2, r3
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	829a      	strh	r2, [r3, #20]
	if (MotorPID->e_sum > MotorPID->e_sumMax)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8a9b      	ldrh	r3, [r3, #20]
 8004134:	ee07 3a90 	vmov	s15, r3
 8004138:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004142:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800414a:	dd0a      	ble.n	8004162 <vMotorPID_Control+0xca>
		MotorPID->e_sum = MotorPID->e_sumMax;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004152:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004156:	edc7 7a01 	vstr	s15, [r7, #4]
 800415a:	88bb      	ldrh	r3, [r7, #4]
 800415c:	b29a      	uxth	r2, r3
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	829a      	strh	r2, [r3, #20]

	MotorPID->ExecutionValue = MotorPID->kp * MotorPID->e
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	ed93 7a00 	vldr	s14, [r3]
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	edd3 7a03 	vldr	s15, [r3, #12]
 800416e:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ MotorPID->ki * MotorPID->e_sum
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	edd3 6a01 	vldr	s13, [r3, #4]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	8a9b      	ldrh	r3, [r3, #20]
 800417c:	ee07 3a90 	vmov	s15, r3
 8004180:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004184:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004188:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ MotorPID->kd * (MotorPID->e - MotorPID->e_last);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	edd3 6a02 	vldr	s13, [r3, #8]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	ed93 6a03 	vldr	s12, [r3, #12]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	edd3 7a04 	vldr	s15, [r3, #16]
 800419e:	ee76 7a67 	vsub.f32	s15, s12, s15
 80041a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80041a6:	ee77 7a27 	vadd.f32	s15, s14, s15
	MotorPID->ExecutionValue = MotorPID->kp * MotorPID->e
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	edc3 7a08 	vstr	s15, [r3, #32]

	if (MotorPID->ValueTask == 0) {
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	edd3 7a07 	vldr	s15, [r3, #28]
 80041b6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80041ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041be:	d106      	bne.n	80041ce <vMotorPID_Control+0x136>
		MotorPID->e_sum = 0;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	829a      	strh	r2, [r3, #20]
		MotorPID->ExecutionValue = 0;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f04f 0200 	mov.w	r2, #0
 80041cc:	621a      	str	r2, [r3, #32]
	}
}
 80041ce:	bf00      	nop
 80041d0:	3718      	adds	r7, #24
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
	...

080041d8 <vMotorAction_LedStrip>:

void vMotorAction_LedStrip(Motor_InitTypeDef* LeftMotor,
		Motor_InitTypeDef* RightMotor, uint8_t action) {
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	4613      	mov	r3, r2
 80041e4:	71fb      	strb	r3, [r7, #7]
	switch (action) {
 80041e6:	79fb      	ldrb	r3, [r7, #7]
 80041e8:	2b05      	cmp	r3, #5
 80041ea:	d845      	bhi.n	8004278 <vMotorAction_LedStrip+0xa0>
 80041ec:	a201      	add	r2, pc, #4	; (adr r2, 80041f4 <vMotorAction_LedStrip+0x1c>)
 80041ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041f2:	bf00      	nop
 80041f4:	0800420d 	.word	0x0800420d
 80041f8:	0800421f 	.word	0x0800421f
 80041fc:	08004231 	.word	0x08004231
 8004200:	08004243 	.word	0x08004243
 8004204:	08004255 	.word	0x08004255
 8004208:	08004267 	.word	0x08004267
	case rotationInPlace_Left:
		vMotor_Control(LeftMotor, Back);
 800420c:	2101      	movs	r1, #1
 800420e:	68f8      	ldr	r0, [r7, #12]
 8004210:	f7ff fe5a 	bl	8003ec8 <vMotor_Control>
		vMotor_Control(RightMotor, Forward);
 8004214:	2102      	movs	r1, #2
 8004216:	68b8      	ldr	r0, [r7, #8]
 8004218:	f7ff fe56 	bl	8003ec8 <vMotor_Control>
		break;
 800421c:	e02d      	b.n	800427a <vMotorAction_LedStrip+0xa2>
	case rotationInPlace_Right:
		vMotor_Control(LeftMotor, Forward);
 800421e:	2102      	movs	r1, #2
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f7ff fe51 	bl	8003ec8 <vMotor_Control>
		vMotor_Control(RightMotor, Back);
 8004226:	2101      	movs	r1, #1
 8004228:	68b8      	ldr	r0, [r7, #8]
 800422a:	f7ff fe4d 	bl	8003ec8 <vMotor_Control>
		break;
 800422e:	e024      	b.n	800427a <vMotorAction_LedStrip+0xa2>
	case turn_Left:
		vMotor_Control(LeftMotor, BreakeSoft);
 8004230:	2103      	movs	r1, #3
 8004232:	68f8      	ldr	r0, [r7, #12]
 8004234:	f7ff fe48 	bl	8003ec8 <vMotor_Control>
		vMotor_Control(RightMotor, Forward);
 8004238:	2102      	movs	r1, #2
 800423a:	68b8      	ldr	r0, [r7, #8]
 800423c:	f7ff fe44 	bl	8003ec8 <vMotor_Control>
		break;
 8004240:	e01b      	b.n	800427a <vMotorAction_LedStrip+0xa2>
	case turn_Right:
		vMotor_Control(LeftMotor, Forward);
 8004242:	2102      	movs	r1, #2
 8004244:	68f8      	ldr	r0, [r7, #12]
 8004246:	f7ff fe3f 	bl	8003ec8 <vMotor_Control>
		vMotor_Control(RightMotor, BreakeSoft);
 800424a:	2103      	movs	r1, #3
 800424c:	68b8      	ldr	r0, [r7, #8]
 800424e:	f7ff fe3b 	bl	8003ec8 <vMotor_Control>
		break;
 8004252:	e012      	b.n	800427a <vMotorAction_LedStrip+0xa2>
	case move_Back:
		vMotor_Control(LeftMotor, Back);
 8004254:	2101      	movs	r1, #1
 8004256:	68f8      	ldr	r0, [r7, #12]
 8004258:	f7ff fe36 	bl	8003ec8 <vMotor_Control>
		vMotor_Control(RightMotor, Back);
 800425c:	2101      	movs	r1, #1
 800425e:	68b8      	ldr	r0, [r7, #8]
 8004260:	f7ff fe32 	bl	8003ec8 <vMotor_Control>
		break;
 8004264:	e009      	b.n	800427a <vMotorAction_LedStrip+0xa2>
	case move_Forward:
		vMotor_Control(LeftMotor, Forward);
 8004266:	2102      	movs	r1, #2
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f7ff fe2d 	bl	8003ec8 <vMotor_Control>
		vMotor_Control(RightMotor, Forward);
 800426e:	2102      	movs	r1, #2
 8004270:	68b8      	ldr	r0, [r7, #8]
 8004272:	f7ff fe29 	bl	8003ec8 <vMotor_Control>
		break;
 8004276:	e000      	b.n	800427a <vMotorAction_LedStrip+0xa2>
	default:
		break;
 8004278:	bf00      	nop
	}
}
 800427a:	bf00      	nop
 800427c:	3710      	adds	r7, #16
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop

08004284 <MFRC552_preinit>:
#include "main.h"

extern SPI_HandleTypeDef hspi4; /* extern hspi4 is in spi.h file */
extern SPI_HandleTypeDef hspi5; /* extern hspi5 is in spi.h file */

void MFRC552_preinit(RFID_type_def* rfid1,RFID_type_def* rfid2) {
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
	rfid1->CS_GPIO = RFID1_CS_GPIO_Port;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a15      	ldr	r2, [pc, #84]	; (80042e8 <MFRC552_preinit+0x64>)
 8004292:	601a      	str	r2, [r3, #0]
	rfid1->CS_PIN = RFID1_CS_Pin;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2208      	movs	r2, #8
 8004298:	809a      	strh	r2, [r3, #4]
	rfid1->RESET_GPIO = RFID1_RST_GPIO_Port;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a12      	ldr	r2, [pc, #72]	; (80042e8 <MFRC552_preinit+0x64>)
 800429e:	609a      	str	r2, [r3, #8]
	rfid1->RESET_PIN = RFID1_RST_Pin;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2210      	movs	r2, #16
 80042a4:	819a      	strh	r2, [r3, #12]
	rfid1->SPI_RFID = hspi4;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a10      	ldr	r2, [pc, #64]	; (80042ec <MFRC552_preinit+0x68>)
 80042aa:	3310      	adds	r3, #16
 80042ac:	4611      	mov	r1, r2
 80042ae:	2258      	movs	r2, #88	; 0x58
 80042b0:	4618      	mov	r0, r3
 80042b2:	f002 f9cd 	bl	8006650 <memcpy>

	rfid2->CS_GPIO = RFID2_CS_GPIO_Port;
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	4a0d      	ldr	r2, [pc, #52]	; (80042f0 <MFRC552_preinit+0x6c>)
 80042ba:	601a      	str	r2, [r3, #0]
	rfid2->CS_PIN = RFID2_CS_Pin;
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	2240      	movs	r2, #64	; 0x40
 80042c0:	809a      	strh	r2, [r3, #4]
	rfid2->RESET_GPIO = RFID2_RST_GPIO_Port;
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	4a0a      	ldr	r2, [pc, #40]	; (80042f0 <MFRC552_preinit+0x6c>)
 80042c6:	609a      	str	r2, [r3, #8]
	rfid2->RESET_PIN = RFID2_RST_Pin;
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80042ce:	819a      	strh	r2, [r3, #12]
	rfid2->SPI_RFID = hspi5;
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	4a08      	ldr	r2, [pc, #32]	; (80042f4 <MFRC552_preinit+0x70>)
 80042d4:	3310      	adds	r3, #16
 80042d6:	4611      	mov	r1, r2
 80042d8:	2258      	movs	r2, #88	; 0x58
 80042da:	4618      	mov	r0, r3
 80042dc:	f002 f9b8 	bl	8006650 <memcpy>
}
 80042e0:	bf00      	nop
 80042e2:	3708      	adds	r7, #8
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	40021000 	.word	0x40021000
 80042ec:	200007a0 	.word	0x200007a0
 80042f0:	40021400 	.word	0x40021400
 80042f4:	200006f0 	.word	0x200006f0

080042f8 <MFRC522_CS_RESET>:

void MFRC522_CS_RESET() {
 80042f8:	b580      	push	{r7, lr}
 80042fa:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(RFID1_CS_GPIO_Port, RFID1_CS_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(SPI_use_instance->CS_GPIO, SPI_use_instance->CS_PIN,
 80042fc:	4b05      	ldr	r3, [pc, #20]	; (8004314 <MFRC522_CS_RESET+0x1c>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6818      	ldr	r0, [r3, #0]
 8004302:	4b04      	ldr	r3, [pc, #16]	; (8004314 <MFRC522_CS_RESET+0x1c>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	889b      	ldrh	r3, [r3, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	4619      	mov	r1, r3
 800430c:	f7fd f898 	bl	8001440 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
}
 8004310:	bf00      	nop
 8004312:	bd80      	pop	{r7, pc}
 8004314:	200004ac 	.word	0x200004ac

08004318 <MFRC522_CS_SET>:

void MFRC522_CS_SET() {
 8004318:	b580      	push	{r7, lr}
 800431a:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(RFID1_CS_GPIO_Port, RFID1_CS_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(SPI_use_instance->CS_GPIO, SPI_use_instance->CS_PIN,
 800431c:	4b05      	ldr	r3, [pc, #20]	; (8004334 <MFRC522_CS_SET+0x1c>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6818      	ldr	r0, [r3, #0]
 8004322:	4b04      	ldr	r3, [pc, #16]	; (8004334 <MFRC522_CS_SET+0x1c>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	889b      	ldrh	r3, [r3, #4]
 8004328:	2201      	movs	r2, #1
 800432a:	4619      	mov	r1, r3
 800432c:	f7fd f888 	bl	8001440 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

}
 8004330:	bf00      	nop
 8004332:	bd80      	pop	{r7, pc}
 8004334:	200004ac 	.word	0x200004ac

08004338 <SPI1SendByte>:

uint8_t SPI1SendByte(uint8_t data) {
 8004338:	b580      	push	{r7, lr}
 800433a:	b086      	sub	sp, #24
 800433c:	af02      	add	r7, sp, #8
 800433e:	4603      	mov	r3, r0
 8004340:	71fb      	strb	r3, [r7, #7]
	unsigned char writeCommand[1];
	unsigned char readValue[1];

	writeCommand[0] = data;
 8004342:	79fb      	ldrb	r3, [r7, #7]
 8004344:	733b      	strb	r3, [r7, #12]
//	HAL_SPI_TransmitReceive(&hspi4, (uint8_t*) &writeCommand,
//			(uint8_t*) &readValue, 1, 10);
	HAL_SPI_TransmitReceive(&SPI_use_instance->SPI_RFID,
 8004346:	4b09      	ldr	r3, [pc, #36]	; (800436c <SPI1SendByte+0x34>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f103 0010 	add.w	r0, r3, #16
 800434e:	f107 0208 	add.w	r2, r7, #8
 8004352:	f107 010c 	add.w	r1, r7, #12
 8004356:	230a      	movs	r3, #10
 8004358:	9300      	str	r3, [sp, #0]
 800435a:	2301      	movs	r3, #1
 800435c:	f7fd fe95 	bl	800208a <HAL_SPI_TransmitReceive>
			(uint8_t*) &writeCommand, (uint8_t*) &readValue, 1, 10);
	return readValue[0];
 8004360:	7a3b      	ldrb	r3, [r7, #8]
}
 8004362:	4618      	mov	r0, r3
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	200004ac 	.word	0x200004ac

08004370 <SPI1_WriteReg>:

void SPI1_WriteReg(uint8_t address, uint8_t value) {
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	4603      	mov	r3, r0
 8004378:	460a      	mov	r2, r1
 800437a:	71fb      	strb	r3, [r7, #7]
 800437c:	4613      	mov	r3, r2
 800437e:	71bb      	strb	r3, [r7, #6]
	MFRC522_CS_RESET();
 8004380:	f7ff ffba 	bl	80042f8 <MFRC522_CS_RESET>
	SPI1SendByte(address);
 8004384:	79fb      	ldrb	r3, [r7, #7]
 8004386:	4618      	mov	r0, r3
 8004388:	f7ff ffd6 	bl	8004338 <SPI1SendByte>
	SPI1SendByte(value);
 800438c:	79bb      	ldrb	r3, [r7, #6]
 800438e:	4618      	mov	r0, r3
 8004390:	f7ff ffd2 	bl	8004338 <SPI1SendByte>
	MFRC522_CS_SET();
 8004394:	f7ff ffc0 	bl	8004318 <MFRC522_CS_SET>
}
 8004398:	bf00      	nop
 800439a:	3708      	adds	r7, #8
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <SPI1_ReadReg>:

uint8_t SPI1_ReadReg(uint8_t address) {
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	4603      	mov	r3, r0
 80043a8:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	MFRC522_CS_RESET();
 80043aa:	f7ff ffa5 	bl	80042f8 <MFRC522_CS_RESET>
	SPI1SendByte(address);
 80043ae:	79fb      	ldrb	r3, [r7, #7]
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7ff ffc1 	bl	8004338 <SPI1SendByte>
	val = SPI1SendByte(0x00);
 80043b6:	2000      	movs	r0, #0
 80043b8:	f7ff ffbe 	bl	8004338 <SPI1SendByte>
 80043bc:	4603      	mov	r3, r0
 80043be:	73fb      	strb	r3, [r7, #15]
	MFRC522_CS_SET();
 80043c0:	f7ff ffaa 	bl	8004318 <MFRC522_CS_SET>
	return val;
 80043c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3710      	adds	r7, #16
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <MFRC522_WriteRegister>:

void MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b082      	sub	sp, #8
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	4603      	mov	r3, r0
 80043d6:	460a      	mov	r2, r1
 80043d8:	71fb      	strb	r3, [r7, #7]
 80043da:	4613      	mov	r3, r2
 80043dc:	71bb      	strb	r3, [r7, #6]
	addr = (addr << 1) & 0x7E;						// Address format: 0XXXXXX0
 80043de:	79fb      	ldrb	r3, [r7, #7]
 80043e0:	005b      	lsls	r3, r3, #1
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80043e8:	71fb      	strb	r3, [r7, #7]
	SPI1_WriteReg(addr, val);
 80043ea:	79ba      	ldrb	r2, [r7, #6]
 80043ec:	79fb      	ldrb	r3, [r7, #7]
 80043ee:	4611      	mov	r1, r2
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7ff ffbd 	bl	8004370 <SPI1_WriteReg>
}
 80043f6:	bf00      	nop
 80043f8:	3708      	adds	r7, #8
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}

080043fe <MFRC522_ReadRegister>:

uint8_t MFRC522_ReadRegister(uint8_t addr) {
 80043fe:	b580      	push	{r7, lr}
 8004400:	b084      	sub	sp, #16
 8004402:	af00      	add	r7, sp, #0
 8004404:	4603      	mov	r3, r0
 8004406:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	addr = ((addr << 1) & 0x7E) | 0x80;
 8004408:	79fb      	ldrb	r3, [r7, #7]
 800440a:	005b      	lsls	r3, r3, #1
 800440c:	b25b      	sxtb	r3, r3
 800440e:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8004412:	b25b      	sxtb	r3, r3
 8004414:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004418:	b25b      	sxtb	r3, r3
 800441a:	71fb      	strb	r3, [r7, #7]
	val = SPI1_ReadReg(addr);
 800441c:	79fb      	ldrb	r3, [r7, #7]
 800441e:	4618      	mov	r0, r3
 8004420:	f7ff ffbe 	bl	80043a0 <SPI1_ReadReg>
 8004424:	4603      	mov	r3, r0
 8004426:	73fb      	strb	r3, [r7, #15]
	return val;
 8004428:	7bfb      	ldrb	r3, [r7, #15]
}
 800442a:	4618      	mov	r0, r3
 800442c:	3710      	adds	r7, #16
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <MFRC522_Check>:

uint8_t MFRC522_Check(uint8_t* id) {
 8004432:	b580      	push	{r7, lr}
 8004434:	b084      	sub	sp, #16
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
	uint8_t status;
	status = MFRC522_Request(PICC_REQIDL, id);	// Find cards, return card type
 800443a:	6879      	ldr	r1, [r7, #4]
 800443c:	2026      	movs	r0, #38	; 0x26
 800443e:	f000 f849 	bl	80044d4 <MFRC522_Request>
 8004442:	4603      	mov	r3, r0
 8004444:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK)
 8004446:	7bfb      	ldrb	r3, [r7, #15]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d104      	bne.n	8004456 <MFRC522_Check+0x24>
		status = MFRC522_Anticoll(id); // Card detected. Anti-collision, return card serial number 4 bytes
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f000 f935 	bl	80046bc <MFRC522_Anticoll>
 8004452:	4603      	mov	r3, r0
 8004454:	73fb      	strb	r3, [r7, #15]
	MFRC522_Halt();								// Command card into hibernation
 8004456:	f000 f9f8 	bl	800484a <MFRC522_Halt>
	return status;
 800445a:	7bfb      	ldrb	r3, [r7, #15]
}
 800445c:	4618      	mov	r0, r3
 800445e:	3710      	adds	r7, #16
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}

08004464 <MFRC522_SetBitMask>:
			return MI_ERR;
	}
	return MI_OK;
}

void MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
 800446a:	4603      	mov	r3, r0
 800446c:	460a      	mov	r2, r1
 800446e:	71fb      	strb	r3, [r7, #7]
 8004470:	4613      	mov	r3, r2
 8004472:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) | mask);
 8004474:	79fb      	ldrb	r3, [r7, #7]
 8004476:	4618      	mov	r0, r3
 8004478:	f7ff ffc1 	bl	80043fe <MFRC522_ReadRegister>
 800447c:	4603      	mov	r3, r0
 800447e:	461a      	mov	r2, r3
 8004480:	79bb      	ldrb	r3, [r7, #6]
 8004482:	4313      	orrs	r3, r2
 8004484:	b2da      	uxtb	r2, r3
 8004486:	79fb      	ldrb	r3, [r7, #7]
 8004488:	4611      	mov	r1, r2
 800448a:	4618      	mov	r0, r3
 800448c:	f7ff ff9f 	bl	80043ce <MFRC522_WriteRegister>
}
 8004490:	bf00      	nop
 8004492:	3708      	adds	r7, #8
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask) {
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
 800449e:	4603      	mov	r3, r0
 80044a0:	460a      	mov	r2, r1
 80044a2:	71fb      	strb	r3, [r7, #7]
 80044a4:	4613      	mov	r3, r2
 80044a6:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) & (~mask));
 80044a8:	79fb      	ldrb	r3, [r7, #7]
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7ff ffa7 	bl	80043fe <MFRC522_ReadRegister>
 80044b0:	4603      	mov	r3, r0
 80044b2:	b25a      	sxtb	r2, r3
 80044b4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80044b8:	43db      	mvns	r3, r3
 80044ba:	b25b      	sxtb	r3, r3
 80044bc:	4013      	ands	r3, r2
 80044be:	b25b      	sxtb	r3, r3
 80044c0:	b2da      	uxtb	r2, r3
 80044c2:	79fb      	ldrb	r3, [r7, #7]
 80044c4:	4611      	mov	r1, r2
 80044c6:	4618      	mov	r0, r3
 80044c8:	f7ff ff81 	bl	80043ce <MFRC522_WriteRegister>
}
 80044cc:	bf00      	nop
 80044ce:	3708      	adds	r7, #8
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}

080044d4 <MFRC522_Request>:

uint8_t MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af02      	add	r7, sp, #8
 80044da:	4603      	mov	r3, r0
 80044dc:	6039      	str	r1, [r7, #0]
 80044de:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	uint16_t backBits;								// The received data bits

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);// TxLastBists = BitFramingReg[2..0]
 80044e0:	2107      	movs	r1, #7
 80044e2:	200d      	movs	r0, #13
 80044e4:	f7ff ff73 	bl	80043ce <MFRC522_WriteRegister>
	TagType[0] = reqMode;
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	79fa      	ldrb	r2, [r7, #7]
 80044ec:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 80044ee:	f107 030c 	add.w	r3, r7, #12
 80044f2:	9300      	str	r3, [sp, #0]
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	2201      	movs	r2, #1
 80044f8:	6839      	ldr	r1, [r7, #0]
 80044fa:	200c      	movs	r0, #12
 80044fc:	f000 f80f 	bl	800451e <MFRC522_ToCard>
 8004500:	4603      	mov	r3, r0
 8004502:	73fb      	strb	r3, [r7, #15]
	if ((status != MI_OK) || (backBits != 0x10))
 8004504:	7bfb      	ldrb	r3, [r7, #15]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d102      	bne.n	8004510 <MFRC522_Request+0x3c>
 800450a:	89bb      	ldrh	r3, [r7, #12]
 800450c:	2b10      	cmp	r3, #16
 800450e:	d001      	beq.n	8004514 <MFRC522_Request+0x40>
		status = MI_ERR;
 8004510:	2302      	movs	r3, #2
 8004512:	73fb      	strb	r3, [r7, #15]
	return status;
 8004514:	7bfb      	ldrb	r3, [r7, #15]
}
 8004516:	4618      	mov	r0, r3
 8004518:	3710      	adds	r7, #16
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}

0800451e <MFRC522_ToCard>:

uint8_t MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen,
		uint8_t* backData, uint16_t* backLen) {
 800451e:	b590      	push	{r4, r7, lr}
 8004520:	b087      	sub	sp, #28
 8004522:	af00      	add	r7, sp, #0
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607b      	str	r3, [r7, #4]
 8004528:	4603      	mov	r3, r0
 800452a:	73fb      	strb	r3, [r7, #15]
 800452c:	4613      	mov	r3, r2
 800452e:	73bb      	strb	r3, [r7, #14]
	uint8_t status = MI_ERR;
 8004530:	2302      	movs	r3, #2
 8004532:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 8004534:	2300      	movs	r3, #0
 8004536:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 8004538:	2300      	movs	r3, #0
 800453a:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 800453c:	7bfb      	ldrb	r3, [r7, #15]
 800453e:	2b0c      	cmp	r3, #12
 8004540:	d007      	beq.n	8004552 <MFRC522_ToCard+0x34>
 8004542:	2b0e      	cmp	r3, #14
 8004544:	d000      	beq.n	8004548 <MFRC522_ToCard+0x2a>
		irqEn = 0x77;
		waitIRq = 0x30;
		break;
	}
	default:
		break;
 8004546:	e009      	b.n	800455c <MFRC522_ToCard+0x3e>
		irqEn = 0x12;
 8004548:	2312      	movs	r3, #18
 800454a:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x10;
 800454c:	2310      	movs	r3, #16
 800454e:	757b      	strb	r3, [r7, #21]
		break;
 8004550:	e004      	b.n	800455c <MFRC522_ToCard+0x3e>
		irqEn = 0x77;
 8004552:	2377      	movs	r3, #119	; 0x77
 8004554:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x30;
 8004556:	2330      	movs	r3, #48	; 0x30
 8004558:	757b      	strb	r3, [r7, #21]
		break;
 800455a:	bf00      	nop
	}

	MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 800455c:	7dbb      	ldrb	r3, [r7, #22]
 800455e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004562:	b2db      	uxtb	r3, r3
 8004564:	4619      	mov	r1, r3
 8004566:	2002      	movs	r0, #2
 8004568:	f7ff ff31 	bl	80043ce <MFRC522_WriteRegister>
	MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 800456c:	2180      	movs	r1, #128	; 0x80
 800456e:	2004      	movs	r0, #4
 8004570:	f7ff ff92 	bl	8004498 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 8004574:	2180      	movs	r1, #128	; 0x80
 8004576:	200a      	movs	r0, #10
 8004578:	f7ff ff74 	bl	8004464 <MFRC522_SetBitMask>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);
 800457c:	2100      	movs	r1, #0
 800457e:	2001      	movs	r0, #1
 8004580:	f7ff ff25 	bl	80043ce <MFRC522_WriteRegister>

	// Writing data to the FIFO
	for (i = 0; i < sendLen; i++)
 8004584:	2300      	movs	r3, #0
 8004586:	827b      	strh	r3, [r7, #18]
 8004588:	e00a      	b.n	80045a0 <MFRC522_ToCard+0x82>
		MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 800458a:	8a7b      	ldrh	r3, [r7, #18]
 800458c:	68ba      	ldr	r2, [r7, #8]
 800458e:	4413      	add	r3, r2
 8004590:	781b      	ldrb	r3, [r3, #0]
 8004592:	4619      	mov	r1, r3
 8004594:	2009      	movs	r0, #9
 8004596:	f7ff ff1a 	bl	80043ce <MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++)
 800459a:	8a7b      	ldrh	r3, [r7, #18]
 800459c:	3301      	adds	r3, #1
 800459e:	827b      	strh	r3, [r7, #18]
 80045a0:	7bbb      	ldrb	r3, [r7, #14]
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	8a7a      	ldrh	r2, [r7, #18]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d3ef      	bcc.n	800458a <MFRC522_ToCard+0x6c>

	// Execute the command
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 80045aa:	7bfb      	ldrb	r3, [r7, #15]
 80045ac:	4619      	mov	r1, r3
 80045ae:	2001      	movs	r0, #1
 80045b0:	f7ff ff0d 	bl	80043ce <MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE)
 80045b4:	7bfb      	ldrb	r3, [r7, #15]
 80045b6:	2b0c      	cmp	r3, #12
 80045b8:	d103      	bne.n	80045c2 <MFRC522_ToCard+0xa4>
		MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);// StartSend=1,transmission of data starts
 80045ba:	2180      	movs	r1, #128	; 0x80
 80045bc:	200d      	movs	r0, #13
 80045be:	f7ff ff51 	bl	8004464 <MFRC522_SetBitMask>

	// Waiting to receive data to complete
	i = 2000; // i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 80045c2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80045c6:	827b      	strh	r3, [r7, #18]
	do {
		// CommIrqReg[7..0]
		// Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 80045c8:	2004      	movs	r0, #4
 80045ca:	f7ff ff18 	bl	80043fe <MFRC522_ReadRegister>
 80045ce:	4603      	mov	r3, r0
 80045d0:	753b      	strb	r3, [r7, #20]
		i--;
 80045d2:	8a7b      	ldrh	r3, [r7, #18]
 80045d4:	3b01      	subs	r3, #1
 80045d6:	827b      	strh	r3, [r7, #18]
	} while ((i != 0) && !(n & 0x01) && !(n & waitIRq));
 80045d8:	8a7b      	ldrh	r3, [r7, #18]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00a      	beq.n	80045f4 <MFRC522_ToCard+0xd6>
 80045de:	7d3b      	ldrb	r3, [r7, #20]
 80045e0:	f003 0301 	and.w	r3, r3, #1
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d105      	bne.n	80045f4 <MFRC522_ToCard+0xd6>
 80045e8:	7d3a      	ldrb	r2, [r7, #20]
 80045ea:	7d7b      	ldrb	r3, [r7, #21]
 80045ec:	4013      	ands	r3, r2
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d0e9      	beq.n	80045c8 <MFRC522_ToCard+0xaa>

	MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		// StartSend=0
 80045f4:	2180      	movs	r1, #128	; 0x80
 80045f6:	200d      	movs	r0, #13
 80045f8:	f7ff ff4e 	bl	8004498 <MFRC522_ClearBitMask>

	if (i != 0) {
 80045fc:	8a7b      	ldrh	r3, [r7, #18]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d057      	beq.n	80046b2 <MFRC522_ToCard+0x194>
		if (!(MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 8004602:	2006      	movs	r0, #6
 8004604:	f7ff fefb 	bl	80043fe <MFRC522_ReadRegister>
 8004608:	4603      	mov	r3, r0
 800460a:	f003 031b 	and.w	r3, r3, #27
 800460e:	2b00      	cmp	r3, #0
 8004610:	d14d      	bne.n	80046ae <MFRC522_ToCard+0x190>
			status = MI_OK;
 8004612:	2300      	movs	r3, #0
 8004614:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01)
 8004616:	7d3a      	ldrb	r2, [r7, #20]
 8004618:	7dbb      	ldrb	r3, [r7, #22]
 800461a:	4013      	ands	r3, r2
 800461c:	b2db      	uxtb	r3, r3
 800461e:	f003 0301 	and.w	r3, r3, #1
 8004622:	2b00      	cmp	r3, #0
 8004624:	d001      	beq.n	800462a <MFRC522_ToCard+0x10c>
				status = MI_NOTAGERR;
 8004626:	2301      	movs	r3, #1
 8004628:	75fb      	strb	r3, [r7, #23]
			if (command == PCD_TRANSCEIVE) {
 800462a:	7bfb      	ldrb	r3, [r7, #15]
 800462c:	2b0c      	cmp	r3, #12
 800462e:	d140      	bne.n	80046b2 <MFRC522_ToCard+0x194>
				n = MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 8004630:	200a      	movs	r0, #10
 8004632:	f7ff fee4 	bl	80043fe <MFRC522_ReadRegister>
 8004636:	4603      	mov	r3, r0
 8004638:	753b      	strb	r3, [r7, #20]
				lastBits = MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 800463a:	200c      	movs	r0, #12
 800463c:	f7ff fedf 	bl	80043fe <MFRC522_ReadRegister>
 8004640:	4603      	mov	r3, r0
 8004642:	f003 0307 	and.w	r3, r3, #7
 8004646:	747b      	strb	r3, [r7, #17]
				if (lastBits)
 8004648:	7c7b      	ldrb	r3, [r7, #17]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00b      	beq.n	8004666 <MFRC522_ToCard+0x148>
					*backLen = (n - 1) * 8 + lastBits;
 800464e:	7d3b      	ldrb	r3, [r7, #20]
 8004650:	3b01      	subs	r3, #1
 8004652:	b29b      	uxth	r3, r3
 8004654:	00db      	lsls	r3, r3, #3
 8004656:	b29a      	uxth	r2, r3
 8004658:	7c7b      	ldrb	r3, [r7, #17]
 800465a:	b29b      	uxth	r3, r3
 800465c:	4413      	add	r3, r2
 800465e:	b29a      	uxth	r2, r3
 8004660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004662:	801a      	strh	r2, [r3, #0]
 8004664:	e005      	b.n	8004672 <MFRC522_ToCard+0x154>
				else
					*backLen = n * 8;
 8004666:	7d3b      	ldrb	r3, [r7, #20]
 8004668:	b29b      	uxth	r3, r3
 800466a:	00db      	lsls	r3, r3, #3
 800466c:	b29a      	uxth	r2, r3
 800466e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004670:	801a      	strh	r2, [r3, #0]
				if (n == 0)
 8004672:	7d3b      	ldrb	r3, [r7, #20]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d101      	bne.n	800467c <MFRC522_ToCard+0x15e>
					n = 1;
 8004678:	2301      	movs	r3, #1
 800467a:	753b      	strb	r3, [r7, #20]
				if (n > MFRC522_MAX_LEN)
 800467c:	7d3b      	ldrb	r3, [r7, #20]
 800467e:	2b10      	cmp	r3, #16
 8004680:	d901      	bls.n	8004686 <MFRC522_ToCard+0x168>
					n = MFRC522_MAX_LEN;
 8004682:	2310      	movs	r3, #16
 8004684:	753b      	strb	r3, [r7, #20]
				for (i = 0; i < n; i++)
 8004686:	2300      	movs	r3, #0
 8004688:	827b      	strh	r3, [r7, #18]
 800468a:	e00a      	b.n	80046a2 <MFRC522_ToCard+0x184>
					backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);// Reading the received data in FIFO
 800468c:	8a7b      	ldrh	r3, [r7, #18]
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	18d4      	adds	r4, r2, r3
 8004692:	2009      	movs	r0, #9
 8004694:	f7ff feb3 	bl	80043fe <MFRC522_ReadRegister>
 8004698:	4603      	mov	r3, r0
 800469a:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++)
 800469c:	8a7b      	ldrh	r3, [r7, #18]
 800469e:	3301      	adds	r3, #1
 80046a0:	827b      	strh	r3, [r7, #18]
 80046a2:	7d3b      	ldrb	r3, [r7, #20]
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	8a7a      	ldrh	r2, [r7, #18]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d3ef      	bcc.n	800468c <MFRC522_ToCard+0x16e>
 80046ac:	e001      	b.n	80046b2 <MFRC522_ToCard+0x194>
			}
		} else
			status = MI_ERR;
 80046ae:	2302      	movs	r3, #2
 80046b0:	75fb      	strb	r3, [r7, #23]
	}
	return status;
 80046b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	371c      	adds	r7, #28
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd90      	pop	{r4, r7, pc}

080046bc <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(uint8_t* serNum) {
 80046bc:	b580      	push	{r7, lr}
 80046be:	b086      	sub	sp, #24
 80046c0:	af02      	add	r7, sp, #8
 80046c2:	6078      	str	r0, [r7, #4]
	uint8_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 80046c4:	2300      	movs	r3, #0
 80046c6:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);// TxLastBists=BitFramingReg[2..0]
 80046c8:	2100      	movs	r1, #0
 80046ca:	200d      	movs	r0, #13
 80046cc:	f7ff fe7f 	bl	80043ce <MFRC522_WriteRegister>
	serNum[0] = PICC_ANTICOLL;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2293      	movs	r2, #147	; 0x93
 80046d4:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	3301      	adds	r3, #1
 80046da:	2220      	movs	r2, #32
 80046dc:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 80046de:	f107 030a 	add.w	r3, r7, #10
 80046e2:	9300      	str	r3, [sp, #0]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2202      	movs	r2, #2
 80046e8:	6879      	ldr	r1, [r7, #4]
 80046ea:	200c      	movs	r0, #12
 80046ec:	f7ff ff17 	bl	800451e <MFRC522_ToCard>
 80046f0:	4603      	mov	r3, r0
 80046f2:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK) {
 80046f4:	7bfb      	ldrb	r3, [r7, #15]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d118      	bne.n	800472c <MFRC522_Anticoll+0x70>
		// Check card serial number
		for (i = 0; i < 4; i++)
 80046fa:	2300      	movs	r3, #0
 80046fc:	73bb      	strb	r3, [r7, #14]
 80046fe:	e009      	b.n	8004714 <MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 8004700:	7bbb      	ldrb	r3, [r7, #14]
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	4413      	add	r3, r2
 8004706:	781a      	ldrb	r2, [r3, #0]
 8004708:	7b7b      	ldrb	r3, [r7, #13]
 800470a:	4053      	eors	r3, r2
 800470c:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++)
 800470e:	7bbb      	ldrb	r3, [r7, #14]
 8004710:	3301      	adds	r3, #1
 8004712:	73bb      	strb	r3, [r7, #14]
 8004714:	7bbb      	ldrb	r3, [r7, #14]
 8004716:	2b03      	cmp	r3, #3
 8004718:	d9f2      	bls.n	8004700 <MFRC522_Anticoll+0x44>
		if (serNumCheck != serNum[i])
 800471a:	7bbb      	ldrb	r3, [r7, #14]
 800471c:	687a      	ldr	r2, [r7, #4]
 800471e:	4413      	add	r3, r2
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	7b7a      	ldrb	r2, [r7, #13]
 8004724:	429a      	cmp	r2, r3
 8004726:	d001      	beq.n	800472c <MFRC522_Anticoll+0x70>
			status = MI_ERR;
 8004728:	2302      	movs	r3, #2
 800472a:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 800472c:	7bfb      	ldrb	r3, [r7, #15]
}
 800472e:	4618      	mov	r0, r3
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}

08004736 <MFRC522_CalculateCRC>:

void MFRC522_CalculateCRC(uint8_t* pIndata, uint8_t len, uint8_t* pOutData) {
 8004736:	b590      	push	{r4, r7, lr}
 8004738:	b087      	sub	sp, #28
 800473a:	af00      	add	r7, sp, #0
 800473c:	60f8      	str	r0, [r7, #12]
 800473e:	460b      	mov	r3, r1
 8004740:	607a      	str	r2, [r7, #4]
 8004742:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);			// CRCIrq = 0
 8004744:	2104      	movs	r1, #4
 8004746:	2005      	movs	r0, #5
 8004748:	f7ff fea6 	bl	8004498 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);// Clear the FIFO pointer
 800474c:	2180      	movs	r1, #128	; 0x80
 800474e:	200a      	movs	r0, #10
 8004750:	f7ff fe88 	bl	8004464 <MFRC522_SetBitMask>
	// Write_MFRC522(CommandReg, PCD_IDLE);

	// Writing data to the FIFO
	for (i = 0; i < len; i++)
 8004754:	2300      	movs	r3, #0
 8004756:	75fb      	strb	r3, [r7, #23]
 8004758:	e00a      	b.n	8004770 <MFRC522_CalculateCRC+0x3a>
		MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata + i));
 800475a:	7dfb      	ldrb	r3, [r7, #23]
 800475c:	68fa      	ldr	r2, [r7, #12]
 800475e:	4413      	add	r3, r2
 8004760:	781b      	ldrb	r3, [r3, #0]
 8004762:	4619      	mov	r1, r3
 8004764:	2009      	movs	r0, #9
 8004766:	f7ff fe32 	bl	80043ce <MFRC522_WriteRegister>
	for (i = 0; i < len; i++)
 800476a:	7dfb      	ldrb	r3, [r7, #23]
 800476c:	3301      	adds	r3, #1
 800476e:	75fb      	strb	r3, [r7, #23]
 8004770:	7dfa      	ldrb	r2, [r7, #23]
 8004772:	7afb      	ldrb	r3, [r7, #11]
 8004774:	429a      	cmp	r2, r3
 8004776:	d3f0      	bcc.n	800475a <MFRC522_CalculateCRC+0x24>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 8004778:	2103      	movs	r1, #3
 800477a:	2001      	movs	r0, #1
 800477c:	f7ff fe27 	bl	80043ce <MFRC522_WriteRegister>

	// Wait CRC calculation is complete
	i = 0xFF;
 8004780:	23ff      	movs	r3, #255	; 0xff
 8004782:	75fb      	strb	r3, [r7, #23]
	do {
		n = MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 8004784:	2005      	movs	r0, #5
 8004786:	f7ff fe3a 	bl	80043fe <MFRC522_ReadRegister>
 800478a:	4603      	mov	r3, r0
 800478c:	75bb      	strb	r3, [r7, #22]
		i--;
 800478e:	7dfb      	ldrb	r3, [r7, #23]
 8004790:	3b01      	subs	r3, #1
 8004792:	75fb      	strb	r3, [r7, #23]
	} while ((i != 0) && !(n & 0x04));							// CRCIrq = 1
 8004794:	7dfb      	ldrb	r3, [r7, #23]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d004      	beq.n	80047a4 <MFRC522_CalculateCRC+0x6e>
 800479a:	7dbb      	ldrb	r3, [r7, #22]
 800479c:	f003 0304 	and.w	r3, r3, #4
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d0ef      	beq.n	8004784 <MFRC522_CalculateCRC+0x4e>

	// Read CRC calculation result
	pOutData[0] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 80047a4:	2022      	movs	r0, #34	; 0x22
 80047a6:	f7ff fe2a 	bl	80043fe <MFRC522_ReadRegister>
 80047aa:	4603      	mov	r3, r0
 80047ac:	461a      	mov	r2, r3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	701a      	strb	r2, [r3, #0]
	pOutData[1] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	1c5c      	adds	r4, r3, #1
 80047b6:	2021      	movs	r0, #33	; 0x21
 80047b8:	f7ff fe21 	bl	80043fe <MFRC522_ReadRegister>
 80047bc:	4603      	mov	r3, r0
 80047be:	7023      	strb	r3, [r4, #0]
}
 80047c0:	bf00      	nop
 80047c2:	371c      	adds	r7, #28
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd90      	pop	{r4, r7, pc}

080047c8 <MFRC522_Init>:
			status = MI_ERR;
	}
	return status;
}

void MFRC522_Init(void) {
 80047c8:	b580      	push	{r7, lr}
 80047ca:	af00      	add	r7, sp, #0
	MFRC522_Reset();
 80047cc:	f000 f820 	bl	8004810 <MFRC522_Reset>
	MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 80047d0:	218d      	movs	r1, #141	; 0x8d
 80047d2:	202a      	movs	r0, #42	; 0x2a
 80047d4:	f7ff fdfb 	bl	80043ce <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 80047d8:	213e      	movs	r1, #62	; 0x3e
 80047da:	202b      	movs	r0, #43	; 0x2b
 80047dc:	f7ff fdf7 	bl	80043ce <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 30);
 80047e0:	211e      	movs	r1, #30
 80047e2:	202d      	movs	r0, #45	; 0x2d
 80047e4:	f7ff fdf3 	bl	80043ce <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0);
 80047e8:	2100      	movs	r1, #0
 80047ea:	202c      	movs	r0, #44	; 0x2c
 80047ec:	f7ff fdef 	bl	80043ce <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);
 80047f0:	2170      	movs	r1, #112	; 0x70
 80047f2:	2026      	movs	r0, #38	; 0x26
 80047f4:	f7ff fdeb 	bl	80043ce <MFRC522_WriteRegister>
	// 48dB gain
	MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 80047f8:	2140      	movs	r1, #64	; 0x40
 80047fa:	2015      	movs	r0, #21
 80047fc:	f7ff fde7 	bl	80043ce <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_MODE, 0x3D);
 8004800:	213d      	movs	r1, #61	; 0x3d
 8004802:	2011      	movs	r0, #17
 8004804:	f7ff fde3 	bl	80043ce <MFRC522_WriteRegister>
	MFRC522_AntennaOn();									// Open the antenna
 8004808:	f000 f80a 	bl	8004820 <MFRC522_AntennaOn>
}
 800480c:	bf00      	nop
 800480e:	bd80      	pop	{r7, pc}

08004810 <MFRC522_Reset>:

void MFRC522_Reset(void) {
 8004810:	b580      	push	{r7, lr}
 8004812:	af00      	add	r7, sp, #0
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 8004814:	210f      	movs	r1, #15
 8004816:	2001      	movs	r0, #1
 8004818:	f7ff fdd9 	bl	80043ce <MFRC522_WriteRegister>
}
 800481c:	bf00      	nop
 800481e:	bd80      	pop	{r7, pc}

08004820 <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(void) {
 8004820:	b580      	push	{r7, lr}
 8004822:	b082      	sub	sp, #8
 8004824:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 8004826:	2014      	movs	r0, #20
 8004828:	f7ff fde9 	bl	80043fe <MFRC522_ReadRegister>
 800482c:	4603      	mov	r3, r0
 800482e:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03))
 8004830:	79fb      	ldrb	r3, [r7, #7]
 8004832:	f003 0303 	and.w	r3, r3, #3
 8004836:	2b00      	cmp	r3, #0
 8004838:	d103      	bne.n	8004842 <MFRC522_AntennaOn+0x22>
		MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 800483a:	2103      	movs	r1, #3
 800483c:	2014      	movs	r0, #20
 800483e:	f7ff fe11 	bl	8004464 <MFRC522_SetBitMask>
}
 8004842:	bf00      	nop
 8004844:	3708      	adds	r7, #8
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <MFRC522_Halt>:

void MFRC522_AntennaOff(void) {
	MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void MFRC522_Halt(void) {
 800484a:	b580      	push	{r7, lr}
 800484c:	b084      	sub	sp, #16
 800484e:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4];

	buff[0] = PICC_HALT;
 8004850:	2350      	movs	r3, #80	; 0x50
 8004852:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 8004854:	2300      	movs	r3, #0
 8004856:	707b      	strb	r3, [r7, #1]
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
 8004858:	463b      	mov	r3, r7
 800485a:	1c9a      	adds	r2, r3, #2
 800485c:	463b      	mov	r3, r7
 800485e:	2102      	movs	r1, #2
 8004860:	4618      	mov	r0, r3
 8004862:	f7ff ff68 	bl	8004736 <MFRC522_CalculateCRC>
	MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 8004866:	463a      	mov	r2, r7
 8004868:	4639      	mov	r1, r7
 800486a:	1dbb      	adds	r3, r7, #6
 800486c:	9300      	str	r3, [sp, #0]
 800486e:	4613      	mov	r3, r2
 8004870:	2204      	movs	r2, #4
 8004872:	200c      	movs	r0, #12
 8004874:	f7ff fe53 	bl	800451e <MFRC522_ToCard>
}
 8004878:	bf00      	nop
 800487a:	3708      	adds	r7, #8
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <ssd1306_write_byte>:
 *                           0: Writes to the command register
 *                           1: Writes to the display data ram
 * @retval None
 **/
static void ssd1306_write_byte(uint8_t chData, uint8_t chCmd)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
 8004886:	4603      	mov	r3, r0
 8004888:	460a      	mov	r2, r1
 800488a:	71fb      	strb	r3, [r7, #7]
 800488c:	4613      	mov	r3, r2
 800488e:	71bb      	strb	r3, [r7, #6]
#ifdef INTERFACE_4WIRE_SPI

	SSD1306_CS_CLR();
 8004890:	f000 fb08 	bl	8004ea4 <SSD1306_CS_CLR>

	if (chCmd)
 8004894:	79bb      	ldrb	r3, [r7, #6]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d002      	beq.n	80048a0 <ssd1306_write_byte+0x20>
	{
		SSD1306_DC_SET();
 800489a:	f000 fb1b 	bl	8004ed4 <SSD1306_DC_SET>
 800489e:	e001      	b.n	80048a4 <ssd1306_write_byte+0x24>
	} else
	{
		SSD1306_DC_CLR();
 80048a0:	f000 fb24 	bl	8004eec <SSD1306_DC_CLR>
	}
	SSD1306_WRITE_BYTE(chData);
 80048a4:	79fb      	ldrb	r3, [r7, #7]
 80048a6:	4618      	mov	r0, r3
 80048a8:	f000 fb2c 	bl	8004f04 <SSD1306_WRITE_BYTE>

	SSD1306_DC_SET();
 80048ac:	f000 fb12 	bl	8004ed4 <SSD1306_DC_SET>
	SSD1306_CS_SET();
 80048b0:	f000 faec 	bl	8004e8c <SSD1306_CS_SET>
	iic_wait_for_ack();

	iic_stop();

#endif
}
 80048b4:	bf00      	nop
 80048b6:	3708      	adds	r7, #8
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}

080048bc <ssd1306_refresh_gram>:
 *
 * @retval  None
 **/

void ssd1306_refresh_gram(void)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b082      	sub	sp, #8
 80048c0:	af00      	add	r7, sp, #0
	uint8_t i, j;

	for (i = 0; i < 8; i++)
 80048c2:	2300      	movs	r3, #0
 80048c4:	71fb      	strb	r3, [r7, #7]
 80048c6:	e026      	b.n	8004916 <ssd1306_refresh_gram+0x5a>
	{
		ssd1306_write_byte(0xB0 + i, SSD1306_CMD);
 80048c8:	79fb      	ldrb	r3, [r7, #7]
 80048ca:	3b50      	subs	r3, #80	; 0x50
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	2100      	movs	r1, #0
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7ff ffd5 	bl	8004880 <ssd1306_write_byte>
		__SET_COL_START_ADDR()
 80048d6:	2100      	movs	r1, #0
 80048d8:	2002      	movs	r0, #2
 80048da:	f7ff ffd1 	bl	8004880 <ssd1306_write_byte>
 80048de:	2100      	movs	r1, #0
 80048e0:	2010      	movs	r0, #16
 80048e2:	f7ff ffcd 	bl	8004880 <ssd1306_write_byte>
		;
		for (j = 0; j < 128; j++)
 80048e6:	2300      	movs	r3, #0
 80048e8:	71bb      	strb	r3, [r7, #6]
 80048ea:	e00d      	b.n	8004908 <ssd1306_refresh_gram+0x4c>
		{
			ssd1306_write_byte(s_chDispalyBuffer[j][i], SSD1306_DAT);
 80048ec:	79ba      	ldrb	r2, [r7, #6]
 80048ee:	79fb      	ldrb	r3, [r7, #7]
 80048f0:	490c      	ldr	r1, [pc, #48]	; (8004924 <ssd1306_refresh_gram+0x68>)
 80048f2:	00d2      	lsls	r2, r2, #3
 80048f4:	440a      	add	r2, r1
 80048f6:	4413      	add	r3, r2
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	2101      	movs	r1, #1
 80048fc:	4618      	mov	r0, r3
 80048fe:	f7ff ffbf 	bl	8004880 <ssd1306_write_byte>
		for (j = 0; j < 128; j++)
 8004902:	79bb      	ldrb	r3, [r7, #6]
 8004904:	3301      	adds	r3, #1
 8004906:	71bb      	strb	r3, [r7, #6]
 8004908:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800490c:	2b00      	cmp	r3, #0
 800490e:	daed      	bge.n	80048ec <ssd1306_refresh_gram+0x30>
	for (i = 0; i < 8; i++)
 8004910:	79fb      	ldrb	r3, [r7, #7]
 8004912:	3301      	adds	r3, #1
 8004914:	71fb      	strb	r3, [r7, #7]
 8004916:	79fb      	ldrb	r3, [r7, #7]
 8004918:	2b07      	cmp	r3, #7
 800491a:	d9d5      	bls.n	80048c8 <ssd1306_refresh_gram+0xc>
		}
	}
}
 800491c:	bf00      	nop
 800491e:	3708      	adds	r7, #8
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}
 8004924:	20000090 	.word	0x20000090

08004928 <ssd1306_clear_screen>:
 *
 * @retval  None
 **/

void ssd1306_clear_screen(uint8_t chFill)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	4603      	mov	r3, r0
 8004930:	71fb      	strb	r3, [r7, #7]
	uint8_t i, j;

	for (i = 0; i < 8; i++)
 8004932:	2300      	movs	r3, #0
 8004934:	73fb      	strb	r3, [r7, #15]
 8004936:	e023      	b.n	8004980 <ssd1306_clear_screen+0x58>
	{
		ssd1306_write_byte(0xB0 + i, SSD1306_CMD);
 8004938:	7bfb      	ldrb	r3, [r7, #15]
 800493a:	3b50      	subs	r3, #80	; 0x50
 800493c:	b2db      	uxtb	r3, r3
 800493e:	2100      	movs	r1, #0
 8004940:	4618      	mov	r0, r3
 8004942:	f7ff ff9d 	bl	8004880 <ssd1306_write_byte>
		__SET_COL_START_ADDR()
 8004946:	2100      	movs	r1, #0
 8004948:	2002      	movs	r0, #2
 800494a:	f7ff ff99 	bl	8004880 <ssd1306_write_byte>
 800494e:	2100      	movs	r1, #0
 8004950:	2010      	movs	r0, #16
 8004952:	f7ff ff95 	bl	8004880 <ssd1306_write_byte>
		;
		for (j = 0; j < 128; j++)
 8004956:	2300      	movs	r3, #0
 8004958:	73bb      	strb	r3, [r7, #14]
 800495a:	e00a      	b.n	8004972 <ssd1306_clear_screen+0x4a>
		{
			s_chDispalyBuffer[j][i] = chFill;
 800495c:	7bba      	ldrb	r2, [r7, #14]
 800495e:	7bfb      	ldrb	r3, [r7, #15]
 8004960:	490c      	ldr	r1, [pc, #48]	; (8004994 <ssd1306_clear_screen+0x6c>)
 8004962:	00d2      	lsls	r2, r2, #3
 8004964:	440a      	add	r2, r1
 8004966:	4413      	add	r3, r2
 8004968:	79fa      	ldrb	r2, [r7, #7]
 800496a:	701a      	strb	r2, [r3, #0]
		for (j = 0; j < 128; j++)
 800496c:	7bbb      	ldrb	r3, [r7, #14]
 800496e:	3301      	adds	r3, #1
 8004970:	73bb      	strb	r3, [r7, #14]
 8004972:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004976:	2b00      	cmp	r3, #0
 8004978:	daf0      	bge.n	800495c <ssd1306_clear_screen+0x34>
	for (i = 0; i < 8; i++)
 800497a:	7bfb      	ldrb	r3, [r7, #15]
 800497c:	3301      	adds	r3, #1
 800497e:	73fb      	strb	r3, [r7, #15]
 8004980:	7bfb      	ldrb	r3, [r7, #15]
 8004982:	2b07      	cmp	r3, #7
 8004984:	d9d8      	bls.n	8004938 <ssd1306_clear_screen+0x10>
		}
	}

	ssd1306_refresh_gram();
 8004986:	f7ff ff99 	bl	80048bc <ssd1306_refresh_gram>
}
 800498a:	bf00      	nop
 800498c:	3710      	adds	r7, #16
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	20000090 	.word	0x20000090

08004998 <ssd1306_draw_point>:
 *
 * @retval None
 **/

void ssd1306_draw_point(uint8_t chXpos, uint8_t chYpos, uint8_t chPoint)
{
 8004998:	b490      	push	{r4, r7}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	4603      	mov	r3, r0
 80049a0:	71fb      	strb	r3, [r7, #7]
 80049a2:	460b      	mov	r3, r1
 80049a4:	71bb      	strb	r3, [r7, #6]
 80049a6:	4613      	mov	r3, r2
 80049a8:	717b      	strb	r3, [r7, #5]
	uint8_t chPos, chBx, chTemp = 0;
 80049aa:	2300      	movs	r3, #0
 80049ac:	73fb      	strb	r3, [r7, #15]

	if (chXpos > 127 || chYpos > 63)
 80049ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	db41      	blt.n	8004a3a <ssd1306_draw_point+0xa2>
 80049b6:	79bb      	ldrb	r3, [r7, #6]
 80049b8:	2b3f      	cmp	r3, #63	; 0x3f
 80049ba:	d83e      	bhi.n	8004a3a <ssd1306_draw_point+0xa2>
	{
		return;
	}
	chPos = 7 - chYpos / 8; // 
 80049bc:	79bb      	ldrb	r3, [r7, #6]
 80049be:	08db      	lsrs	r3, r3, #3
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	f1c3 0307 	rsb	r3, r3, #7
 80049c6:	73bb      	strb	r3, [r7, #14]
	chBx = chYpos % 8;
 80049c8:	79bb      	ldrb	r3, [r7, #6]
 80049ca:	f003 0307 	and.w	r3, r3, #7
 80049ce:	737b      	strb	r3, [r7, #13]
	chTemp = 1 << (7 - chBx);
 80049d0:	7b7b      	ldrb	r3, [r7, #13]
 80049d2:	f1c3 0307 	rsb	r3, r3, #7
 80049d6:	2201      	movs	r2, #1
 80049d8:	fa02 f303 	lsl.w	r3, r2, r3
 80049dc:	73fb      	strb	r3, [r7, #15]

	if (chPoint)
 80049de:	797b      	ldrb	r3, [r7, #5]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d012      	beq.n	8004a0a <ssd1306_draw_point+0x72>
	{
		s_chDispalyBuffer[chXpos][chPos] |= chTemp;
 80049e4:	79fa      	ldrb	r2, [r7, #7]
 80049e6:	7bbb      	ldrb	r3, [r7, #14]
 80049e8:	79f8      	ldrb	r0, [r7, #7]
 80049ea:	7bb9      	ldrb	r1, [r7, #14]
 80049ec:	4c15      	ldr	r4, [pc, #84]	; (8004a44 <ssd1306_draw_point+0xac>)
 80049ee:	00c0      	lsls	r0, r0, #3
 80049f0:	4420      	add	r0, r4
 80049f2:	4401      	add	r1, r0
 80049f4:	7808      	ldrb	r0, [r1, #0]
 80049f6:	7bf9      	ldrb	r1, [r7, #15]
 80049f8:	4301      	orrs	r1, r0
 80049fa:	b2c8      	uxtb	r0, r1
 80049fc:	4911      	ldr	r1, [pc, #68]	; (8004a44 <ssd1306_draw_point+0xac>)
 80049fe:	00d2      	lsls	r2, r2, #3
 8004a00:	440a      	add	r2, r1
 8004a02:	4413      	add	r3, r2
 8004a04:	4602      	mov	r2, r0
 8004a06:	701a      	strb	r2, [r3, #0]
 8004a08:	e018      	b.n	8004a3c <ssd1306_draw_point+0xa4>

	} else
	{
		s_chDispalyBuffer[chXpos][chPos] &= ~chTemp;
 8004a0a:	79fa      	ldrb	r2, [r7, #7]
 8004a0c:	7bbb      	ldrb	r3, [r7, #14]
 8004a0e:	79f8      	ldrb	r0, [r7, #7]
 8004a10:	7bb9      	ldrb	r1, [r7, #14]
 8004a12:	4c0c      	ldr	r4, [pc, #48]	; (8004a44 <ssd1306_draw_point+0xac>)
 8004a14:	00c0      	lsls	r0, r0, #3
 8004a16:	4420      	add	r0, r4
 8004a18:	4401      	add	r1, r0
 8004a1a:	7809      	ldrb	r1, [r1, #0]
 8004a1c:	b248      	sxtb	r0, r1
 8004a1e:	f997 100f 	ldrsb.w	r1, [r7, #15]
 8004a22:	43c9      	mvns	r1, r1
 8004a24:	b249      	sxtb	r1, r1
 8004a26:	4001      	ands	r1, r0
 8004a28:	b249      	sxtb	r1, r1
 8004a2a:	b2c8      	uxtb	r0, r1
 8004a2c:	4905      	ldr	r1, [pc, #20]	; (8004a44 <ssd1306_draw_point+0xac>)
 8004a2e:	00d2      	lsls	r2, r2, #3
 8004a30:	440a      	add	r2, r1
 8004a32:	4413      	add	r3, r2
 8004a34:	4602      	mov	r2, r0
 8004a36:	701a      	strb	r2, [r3, #0]
 8004a38:	e000      	b.n	8004a3c <ssd1306_draw_point+0xa4>
		return;
 8004a3a:	bf00      	nop
	}
}
 8004a3c:	3710      	adds	r7, #16
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bc90      	pop	{r4, r7}
 8004a42:	4770      	bx	lr
 8004a44:	20000090 	.word	0x20000090

08004a48 <ssd1306_display_char>:
 * @param  chMode
 * @retval
 **/
void ssd1306_display_char(uint8_t chXpos, uint8_t chYpos, uint8_t chChr,
		uint8_t chSize, uint8_t chMode)
{
 8004a48:	b590      	push	{r4, r7, lr}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	4604      	mov	r4, r0
 8004a50:	4608      	mov	r0, r1
 8004a52:	4611      	mov	r1, r2
 8004a54:	461a      	mov	r2, r3
 8004a56:	4623      	mov	r3, r4
 8004a58:	71fb      	strb	r3, [r7, #7]
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	71bb      	strb	r3, [r7, #6]
 8004a5e:	460b      	mov	r3, r1
 8004a60:	717b      	strb	r3, [r7, #5]
 8004a62:	4613      	mov	r3, r2
 8004a64:	713b      	strb	r3, [r7, #4]
	uint8_t i, j;
	uint8_t chTemp, chYpos0 = chYpos;
 8004a66:	79bb      	ldrb	r3, [r7, #6]
 8004a68:	733b      	strb	r3, [r7, #12]

	chChr = chChr - ' ';
 8004a6a:	797b      	ldrb	r3, [r7, #5]
 8004a6c:	3b20      	subs	r3, #32
 8004a6e:	717b      	strb	r3, [r7, #5]
	for (i = 0; i < chSize; i++)
 8004a70:	2300      	movs	r3, #0
 8004a72:	73fb      	strb	r3, [r7, #15]
 8004a74:	e064      	b.n	8004b40 <ssd1306_display_char+0xf8>
	{
		if (chSize == 12)
 8004a76:	793b      	ldrb	r3, [r7, #4]
 8004a78:	2b0c      	cmp	r3, #12
 8004a7a:	d11c      	bne.n	8004ab6 <ssd1306_display_char+0x6e>
		{
			if (chMode)
 8004a7c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d00b      	beq.n	8004a9c <ssd1306_display_char+0x54>
			{
				chTemp = c_chFont1206[chChr][i];
 8004a84:	797a      	ldrb	r2, [r7, #5]
 8004a86:	7bf9      	ldrb	r1, [r7, #15]
 8004a88:	4831      	ldr	r0, [pc, #196]	; (8004b50 <ssd1306_display_char+0x108>)
 8004a8a:	4613      	mov	r3, r2
 8004a8c:	005b      	lsls	r3, r3, #1
 8004a8e:	4413      	add	r3, r2
 8004a90:	009b      	lsls	r3, r3, #2
 8004a92:	4403      	add	r3, r0
 8004a94:	440b      	add	r3, r1
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	737b      	strb	r3, [r7, #13]
 8004a9a:	e022      	b.n	8004ae2 <ssd1306_display_char+0x9a>
			} else
			{
				chTemp = ~c_chFont1206[chChr][i];
 8004a9c:	797a      	ldrb	r2, [r7, #5]
 8004a9e:	7bf9      	ldrb	r1, [r7, #15]
 8004aa0:	482b      	ldr	r0, [pc, #172]	; (8004b50 <ssd1306_display_char+0x108>)
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	005b      	lsls	r3, r3, #1
 8004aa6:	4413      	add	r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	4403      	add	r3, r0
 8004aac:	440b      	add	r3, r1
 8004aae:	781b      	ldrb	r3, [r3, #0]
 8004ab0:	43db      	mvns	r3, r3
 8004ab2:	737b      	strb	r3, [r7, #13]
 8004ab4:	e015      	b.n	8004ae2 <ssd1306_display_char+0x9a>
			}
		} else
		{
			if (chMode)
 8004ab6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d008      	beq.n	8004ad0 <ssd1306_display_char+0x88>
			{
				chTemp = c_chFont1608[chChr][i];
 8004abe:	797a      	ldrb	r2, [r7, #5]
 8004ac0:	7bfb      	ldrb	r3, [r7, #15]
 8004ac2:	4924      	ldr	r1, [pc, #144]	; (8004b54 <ssd1306_display_char+0x10c>)
 8004ac4:	0112      	lsls	r2, r2, #4
 8004ac6:	440a      	add	r2, r1
 8004ac8:	4413      	add	r3, r2
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	737b      	strb	r3, [r7, #13]
 8004ace:	e008      	b.n	8004ae2 <ssd1306_display_char+0x9a>
			} else
			{
				chTemp = ~c_chFont1608[chChr][i];
 8004ad0:	797a      	ldrb	r2, [r7, #5]
 8004ad2:	7bfb      	ldrb	r3, [r7, #15]
 8004ad4:	491f      	ldr	r1, [pc, #124]	; (8004b54 <ssd1306_display_char+0x10c>)
 8004ad6:	0112      	lsls	r2, r2, #4
 8004ad8:	440a      	add	r2, r1
 8004ada:	4413      	add	r3, r2
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	43db      	mvns	r3, r3
 8004ae0:	737b      	strb	r3, [r7, #13]
			}
		}

		for (j = 0; j < 8; j++)
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	73bb      	strb	r3, [r7, #14]
 8004ae6:	e025      	b.n	8004b34 <ssd1306_display_char+0xec>
		{
			if (chTemp & 0x80)
 8004ae8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	da06      	bge.n	8004afe <ssd1306_display_char+0xb6>
			{
				ssd1306_draw_point(chXpos, chYpos, 1);
 8004af0:	79b9      	ldrb	r1, [r7, #6]
 8004af2:	79fb      	ldrb	r3, [r7, #7]
 8004af4:	2201      	movs	r2, #1
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7ff ff4e 	bl	8004998 <ssd1306_draw_point>
 8004afc:	e005      	b.n	8004b0a <ssd1306_display_char+0xc2>
			} else
			{
				ssd1306_draw_point(chXpos, chYpos, 0);
 8004afe:	79b9      	ldrb	r1, [r7, #6]
 8004b00:	79fb      	ldrb	r3, [r7, #7]
 8004b02:	2200      	movs	r2, #0
 8004b04:	4618      	mov	r0, r3
 8004b06:	f7ff ff47 	bl	8004998 <ssd1306_draw_point>
			}
			chTemp <<= 1;
 8004b0a:	7b7b      	ldrb	r3, [r7, #13]
 8004b0c:	005b      	lsls	r3, r3, #1
 8004b0e:	737b      	strb	r3, [r7, #13]
			chYpos++;
 8004b10:	79bb      	ldrb	r3, [r7, #6]
 8004b12:	3301      	adds	r3, #1
 8004b14:	71bb      	strb	r3, [r7, #6]

			if ((chYpos - chYpos0) == chSize)
 8004b16:	79ba      	ldrb	r2, [r7, #6]
 8004b18:	7b3b      	ldrb	r3, [r7, #12]
 8004b1a:	1ad2      	subs	r2, r2, r3
 8004b1c:	793b      	ldrb	r3, [r7, #4]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d105      	bne.n	8004b2e <ssd1306_display_char+0xe6>
			{
				chYpos = chYpos0;
 8004b22:	7b3b      	ldrb	r3, [r7, #12]
 8004b24:	71bb      	strb	r3, [r7, #6]
				chXpos++;
 8004b26:	79fb      	ldrb	r3, [r7, #7]
 8004b28:	3301      	adds	r3, #1
 8004b2a:	71fb      	strb	r3, [r7, #7]
				break;
 8004b2c:	e005      	b.n	8004b3a <ssd1306_display_char+0xf2>
		for (j = 0; j < 8; j++)
 8004b2e:	7bbb      	ldrb	r3, [r7, #14]
 8004b30:	3301      	adds	r3, #1
 8004b32:	73bb      	strb	r3, [r7, #14]
 8004b34:	7bbb      	ldrb	r3, [r7, #14]
 8004b36:	2b07      	cmp	r3, #7
 8004b38:	d9d6      	bls.n	8004ae8 <ssd1306_display_char+0xa0>
	for (i = 0; i < chSize; i++)
 8004b3a:	7bfb      	ldrb	r3, [r7, #15]
 8004b3c:	3301      	adds	r3, #1
 8004b3e:	73fb      	strb	r3, [r7, #15]
 8004b40:	7bfa      	ldrb	r2, [r7, #15]
 8004b42:	793b      	ldrb	r3, [r7, #4]
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d396      	bcc.n	8004a76 <ssd1306_display_char+0x2e>
			}
		}
	}
}
 8004b48:	bf00      	nop
 8004b4a:	3714      	adds	r7, #20
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd90      	pop	{r4, r7, pc}
 8004b50:	08009258 	.word	0x08009258
 8004b54:	080096cc 	.word	0x080096cc

08004b58 <pow>:
static uint32_t pow(uint8_t m, uint8_t n)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	4603      	mov	r3, r0
 8004b60:	460a      	mov	r2, r1
 8004b62:	71fb      	strb	r3, [r7, #7]
 8004b64:	4613      	mov	r3, r2
 8004b66:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	60fb      	str	r3, [r7, #12]
	while (n--)
 8004b6c:	e004      	b.n	8004b78 <pow+0x20>
		result *= m;
 8004b6e:	79fa      	ldrb	r2, [r7, #7]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	fb02 f303 	mul.w	r3, r2, r3
 8004b76:	60fb      	str	r3, [r7, #12]
	while (n--)
 8004b78:	79bb      	ldrb	r3, [r7, #6]
 8004b7a:	1e5a      	subs	r2, r3, #1
 8004b7c:	71ba      	strb	r2, [r7, #6]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d1f5      	bne.n	8004b6e <pow+0x16>
	return result;
 8004b82:	68fb      	ldr	r3, [r7, #12]
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3714      	adds	r7, #20
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr

08004b90 <ssd1306_display_num>:

void ssd1306_display_num(uint8_t chXpos, uint8_t chYpos, uint32_t chNum,
		uint8_t chLen, uint8_t chSize)
{
 8004b90:	b590      	push	{r4, r7, lr}
 8004b92:	b087      	sub	sp, #28
 8004b94:	af02      	add	r7, sp, #8
 8004b96:	603a      	str	r2, [r7, #0]
 8004b98:	461a      	mov	r2, r3
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	71fb      	strb	r3, [r7, #7]
 8004b9e:	460b      	mov	r3, r1
 8004ba0:	71bb      	strb	r3, [r7, #6]
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	uint8_t chTemp, chShow = 0;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	73bb      	strb	r3, [r7, #14]

	for (i = 0; i < chLen; i++)
 8004baa:	2300      	movs	r3, #0
 8004bac:	73fb      	strb	r3, [r7, #15]
 8004bae:	e053      	b.n	8004c58 <ssd1306_display_num+0xc8>
	{
		chTemp = (chNum / pow(10, chLen - i - 1)) % 10;
 8004bb0:	797a      	ldrb	r2, [r7, #5]
 8004bb2:	7bfb      	ldrb	r3, [r7, #15]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	3b01      	subs	r3, #1
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	200a      	movs	r0, #10
 8004bc0:	f7ff ffca 	bl	8004b58 <pow>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	fbb3 f1f2 	udiv	r1, r3, r2
 8004bcc:	4b26      	ldr	r3, [pc, #152]	; (8004c68 <ssd1306_display_num+0xd8>)
 8004bce:	fba3 2301 	umull	r2, r3, r3, r1
 8004bd2:	08da      	lsrs	r2, r3, #3
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	4413      	add	r3, r2
 8004bda:	005b      	lsls	r3, r3, #1
 8004bdc:	1aca      	subs	r2, r1, r3
 8004bde:	4613      	mov	r3, r2
 8004be0:	737b      	strb	r3, [r7, #13]
		if (chShow == 0 && i < (chLen - 1))
 8004be2:	7bbb      	ldrb	r3, [r7, #14]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d11e      	bne.n	8004c26 <ssd1306_display_num+0x96>
 8004be8:	7bfa      	ldrb	r2, [r7, #15]
 8004bea:	797b      	ldrb	r3, [r7, #5]
 8004bec:	3b01      	subs	r3, #1
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	da19      	bge.n	8004c26 <ssd1306_display_num+0x96>
		{
			if (chTemp == 0)
 8004bf2:	7b7b      	ldrb	r3, [r7, #13]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d114      	bne.n	8004c22 <ssd1306_display_num+0x92>
			{
				ssd1306_display_char(chXpos + (chSize / 2) * i, chYpos, ' ',
 8004bf8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004bfc:	085b      	lsrs	r3, r3, #1
 8004bfe:	b2da      	uxtb	r2, r3
 8004c00:	7bfb      	ldrb	r3, [r7, #15]
 8004c02:	fb12 f303 	smulbb	r3, r2, r3
 8004c06:	b2da      	uxtb	r2, r3
 8004c08:	79fb      	ldrb	r3, [r7, #7]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	b2d8      	uxtb	r0, r3
 8004c0e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004c12:	79b9      	ldrb	r1, [r7, #6]
 8004c14:	2301      	movs	r3, #1
 8004c16:	9300      	str	r3, [sp, #0]
 8004c18:	4613      	mov	r3, r2
 8004c1a:	2220      	movs	r2, #32
 8004c1c:	f7ff ff14 	bl	8004a48 <ssd1306_display_char>
						chSize, 1);
				continue;
 8004c20:	e017      	b.n	8004c52 <ssd1306_display_num+0xc2>
			} else
			{
				chShow = 1;
 8004c22:	2301      	movs	r3, #1
 8004c24:	73bb      	strb	r3, [r7, #14]
			}
		}
		ssd1306_display_char(chXpos + (chSize / 2) * i, chYpos, chTemp + '0',
 8004c26:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004c2a:	085b      	lsrs	r3, r3, #1
 8004c2c:	b2da      	uxtb	r2, r3
 8004c2e:	7bfb      	ldrb	r3, [r7, #15]
 8004c30:	fb12 f303 	smulbb	r3, r2, r3
 8004c34:	b2da      	uxtb	r2, r3
 8004c36:	79fb      	ldrb	r3, [r7, #7]
 8004c38:	4413      	add	r3, r2
 8004c3a:	b2d8      	uxtb	r0, r3
 8004c3c:	7b7b      	ldrb	r3, [r7, #13]
 8004c3e:	3330      	adds	r3, #48	; 0x30
 8004c40:	b2da      	uxtb	r2, r3
 8004c42:	f897 4020 	ldrb.w	r4, [r7, #32]
 8004c46:	79b9      	ldrb	r1, [r7, #6]
 8004c48:	2301      	movs	r3, #1
 8004c4a:	9300      	str	r3, [sp, #0]
 8004c4c:	4623      	mov	r3, r4
 8004c4e:	f7ff fefb 	bl	8004a48 <ssd1306_display_char>
	for (i = 0; i < chLen; i++)
 8004c52:	7bfb      	ldrb	r3, [r7, #15]
 8004c54:	3301      	adds	r3, #1
 8004c56:	73fb      	strb	r3, [r7, #15]
 8004c58:	7bfa      	ldrb	r2, [r7, #15]
 8004c5a:	797b      	ldrb	r3, [r7, #5]
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d3a7      	bcc.n	8004bb0 <ssd1306_display_num+0x20>
				chSize, 1);
	}
}
 8004c60:	bf00      	nop
 8004c62:	3714      	adds	r7, #20
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd90      	pop	{r4, r7, pc}
 8004c68:	cccccccd 	.word	0xcccccccd

08004c6c <ssd1306_display_string>:
 *
 * @retval  None
 **/
void ssd1306_display_string(uint8_t chXpos, uint8_t chYpos,
		const uint8_t *pchString, uint8_t chSize, uint8_t chMode)
{
 8004c6c:	b590      	push	{r4, r7, lr}
 8004c6e:	b085      	sub	sp, #20
 8004c70:	af02      	add	r7, sp, #8
 8004c72:	603a      	str	r2, [r7, #0]
 8004c74:	461a      	mov	r2, r3
 8004c76:	4603      	mov	r3, r0
 8004c78:	71fb      	strb	r3, [r7, #7]
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	71bb      	strb	r3, [r7, #6]
 8004c7e:	4613      	mov	r3, r2
 8004c80:	717b      	strb	r3, [r7, #5]
	while (*pchString != '\0')
 8004c82:	e02d      	b.n	8004ce0 <ssd1306_display_string+0x74>
	{
		if (chXpos > (SSD1306_WIDTH - chSize / 2))
 8004c84:	79fa      	ldrb	r2, [r7, #7]
 8004c86:	797b      	ldrb	r3, [r7, #5]
 8004c88:	085b      	lsrs	r3, r3, #1
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8004c90:	429a      	cmp	r2, r3
 8004c92:	dd12      	ble.n	8004cba <ssd1306_display_string+0x4e>
		{
			chXpos = 0;
 8004c94:	2300      	movs	r3, #0
 8004c96:	71fb      	strb	r3, [r7, #7]
			chYpos += chSize;
 8004c98:	79ba      	ldrb	r2, [r7, #6]
 8004c9a:	797b      	ldrb	r3, [r7, #5]
 8004c9c:	4413      	add	r3, r2
 8004c9e:	71bb      	strb	r3, [r7, #6]
			if (chYpos > (SSD1306_HEIGHT - chSize))
 8004ca0:	79ba      	ldrb	r2, [r7, #6]
 8004ca2:	797b      	ldrb	r3, [r7, #5]
 8004ca4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	dd06      	ble.n	8004cba <ssd1306_display_string+0x4e>
			{
				chYpos = chXpos = 0;
 8004cac:	2300      	movs	r3, #0
 8004cae:	71fb      	strb	r3, [r7, #7]
 8004cb0:	79fb      	ldrb	r3, [r7, #7]
 8004cb2:	71bb      	strb	r3, [r7, #6]
				ssd1306_clear_screen(0x00);
 8004cb4:	2000      	movs	r0, #0
 8004cb6:	f7ff fe37 	bl	8004928 <ssd1306_clear_screen>
			}
		}

		ssd1306_display_char(chXpos, chYpos, *pchString, chSize, chMode);
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	781a      	ldrb	r2, [r3, #0]
 8004cbe:	797c      	ldrb	r4, [r7, #5]
 8004cc0:	79b9      	ldrb	r1, [r7, #6]
 8004cc2:	79f8      	ldrb	r0, [r7, #7]
 8004cc4:	7e3b      	ldrb	r3, [r7, #24]
 8004cc6:	9300      	str	r3, [sp, #0]
 8004cc8:	4623      	mov	r3, r4
 8004cca:	f7ff febd 	bl	8004a48 <ssd1306_display_char>
		chXpos += chSize / 2;
 8004cce:	797b      	ldrb	r3, [r7, #5]
 8004cd0:	085b      	lsrs	r3, r3, #1
 8004cd2:	b2da      	uxtb	r2, r3
 8004cd4:	79fb      	ldrb	r3, [r7, #7]
 8004cd6:	4413      	add	r3, r2
 8004cd8:	71fb      	strb	r3, [r7, #7]
		pchString++;
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	3301      	adds	r3, #1
 8004cde:	603b      	str	r3, [r7, #0]
	while (*pchString != '\0')
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	781b      	ldrb	r3, [r3, #0]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1cd      	bne.n	8004c84 <ssd1306_display_string+0x18>
	}
}
 8004ce8:	bf00      	nop
 8004cea:	370c      	adds	r7, #12
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd90      	pop	{r4, r7, pc}

08004cf0 <ssd1306_draw_bitmap>:
	}
}

void ssd1306_draw_bitmap(uint8_t chXpos, uint8_t chYpos, const uint8_t *pchBmp,
		uint8_t chWidth, uint8_t chHeight)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	603a      	str	r2, [r7, #0]
 8004cf8:	461a      	mov	r2, r3
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	71fb      	strb	r3, [r7, #7]
 8004cfe:	460b      	mov	r3, r1
 8004d00:	71bb      	strb	r3, [r7, #6]
 8004d02:	4613      	mov	r3, r2
 8004d04:	717b      	strb	r3, [r7, #5]
	uint16_t i, j, byteWidth = (chWidth + 7) / 8;
 8004d06:	797b      	ldrb	r3, [r7, #5]
 8004d08:	3307      	adds	r3, #7
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	da00      	bge.n	8004d10 <ssd1306_draw_bitmap+0x20>
 8004d0e:	3307      	adds	r3, #7
 8004d10:	10db      	asrs	r3, r3, #3
 8004d12:	817b      	strh	r3, [r7, #10]

	for (j = 0; j < chHeight; j++)
 8004d14:	2300      	movs	r3, #0
 8004d16:	81bb      	strh	r3, [r7, #12]
 8004d18:	e031      	b.n	8004d7e <ssd1306_draw_bitmap+0x8e>
	{
		for (i = 0; i < chWidth; i++)
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	81fb      	strh	r3, [r7, #14]
 8004d1e:	e026      	b.n	8004d6e <ssd1306_draw_bitmap+0x7e>
		{
			if (*(pchBmp + j * byteWidth + i / 8) & (128 >> (i & 7)))
 8004d20:	89bb      	ldrh	r3, [r7, #12]
 8004d22:	897a      	ldrh	r2, [r7, #10]
 8004d24:	fb02 f303 	mul.w	r3, r2, r3
 8004d28:	461a      	mov	r2, r3
 8004d2a:	89fb      	ldrh	r3, [r7, #14]
 8004d2c:	08db      	lsrs	r3, r3, #3
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	4413      	add	r3, r2
 8004d32:	683a      	ldr	r2, [r7, #0]
 8004d34:	4413      	add	r3, r2
 8004d36:	781b      	ldrb	r3, [r3, #0]
 8004d38:	4619      	mov	r1, r3
 8004d3a:	89fb      	ldrh	r3, [r7, #14]
 8004d3c:	f003 0307 	and.w	r3, r3, #7
 8004d40:	2280      	movs	r2, #128	; 0x80
 8004d42:	fa42 f303 	asr.w	r3, r2, r3
 8004d46:	400b      	ands	r3, r1
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d00d      	beq.n	8004d68 <ssd1306_draw_bitmap+0x78>
			{
				ssd1306_draw_point(chXpos + i, chYpos + j, 1);
 8004d4c:	89fb      	ldrh	r3, [r7, #14]
 8004d4e:	b2da      	uxtb	r2, r3
 8004d50:	79fb      	ldrb	r3, [r7, #7]
 8004d52:	4413      	add	r3, r2
 8004d54:	b2d8      	uxtb	r0, r3
 8004d56:	89bb      	ldrh	r3, [r7, #12]
 8004d58:	b2da      	uxtb	r2, r3
 8004d5a:	79bb      	ldrb	r3, [r7, #6]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	2201      	movs	r2, #1
 8004d62:	4619      	mov	r1, r3
 8004d64:	f7ff fe18 	bl	8004998 <ssd1306_draw_point>
		for (i = 0; i < chWidth; i++)
 8004d68:	89fb      	ldrh	r3, [r7, #14]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	81fb      	strh	r3, [r7, #14]
 8004d6e:	797b      	ldrb	r3, [r7, #5]
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	89fa      	ldrh	r2, [r7, #14]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d3d3      	bcc.n	8004d20 <ssd1306_draw_bitmap+0x30>
	for (j = 0; j < chHeight; j++)
 8004d78:	89bb      	ldrh	r3, [r7, #12]
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	81bb      	strh	r3, [r7, #12]
 8004d7e:	7e3b      	ldrb	r3, [r7, #24]
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	89ba      	ldrh	r2, [r7, #12]
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d3c8      	bcc.n	8004d1a <ssd1306_draw_bitmap+0x2a>
			}
		}
	}
}
 8004d88:	bf00      	nop
 8004d8a:	3710      	adds	r7, #16
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <ssd1306_init>:
 * @param  None
 *
 * @retval None
 **/
void ssd1306_init(void)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	af00      	add	r7, sp, #0

#ifdef INTERFACE_4WIRE_SPI	  
	SSD1306_CS_SET();   //CS set
 8004d94:	f000 f87a 	bl	8004e8c <SSD1306_CS_SET>
	SSD1306_DC_CLR();   //D/C reset
 8004d98:	f000 f8a8 	bl	8004eec <SSD1306_DC_CLR>
	SSD1306_RES_SET();  //RES set
 8004d9c:	f000 f88e 	bl	8004ebc <SSD1306_RES_SET>
	SSD1306_DC_CLR();//D/C reset
	SSD1306_RES_SET();//RES set

#endif

	ssd1306_write_byte(0xAE, SSD1306_CMD);  //--turn off oled panel
 8004da0:	2100      	movs	r1, #0
 8004da2:	20ae      	movs	r0, #174	; 0xae
 8004da4:	f7ff fd6c 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0x00, SSD1306_CMD);  //---set low column address
 8004da8:	2100      	movs	r1, #0
 8004daa:	2000      	movs	r0, #0
 8004dac:	f7ff fd68 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0x10, SSD1306_CMD);  //---set high column address
 8004db0:	2100      	movs	r1, #0
 8004db2:	2010      	movs	r0, #16
 8004db4:	f7ff fd64 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0x40, SSD1306_CMD); //--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 8004db8:	2100      	movs	r1, #0
 8004dba:	2040      	movs	r0, #64	; 0x40
 8004dbc:	f7ff fd60 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0x81, SSD1306_CMD);  //--set contrast control register
 8004dc0:	2100      	movs	r1, #0
 8004dc2:	2081      	movs	r0, #129	; 0x81
 8004dc4:	f7ff fd5c 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0xCF, SSD1306_CMD);  // Set SEG Output Current Brightness
 8004dc8:	2100      	movs	r1, #0
 8004dca:	20cf      	movs	r0, #207	; 0xcf
 8004dcc:	f7ff fd58 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0xA1, SSD1306_CMD);  //--Set SEG/Column Mapping
 8004dd0:	2100      	movs	r1, #0
 8004dd2:	20a1      	movs	r0, #161	; 0xa1
 8004dd4:	f7ff fd54 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0xC0, SSD1306_CMD);  //Set COM/Row Scan Direction
 8004dd8:	2100      	movs	r1, #0
 8004dda:	20c0      	movs	r0, #192	; 0xc0
 8004ddc:	f7ff fd50 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0xA6, SSD1306_CMD);  //--set normal display
 8004de0:	2100      	movs	r1, #0
 8004de2:	20a6      	movs	r0, #166	; 0xa6
 8004de4:	f7ff fd4c 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0xA8, SSD1306_CMD);  //--set multiplex ratio(1 to 64)
 8004de8:	2100      	movs	r1, #0
 8004dea:	20a8      	movs	r0, #168	; 0xa8
 8004dec:	f7ff fd48 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0x3f, SSD1306_CMD);  //--1/64 duty
 8004df0:	2100      	movs	r1, #0
 8004df2:	203f      	movs	r0, #63	; 0x3f
 8004df4:	f7ff fd44 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0xD3, SSD1306_CMD); //-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 8004df8:	2100      	movs	r1, #0
 8004dfa:	20d3      	movs	r0, #211	; 0xd3
 8004dfc:	f7ff fd40 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0x00, SSD1306_CMD);  //-not offset
 8004e00:	2100      	movs	r1, #0
 8004e02:	2000      	movs	r0, #0
 8004e04:	f7ff fd3c 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0xd5, SSD1306_CMD); //--set display clock divide ratio/oscillator frequency
 8004e08:	2100      	movs	r1, #0
 8004e0a:	20d5      	movs	r0, #213	; 0xd5
 8004e0c:	f7ff fd38 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0x80, SSD1306_CMD); //--set divide ratio, Set Clock as 100 Frames/Sec
 8004e10:	2100      	movs	r1, #0
 8004e12:	2080      	movs	r0, #128	; 0x80
 8004e14:	f7ff fd34 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0xD9, SSD1306_CMD);  //--set pre-charge period
 8004e18:	2100      	movs	r1, #0
 8004e1a:	20d9      	movs	r0, #217	; 0xd9
 8004e1c:	f7ff fd30 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0xF1, SSD1306_CMD); //Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 8004e20:	2100      	movs	r1, #0
 8004e22:	20f1      	movs	r0, #241	; 0xf1
 8004e24:	f7ff fd2c 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0xDA, SSD1306_CMD); //--set com pins hardware configuration
 8004e28:	2100      	movs	r1, #0
 8004e2a:	20da      	movs	r0, #218	; 0xda
 8004e2c:	f7ff fd28 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0x12, SSD1306_CMD);
 8004e30:	2100      	movs	r1, #0
 8004e32:	2012      	movs	r0, #18
 8004e34:	f7ff fd24 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0xDB, SSD1306_CMD);  //--set vcomh
 8004e38:	2100      	movs	r1, #0
 8004e3a:	20db      	movs	r0, #219	; 0xdb
 8004e3c:	f7ff fd20 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0x40, SSD1306_CMD);  //Set VCOM Deselect Level
 8004e40:	2100      	movs	r1, #0
 8004e42:	2040      	movs	r0, #64	; 0x40
 8004e44:	f7ff fd1c 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0x20, SSD1306_CMD); //-Set Page Addressing Mode (0x00/0x01/0x02)
 8004e48:	2100      	movs	r1, #0
 8004e4a:	2020      	movs	r0, #32
 8004e4c:	f7ff fd18 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0x02, SSD1306_CMD);  //
 8004e50:	2100      	movs	r1, #0
 8004e52:	2002      	movs	r0, #2
 8004e54:	f7ff fd14 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0x8D, SSD1306_CMD);  //--set Charge Pump enable/disable
 8004e58:	2100      	movs	r1, #0
 8004e5a:	208d      	movs	r0, #141	; 0x8d
 8004e5c:	f7ff fd10 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0x14, SSD1306_CMD);  //--set(0x10) disable
 8004e60:	2100      	movs	r1, #0
 8004e62:	2014      	movs	r0, #20
 8004e64:	f7ff fd0c 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0xA4, SSD1306_CMD); // Disable Entire Display On (0xa4/0xa5)
 8004e68:	2100      	movs	r1, #0
 8004e6a:	20a4      	movs	r0, #164	; 0xa4
 8004e6c:	f7ff fd08 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0xA6, SSD1306_CMD); // Disable Inverse Display On (0xa6/a7)
 8004e70:	2100      	movs	r1, #0
 8004e72:	20a6      	movs	r0, #166	; 0xa6
 8004e74:	f7ff fd04 	bl	8004880 <ssd1306_write_byte>
	ssd1306_write_byte(0xAF, SSD1306_CMD);  //--turn on oled panel
 8004e78:	2100      	movs	r1, #0
 8004e7a:	20af      	movs	r0, #175	; 0xaf
 8004e7c:	f7ff fd00 	bl	8004880 <ssd1306_write_byte>

	ssd1306_clear_screen(0x00);
 8004e80:	2000      	movs	r0, #0
 8004e82:	f7ff fd51 	bl	8004928 <ssd1306_clear_screen>
}
 8004e86:	bf00      	nop
 8004e88:	bd80      	pop	{r7, pc}
	...

08004e8c <SSD1306_CS_SET>:

///moje
void SSD1306_CS_SET()
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_CS_GPIO, SSD1306_CS_PIN, GPIO_PIN_SET);
 8004e90:	2201      	movs	r2, #1
 8004e92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004e96:	4802      	ldr	r0, [pc, #8]	; (8004ea0 <SSD1306_CS_SET+0x14>)
 8004e98:	f7fc fad2 	bl	8001440 <HAL_GPIO_WritePin>
}
 8004e9c:	bf00      	nop
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	40021800 	.word	0x40021800

08004ea4 <SSD1306_CS_CLR>:
void SSD1306_CS_CLR()
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_CS_GPIO, SSD1306_CS_PIN, GPIO_PIN_RESET);
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004eae:	4802      	ldr	r0, [pc, #8]	; (8004eb8 <SSD1306_CS_CLR+0x14>)
 8004eb0:	f7fc fac6 	bl	8001440 <HAL_GPIO_WritePin>
}
 8004eb4:	bf00      	nop
 8004eb6:	bd80      	pop	{r7, pc}
 8004eb8:	40021800 	.word	0x40021800

08004ebc <SSD1306_RES_SET>:

void SSD1306_RES_SET()
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_RES_GPIO, SSD1306_RES_PIN, GPIO_PIN_SET);
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004ec6:	4802      	ldr	r0, [pc, #8]	; (8004ed0 <SSD1306_RES_SET+0x14>)
 8004ec8:	f7fc faba 	bl	8001440 <HAL_GPIO_WritePin>
}
 8004ecc:	bf00      	nop
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	40021800 	.word	0x40021800

08004ed4 <SSD1306_DC_SET>:
{
	HAL_GPIO_WritePin(SSD1306_RES_GPIO, SSD1306_RES_PIN, GPIO_PIN_RESET);
}

void SSD1306_DC_SET()
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, GPIO_PIN_SET);
 8004ed8:	2201      	movs	r2, #1
 8004eda:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004ede:	4802      	ldr	r0, [pc, #8]	; (8004ee8 <SSD1306_DC_SET+0x14>)
 8004ee0:	f7fc faae 	bl	8001440 <HAL_GPIO_WritePin>
}
 8004ee4:	bf00      	nop
 8004ee6:	bd80      	pop	{r7, pc}
 8004ee8:	40021800 	.word	0x40021800

08004eec <SSD1306_DC_CLR>:
void SSD1306_DC_CLR()
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, GPIO_PIN_RESET);
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004ef6:	4802      	ldr	r0, [pc, #8]	; (8004f00 <SSD1306_DC_CLR+0x14>)
 8004ef8:	f7fc faa2 	bl	8001440 <HAL_GPIO_WritePin>
}
 8004efc:	bf00      	nop
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	40021800 	.word	0x40021800

08004f04 <SSD1306_WRITE_BYTE>:
{
	HAL_GPIO_WritePin(SSD1306_DIN_GPIO, SSD1306_DIN_PIN, GPIO_PIN_RESET);
}

void SSD1306_WRITE_BYTE(uint8_t DATA)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi6, &DATA, 1, 1000);
 8004f0e:	1df9      	adds	r1, r7, #7
 8004f10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f14:	2201      	movs	r2, #1
 8004f16:	4803      	ldr	r0, [pc, #12]	; (8004f24 <SSD1306_WRITE_BYTE+0x20>)
 8004f18:	f7fc ff85 	bl	8001e26 <HAL_SPI_Transmit>

}
 8004f1c:	bf00      	nop
 8004f1e:	3708      	adds	r7, #8
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	20000748 	.word	0x20000748

08004f28 <ssd1306_hello_word>:
/*-------------------------------END OF FILE LIBRARY-------------------------------*/

/*-------------------------------USER INTERFACE-------------------------------*/

void ssd1306_hello_word()
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af02      	add	r7, sp, #8
	//ssd1306_draw_bitmap(30, 30, (uint8_t* )c_chBmp4016, 40, 16);

	ssd1306_display_string(0, 0, (uint8_t *) "System Init OK", 14, 0);
 8004f2e:	2300      	movs	r3, #0
 8004f30:	9300      	str	r3, [sp, #0]
 8004f32:	230e      	movs	r3, #14
 8004f34:	4a18      	ldr	r2, [pc, #96]	; (8004f98 <ssd1306_hello_word+0x70>)
 8004f36:	2100      	movs	r1, #0
 8004f38:	2000      	movs	r0, #0
 8004f3a:	f7ff fe97 	bl	8004c6c <ssd1306_display_string>
	ssd1306_refresh_gram();
 8004f3e:	f7ff fcbd 	bl	80048bc <ssd1306_refresh_gram>
	HAL_Delay(1000);
 8004f42:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004f46:	f7fb ff87 	bl	8000e58 <HAL_Delay>
	ssd1306_display_string(0, 0, (uint8_t *) "Praca Magisterska", 14, 1);
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	9300      	str	r3, [sp, #0]
 8004f4e:	230e      	movs	r3, #14
 8004f50:	4a12      	ldr	r2, [pc, #72]	; (8004f9c <ssd1306_hello_word+0x74>)
 8004f52:	2100      	movs	r1, #0
 8004f54:	2000      	movs	r0, #0
 8004f56:	f7ff fe89 	bl	8004c6c <ssd1306_display_string>
	ssd1306_display_string(10, 16, (uint8_t *) "Kamil Karpiak", 14, 1);
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	9300      	str	r3, [sp, #0]
 8004f5e:	230e      	movs	r3, #14
 8004f60:	4a0f      	ldr	r2, [pc, #60]	; (8004fa0 <ssd1306_hello_word+0x78>)
 8004f62:	2110      	movs	r1, #16
 8004f64:	200a      	movs	r0, #10
 8004f66:	f7ff fe81 	bl	8004c6c <ssd1306_display_string>
	ssd1306_refresh_gram();
 8004f6a:	f7ff fca7 	bl	80048bc <ssd1306_refresh_gram>
	HAL_Delay(2000);
 8004f6e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004f72:	f7fb ff71 	bl	8000e58 <HAL_Delay>
	ssd1306_clear_screen(0x00);
 8004f76:	2000      	movs	r0, #0
 8004f78:	f7ff fcd6 	bl	8004928 <ssd1306_clear_screen>
	ssd1306_draw_bitmap(0,0,(uint8_t *)troll_face114_64,114,64);
 8004f7c:	2340      	movs	r3, #64	; 0x40
 8004f7e:	9300      	str	r3, [sp, #0]
 8004f80:	2372      	movs	r3, #114	; 0x72
 8004f82:	4a08      	ldr	r2, [pc, #32]	; (8004fa4 <ssd1306_hello_word+0x7c>)
 8004f84:	2100      	movs	r1, #0
 8004f86:	2000      	movs	r0, #0
 8004f88:	f7ff feb2 	bl	8004cf0 <ssd1306_draw_bitmap>
	ssd1306_refresh_gram();
 8004f8c:	f7ff fc96 	bl	80048bc <ssd1306_refresh_gram>

}
 8004f90:	bf00      	nop
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	08007548 	.word	0x08007548
 8004f9c:	08007558 	.word	0x08007558
 8004fa0:	0800756c 	.word	0x0800756c
 8004fa4:	080075d8 	.word	0x080075d8

08004fa8 <MX_GFXSIMULATOR_Init>:

/* USER CODE END 0 */

/* GFXSIMULATOR init function */
void MX_GFXSIMULATOR_Init(void)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	af00      	add	r7, sp, #0

}
 8004fac:	bf00      	nop
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr
	...

08004fb8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b08e      	sub	sp, #56	; 0x38
 8004fbc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	601a      	str	r2, [r3, #0]
 8004fc6:	605a      	str	r2, [r3, #4]
 8004fc8:	609a      	str	r2, [r3, #8]
 8004fca:	60da      	str	r2, [r3, #12]
 8004fcc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004fce:	2300      	movs	r3, #0
 8004fd0:	623b      	str	r3, [r7, #32]
 8004fd2:	4a9f      	ldr	r2, [pc, #636]	; (8005250 <MX_GPIO_Init+0x298>)
 8004fd4:	4b9e      	ldr	r3, [pc, #632]	; (8005250 <MX_GPIO_Init+0x298>)
 8004fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fd8:	f043 0310 	orr.w	r3, r3, #16
 8004fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8004fde:	4b9c      	ldr	r3, [pc, #624]	; (8005250 <MX_GPIO_Init+0x298>)
 8004fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe2:	f003 0310 	and.w	r3, r3, #16
 8004fe6:	623b      	str	r3, [r7, #32]
 8004fe8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004fea:	2300      	movs	r3, #0
 8004fec:	61fb      	str	r3, [r7, #28]
 8004fee:	4a98      	ldr	r2, [pc, #608]	; (8005250 <MX_GPIO_Init+0x298>)
 8004ff0:	4b97      	ldr	r3, [pc, #604]	; (8005250 <MX_GPIO_Init+0x298>)
 8004ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ff4:	f043 0320 	orr.w	r3, r3, #32
 8004ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8004ffa:	4b95      	ldr	r3, [pc, #596]	; (8005250 <MX_GPIO_Init+0x298>)
 8004ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ffe:	f003 0320 	and.w	r3, r3, #32
 8005002:	61fb      	str	r3, [r7, #28]
 8005004:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005006:	2300      	movs	r3, #0
 8005008:	61bb      	str	r3, [r7, #24]
 800500a:	4a91      	ldr	r2, [pc, #580]	; (8005250 <MX_GPIO_Init+0x298>)
 800500c:	4b90      	ldr	r3, [pc, #576]	; (8005250 <MX_GPIO_Init+0x298>)
 800500e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005010:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005014:	6313      	str	r3, [r2, #48]	; 0x30
 8005016:	4b8e      	ldr	r3, [pc, #568]	; (8005250 <MX_GPIO_Init+0x298>)
 8005018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800501a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800501e:	61bb      	str	r3, [r7, #24]
 8005020:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005022:	2300      	movs	r3, #0
 8005024:	617b      	str	r3, [r7, #20]
 8005026:	4a8a      	ldr	r2, [pc, #552]	; (8005250 <MX_GPIO_Init+0x298>)
 8005028:	4b89      	ldr	r3, [pc, #548]	; (8005250 <MX_GPIO_Init+0x298>)
 800502a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800502c:	f043 0304 	orr.w	r3, r3, #4
 8005030:	6313      	str	r3, [r2, #48]	; 0x30
 8005032:	4b87      	ldr	r3, [pc, #540]	; (8005250 <MX_GPIO_Init+0x298>)
 8005034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005036:	f003 0304 	and.w	r3, r3, #4
 800503a:	617b      	str	r3, [r7, #20]
 800503c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800503e:	2300      	movs	r3, #0
 8005040:	613b      	str	r3, [r7, #16]
 8005042:	4a83      	ldr	r2, [pc, #524]	; (8005250 <MX_GPIO_Init+0x298>)
 8005044:	4b82      	ldr	r3, [pc, #520]	; (8005250 <MX_GPIO_Init+0x298>)
 8005046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005048:	f043 0301 	orr.w	r3, r3, #1
 800504c:	6313      	str	r3, [r2, #48]	; 0x30
 800504e:	4b80      	ldr	r3, [pc, #512]	; (8005250 <MX_GPIO_Init+0x298>)
 8005050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	613b      	str	r3, [r7, #16]
 8005058:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800505a:	2300      	movs	r3, #0
 800505c:	60fb      	str	r3, [r7, #12]
 800505e:	4a7c      	ldr	r2, [pc, #496]	; (8005250 <MX_GPIO_Init+0x298>)
 8005060:	4b7b      	ldr	r3, [pc, #492]	; (8005250 <MX_GPIO_Init+0x298>)
 8005062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005064:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005068:	6313      	str	r3, [r2, #48]	; 0x30
 800506a:	4b79      	ldr	r3, [pc, #484]	; (8005250 <MX_GPIO_Init+0x298>)
 800506c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800506e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005072:	60fb      	str	r3, [r7, #12]
 8005074:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005076:	2300      	movs	r3, #0
 8005078:	60bb      	str	r3, [r7, #8]
 800507a:	4a75      	ldr	r2, [pc, #468]	; (8005250 <MX_GPIO_Init+0x298>)
 800507c:	4b74      	ldr	r3, [pc, #464]	; (8005250 <MX_GPIO_Init+0x298>)
 800507e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005080:	f043 0302 	orr.w	r3, r3, #2
 8005084:	6313      	str	r3, [r2, #48]	; 0x30
 8005086:	4b72      	ldr	r3, [pc, #456]	; (8005250 <MX_GPIO_Init+0x298>)
 8005088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800508a:	f003 0302 	and.w	r3, r3, #2
 800508e:	60bb      	str	r3, [r7, #8]
 8005090:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005092:	2300      	movs	r3, #0
 8005094:	607b      	str	r3, [r7, #4]
 8005096:	4a6e      	ldr	r2, [pc, #440]	; (8005250 <MX_GPIO_Init+0x298>)
 8005098:	4b6d      	ldr	r3, [pc, #436]	; (8005250 <MX_GPIO_Init+0x298>)
 800509a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800509c:	f043 0308 	orr.w	r3, r3, #8
 80050a0:	6313      	str	r3, [r2, #48]	; 0x30
 80050a2:	4b6b      	ldr	r3, [pc, #428]	; (8005250 <MX_GPIO_Init+0x298>)
 80050a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a6:	f003 0308 	and.w	r3, r3, #8
 80050aa:	607b      	str	r3, [r7, #4]
 80050ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RFID1_CS_Pin|RFID1_RST_Pin, GPIO_PIN_RESET);
 80050ae:	2200      	movs	r2, #0
 80050b0:	2118      	movs	r1, #24
 80050b2:	4868      	ldr	r0, [pc, #416]	; (8005254 <MX_GPIO_Init+0x29c>)
 80050b4:	f7fc f9c4 	bl	8001440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, RFID2_CS_Pin|RFID2_RST_Pin, GPIO_PIN_RESET);
 80050b8:	2200      	movs	r2, #0
 80050ba:	f44f 6188 	mov.w	r1, #1088	; 0x440
 80050be:	4866      	ldr	r0, [pc, #408]	; (8005258 <MX_GPIO_Init+0x2a0>)
 80050c0:	f7fc f9be 	bl	8001440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUZZER_Pin|INT4_Pin|INT3_Pin, GPIO_PIN_RESET);
 80050c4:	2200      	movs	r2, #0
 80050c6:	f240 3101 	movw	r1, #769	; 0x301
 80050ca:	4864      	ldr	r0, [pc, #400]	; (800525c <MX_GPIO_Init+0x2a4>)
 80050cc:	f7fc f9b8 	bl	8001440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, WIFI_RST_Pin|WIFI_CHPD_Pin|OLED_CS_Pin|OLED_DC_Pin 
 80050d0:	2200      	movs	r2, #0
 80050d2:	f641 4103 	movw	r1, #7171	; 0x1c03
 80050d6:	4862      	ldr	r0, [pc, #392]	; (8005260 <MX_GPIO_Init+0x2a8>)
 80050d8:	f7fc f9b2 	bl	8001440 <HAL_GPIO_WritePin>
                          |OLED_RES_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_RESET);
 80050dc:	2200      	movs	r2, #0
 80050de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80050e2:	4860      	ldr	r0, [pc, #384]	; (8005264 <MX_GPIO_Init+0x2ac>)
 80050e4:	f7fc f9ac 	bl	8001440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 80050e8:	2200      	movs	r2, #0
 80050ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80050ee:	485e      	ldr	r0, [pc, #376]	; (8005268 <MX_GPIO_Init+0x2b0>)
 80050f0:	f7fc f9a6 	bl	8001440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INT2_Pin|INT1_Pin, GPIO_PIN_RESET);
 80050f4:	2200      	movs	r2, #0
 80050f6:	f44f 7140 	mov.w	r1, #768	; 0x300
 80050fa:	485c      	ldr	r0, [pc, #368]	; (800526c <MX_GPIO_Init+0x2b4>)
 80050fc:	f7fc f9a0 	bl	8001440 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = RFID1_CS_Pin|RFID1_RST_Pin;
 8005100:	2318      	movs	r3, #24
 8005102:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005104:	2301      	movs	r3, #1
 8005106:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005108:	2300      	movs	r3, #0
 800510a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800510c:	2300      	movs	r3, #0
 800510e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005110:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005114:	4619      	mov	r1, r3
 8005116:	484f      	ldr	r0, [pc, #316]	; (8005254 <MX_GPIO_Init+0x29c>)
 8005118:	f7fb ffd0 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = RFID2_CS_Pin|RFID2_RST_Pin;
 800511c:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8005120:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005122:	2301      	movs	r3, #1
 8005124:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005126:	2300      	movs	r3, #0
 8005128:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800512a:	2300      	movs	r3, #0
 800512c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800512e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005132:	4619      	mov	r1, r3
 8005134:	4848      	ldr	r0, [pc, #288]	; (8005258 <MX_GPIO_Init+0x2a0>)
 8005136:	f7fb ffc1 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = BUZZER_Pin|INT4_Pin|INT3_Pin;
 800513a:	f240 3301 	movw	r3, #769	; 0x301
 800513e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005140:	2301      	movs	r3, #1
 8005142:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005144:	2300      	movs	r3, #0
 8005146:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005148:	2300      	movs	r3, #0
 800514a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800514c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005150:	4619      	mov	r1, r3
 8005152:	4842      	ldr	r0, [pc, #264]	; (800525c <MX_GPIO_Init+0x2a4>)
 8005154:	f7fb ffb2 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin 
                           PGPin */
  GPIO_InitStruct.Pin = WIFI_RST_Pin|WIFI_CHPD_Pin|OLED_CS_Pin|OLED_DC_Pin 
 8005158:	f641 4303 	movw	r3, #7171	; 0x1c03
 800515c:	627b      	str	r3, [r7, #36]	; 0x24
                          |OLED_RES_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800515e:	2301      	movs	r3, #1
 8005160:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005162:	2300      	movs	r3, #0
 8005164:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005166:	2300      	movs	r3, #0
 8005168:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800516a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800516e:	4619      	mov	r1, r3
 8005170:	483b      	ldr	r0, [pc, #236]	; (8005260 <MX_GPIO_Init+0x2a8>)
 8005172:	f7fb ffa3 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_CSN_Pin;
 8005176:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800517a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800517c:	2301      	movs	r3, #1
 800517e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005180:	2300      	movs	r3, #0
 8005182:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005184:	2300      	movs	r3, #0
 8005186:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(NRF_CSN_GPIO_Port, &GPIO_InitStruct);
 8005188:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800518c:	4619      	mov	r1, r3
 800518e:	4835      	ldr	r0, [pc, #212]	; (8005264 <MX_GPIO_Init+0x2ac>)
 8005190:	f7fb ff94 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_CE_Pin;
 8005194:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005198:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800519a:	2301      	movs	r3, #1
 800519c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800519e:	2300      	movs	r3, #0
 80051a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051a2:	2300      	movs	r3, #0
 80051a4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(NRF_CE_GPIO_Port, &GPIO_InitStruct);
 80051a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051aa:	4619      	mov	r1, r3
 80051ac:	482e      	ldr	r0, [pc, #184]	; (8005268 <MX_GPIO_Init+0x2b0>)
 80051ae:	f7fb ff85 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 80051b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80051b8:	2300      	movs	r3, #0
 80051ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051bc:	2300      	movs	r3, #0
 80051be:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 80051c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051c4:	4619      	mov	r1, r3
 80051c6:	4828      	ldr	r0, [pc, #160]	; (8005268 <MX_GPIO_Init+0x2b0>)
 80051c8:	f7fb ff78 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EXTI8_CloseCard_Pin;
 80051cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80051d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80051d2:	4b27      	ldr	r3, [pc, #156]	; (8005270 <MX_GPIO_Init+0x2b8>)
 80051d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051d6:	2300      	movs	r3, #0
 80051d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(EXTI8_CloseCard_GPIO_Port, &GPIO_InitStruct);
 80051da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051de:	4619      	mov	r1, r3
 80051e0:	481f      	ldr	r0, [pc, #124]	; (8005260 <MX_GPIO_Init+0x2a8>)
 80051e2:	f7fb ff6b 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INT2_Pin|INT1_Pin;
 80051e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80051ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80051ec:	2301      	movs	r3, #1
 80051ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051f0:	2300      	movs	r3, #0
 80051f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051f4:	2300      	movs	r3, #0
 80051f6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051fc:	4619      	mov	r1, r3
 80051fe:	481b      	ldr	r0, [pc, #108]	; (800526c <MX_GPIO_Init+0x2b4>)
 8005200:	f7fb ff5c 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LEDS_OUT1_Pin|LEDS_OUT2_Pin|LEDS_OUT3_Pin;
 8005204:	f44f 7360 	mov.w	r3, #896	; 0x380
 8005208:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800520a:	2300      	movs	r3, #0
 800520c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800520e:	2300      	movs	r3, #0
 8005210:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005212:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005216:	4619      	mov	r1, r3
 8005218:	4812      	ldr	r0, [pc, #72]	; (8005264 <MX_GPIO_Init+0x2ac>)
 800521a:	f7fb ff4f 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LEDS_OUT4_Pin|LEDS_OUT5_Pin;
 800521e:	2303      	movs	r3, #3
 8005220:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005222:	2300      	movs	r3, #0
 8005224:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005226:	2300      	movs	r3, #0
 8005228:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800522a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800522e:	4619      	mov	r1, r3
 8005230:	4808      	ldr	r0, [pc, #32]	; (8005254 <MX_GPIO_Init+0x29c>)
 8005232:	f7fb ff43 	bl	80010bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8005236:	2200      	movs	r2, #0
 8005238:	2100      	movs	r1, #0
 800523a:	2017      	movs	r0, #23
 800523c:	f7fb ff07 	bl	800104e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8005240:	2017      	movs	r0, #23
 8005242:	f7fb ff20 	bl	8001086 <HAL_NVIC_EnableIRQ>

}
 8005246:	bf00      	nop
 8005248:	3738      	adds	r7, #56	; 0x38
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	40023800 	.word	0x40023800
 8005254:	40021000 	.word	0x40021000
 8005258:	40021400 	.word	0x40021400
 800525c:	40020800 	.word	0x40020800
 8005260:	40021800 	.word	0x40021800
 8005264:	40020400 	.word	0x40020400
 8005268:	40020c00 	.word	0x40020c00
 800526c:	40020000 	.word	0x40020000
 8005270:	10110000 	.word	0x10110000

08005274 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8005274:	b590      	push	{r4, r7, lr}
 8005276:	b083      	sub	sp, #12
 8005278:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800527a:	f7fb fd7b 	bl	8000d74 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800527e:	f000 fad1 	bl	8005824 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8005282:	f7ff fe99 	bl	8004fb8 <MX_GPIO_Init>
	MX_SPI2_Init();
 8005286:	f000 fba5 	bl	80059d4 <MX_SPI2_Init>
	MX_SPI4_Init();
 800528a:	f000 fbd9 	bl	8005a40 <MX_SPI4_Init>
	MX_SPI5_Init();
 800528e:	f000 fc0d 	bl	8005aac <MX_SPI5_Init>
	MX_SPI6_Init();
 8005292:	f000 fc41 	bl	8005b18 <MX_SPI6_Init>
	MX_TIM2_Init();
 8005296:	f000 fe9f 	bl	8005fd8 <MX_TIM2_Init>
	MX_TIM3_Init();
 800529a:	f000 fef1 	bl	8006080 <MX_TIM3_Init>
	MX_TIM8_Init();
 800529e:	f000 ff43 	bl	8006128 <MX_TIM8_Init>
	MX_UART7_Init();
 80052a2:	f001 f90f 	bl	80064c4 <MX_UART7_Init>
	MX_GFXSIMULATOR_Init();
 80052a6:	f7ff fe7f 	bl	8004fa8 <MX_GFXSIMULATOR_Init>
	MX_TIM12_Init();
 80052aa:	f000 ffcd 	bl	8006248 <MX_TIM12_Init>
	/* USER CODE BEGIN 2 */

	/* Set cs and reset in high state */
	HAL_GPIO_WritePin(RFID1_CS_GPIO_Port, RFID1_CS_Pin, SET);
 80052ae:	2201      	movs	r2, #1
 80052b0:	2108      	movs	r1, #8
 80052b2:	48ad      	ldr	r0, [pc, #692]	; (8005568 <main+0x2f4>)
 80052b4:	f7fc f8c4 	bl	8001440 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFID2_CS_GPIO_Port, RFID2_CS_Pin, SET);
 80052b8:	2201      	movs	r2, #1
 80052ba:	2140      	movs	r1, #64	; 0x40
 80052bc:	48ab      	ldr	r0, [pc, #684]	; (800556c <main+0x2f8>)
 80052be:	f7fc f8bf 	bl	8001440 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFID1_RST_GPIO_Port, RFID1_RST_Pin, SET);
 80052c2:	2201      	movs	r2, #1
 80052c4:	2110      	movs	r1, #16
 80052c6:	48a8      	ldr	r0, [pc, #672]	; (8005568 <main+0x2f4>)
 80052c8:	f7fc f8ba 	bl	8001440 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFID2_RST_GPIO_Port, RFID2_RST_Pin, SET);
 80052cc:	2201      	movs	r2, #1
 80052ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80052d2:	48a6      	ldr	r0, [pc, #664]	; (800556c <main+0x2f8>)
 80052d4:	f7fc f8b4 	bl	8001440 <HAL_GPIO_WritePin>

	/* display initialization */
	ssd1306_init();
 80052d8:	f7ff fd5a 	bl	8004d90 <ssd1306_init>
	ssd1306_clear_screen(0xFF);
 80052dc:	20ff      	movs	r0, #255	; 0xff
 80052de:	f7ff fb23 	bl	8004928 <ssd1306_clear_screen>
	HAL_Delay(1000);
 80052e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80052e6:	f7fb fdb7 	bl	8000e58 <HAL_Delay>
	ssd1306_clear_screen(0x00);
 80052ea:	2000      	movs	r0, #0
 80052ec:	f7ff fb1c 	bl	8004928 <ssd1306_clear_screen>
	ssd1306_hello_word();
 80052f0:	f7ff fe1a 	bl	8004f28 <ssd1306_hello_word>

	/* MFRC522 initialization  */
	HAL_Delay(300);
 80052f4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80052f8:	f7fb fdae 	bl	8000e58 <HAL_Delay>
	MFRC552_preinit(&rfid1, &rfid2);
 80052fc:	499c      	ldr	r1, [pc, #624]	; (8005570 <main+0x2fc>)
 80052fe:	489d      	ldr	r0, [pc, #628]	; (8005574 <main+0x300>)
 8005300:	f7fe ffc0 	bl	8004284 <MFRC552_preinit>
	SPI_use_instance = &rfid2;
 8005304:	4b9c      	ldr	r3, [pc, #624]	; (8005578 <main+0x304>)
 8005306:	4a9a      	ldr	r2, [pc, #616]	; (8005570 <main+0x2fc>)
 8005308:	601a      	str	r2, [r3, #0]
	MFRC522_Init();
 800530a:	f7ff fa5d 	bl	80047c8 <MFRC522_Init>
	SPI_use_instance = &rfid1;
 800530e:	4b9a      	ldr	r3, [pc, #616]	; (8005578 <main+0x304>)
 8005310:	4a98      	ldr	r2, [pc, #608]	; (8005574 <main+0x300>)
 8005312:	601a      	str	r2, [r3, #0]
	MFRC522_Init();
 8005314:	f7ff fa58 	bl	80047c8 <MFRC522_Init>

	/* end of initialization, sound signal */
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
 8005318:	2201      	movs	r2, #1
 800531a:	2101      	movs	r1, #1
 800531c:	4897      	ldr	r0, [pc, #604]	; (800557c <main+0x308>)
 800531e:	f7fc f88f 	bl	8001440 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8005322:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005326:	f7fb fd97 	bl	8000e58 <HAL_Delay>
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, RESET);
 800532a:	2200      	movs	r2, #0
 800532c:	2101      	movs	r1, #1
 800532e:	4893      	ldr	r0, [pc, #588]	; (800557c <main+0x308>)
 8005330:	f7fc f886 	bl	8001440 <HAL_GPIO_WritePin>

	/* initialization of encoders and timer */
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8005334:	2100      	movs	r1, #0
 8005336:	4892      	ldr	r0, [pc, #584]	; (8005580 <main+0x30c>)
 8005338:	f7fd f94a 	bl	80025d0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800533c:	2104      	movs	r1, #4
 800533e:	4890      	ldr	r0, [pc, #576]	; (8005580 <main+0x30c>)
 8005340:	f7fd f946 	bl	80025d0 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8005344:	213c      	movs	r1, #60	; 0x3c
 8005346:	488f      	ldr	r0, [pc, #572]	; (8005584 <main+0x310>)
 8005348:	f7fd fa12 	bl	8002770 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800534c:	213c      	movs	r1, #60	; 0x3c
 800534e:	488e      	ldr	r0, [pc, #568]	; (8005588 <main+0x314>)
 8005350:	f7fd fa0e 	bl	8002770 <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim12);				 // start system timer
 8005354:	488d      	ldr	r0, [pc, #564]	; (800558c <main+0x318>)
 8005356:	f7fd f8eb 	bl	8002530 <HAL_TIM_Base_Start_IT>
	HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn); 	 // start of timer interrupts
 800535a:	202b      	movs	r0, #43	; 0x2b
 800535c:	f7fb fe93 	bl	8001086 <HAL_NVIC_EnableIRQ>

	/* initialization led stript */
	vLedStrip_Init(&LedStrip);
 8005360:	488b      	ldr	r0, [pc, #556]	; (8005590 <main+0x31c>)
 8005362:	f7fe fafd 	bl	8003960 <vLedStrip_Init>

	/* Initialization motors and regulator PID */
	vMotor_init(&MotorLeft, &MotorRight);
 8005366:	498b      	ldr	r1, [pc, #556]	; (8005594 <main+0x320>)
 8005368:	488b      	ldr	r0, [pc, #556]	; (8005598 <main+0x324>)
 800536a:	f7fe fd49 	bl	8003e00 <vMotor_init>
	vMotorPID_init(&MotorPID_Left, &MotorPID_Right);
 800536e:	498b      	ldr	r1, [pc, #556]	; (800559c <main+0x328>)
 8005370:	488b      	ldr	r0, [pc, #556]	; (80055a0 <main+0x32c>)
 8005372:	f7fe fe4f 	bl	8004014 <vMotorPID_init>

	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8005376:	2017      	movs	r0, #23
 8005378:	f7fb fe85 	bl	8001086 <HAL_NVIC_EnableIRQ>

	MotorPID_Left.ValueTask = 4;
 800537c:	4b88      	ldr	r3, [pc, #544]	; (80055a0 <main+0x32c>)
 800537e:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8005382:	61da      	str	r2, [r3, #28]
	MotorPID_Right.ValueTask = 4;
 8005384:	4b85      	ldr	r3, [pc, #532]	; (800559c <main+0x328>)
 8005386:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800538a:	61da      	str	r2, [r3, #28]

	HAL_Delay(1000);
 800538c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005390:	f7fb fd62 	bl	8000e58 <HAL_Delay>
	ssd1306_clear_screen(0x00);
 8005394:	2000      	movs	r0, #0
 8005396:	f7ff fac7 	bl	8004928 <ssd1306_clear_screen>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		/* re-reading card reading support  */
		if (Flag_Close_RFID > 5000) {
 800539a:	4b82      	ldr	r3, [pc, #520]	; (80055a4 <main+0x330>)
 800539c:	881b      	ldrh	r3, [r3, #0]
 800539e:	b29b      	uxth	r3, r3
 80053a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d93b      	bls.n	8005420 <main+0x1ac>
			if (Count_NoReadRFID > 2) {
 80053a8:	4b7f      	ldr	r3, [pc, #508]	; (80055a8 <main+0x334>)
 80053aa:	781b      	ldrb	r3, [r3, #0]
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	2b02      	cmp	r3, #2
 80053b0:	d90e      	bls.n	80053d0 <main+0x15c>
				rfid_onRead = 0;
 80053b2:	4b7e      	ldr	r3, [pc, #504]	; (80055ac <main+0x338>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	701a      	strb	r2, [r3, #0]
				Semaphor_CloseRFID = 0;
 80053b8:	4b7d      	ldr	r3, [pc, #500]	; (80055b0 <main+0x33c>)
 80053ba:	2200      	movs	r2, #0
 80053bc:	701a      	strb	r2, [r3, #0]
				Count_NoReadRFID = 0;
 80053be:	4b7a      	ldr	r3, [pc, #488]	; (80055a8 <main+0x334>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	701a      	strb	r2, [r3, #0]
				Semaphor_NoReadRFID = 0;
 80053c4:	4b7b      	ldr	r3, [pc, #492]	; (80055b4 <main+0x340>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	701a      	strb	r2, [r3, #0]
				Flag_Close_RFID = 0;
 80053ca:	4b76      	ldr	r3, [pc, #472]	; (80055a4 <main+0x330>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	801a      	strh	r2, [r3, #0]

			}
			Flag_Close_RFID = 0;
 80053d0:	4b74      	ldr	r3, [pc, #464]	; (80055a4 <main+0x330>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	801a      	strh	r2, [r3, #0]
			Semaphor_CloseRFID = 0;
 80053d6:	4b76      	ldr	r3, [pc, #472]	; (80055b0 <main+0x33c>)
 80053d8:	2200      	movs	r2, #0
 80053da:	701a      	strb	r2, [r3, #0]
			Semaphor_NoReadRFID = 1;
 80053dc:	4b75      	ldr	r3, [pc, #468]	; (80055b4 <main+0x340>)
 80053de:	2201      	movs	r2, #1
 80053e0:	701a      	strb	r2, [r3, #0]
			Count_NoReadRFID++;
 80053e2:	4b71      	ldr	r3, [pc, #452]	; (80055a8 <main+0x334>)
 80053e4:	781b      	ldrb	r3, [r3, #0]
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	3301      	adds	r3, #1
 80053ea:	b2da      	uxtb	r2, r3
 80053ec:	4b6e      	ldr	r3, [pc, #440]	; (80055a8 <main+0x334>)
 80053ee:	701a      	strb	r2, [r3, #0]
			ssd1306_clear_screen(0x00);
 80053f0:	2000      	movs	r0, #0
 80053f2:	f7ff fa99 	bl	8004928 <ssd1306_clear_screen>
			ssd1306_display_string(0, 0, (uint8_t*) "brak proba -> ", 14, 1);
 80053f6:	2301      	movs	r3, #1
 80053f8:	9300      	str	r3, [sp, #0]
 80053fa:	230e      	movs	r3, #14
 80053fc:	4a6e      	ldr	r2, [pc, #440]	; (80055b8 <main+0x344>)
 80053fe:	2100      	movs	r1, #0
 8005400:	2000      	movs	r0, #0
 8005402:	f7ff fc33 	bl	8004c6c <ssd1306_display_string>
			ssd1306_display_num(100, 0, Count_NoReadRFID, 3, 14);
 8005406:	4b68      	ldr	r3, [pc, #416]	; (80055a8 <main+0x334>)
 8005408:	781b      	ldrb	r3, [r3, #0]
 800540a:	b2db      	uxtb	r3, r3
 800540c:	461a      	mov	r2, r3
 800540e:	230e      	movs	r3, #14
 8005410:	9300      	str	r3, [sp, #0]
 8005412:	2303      	movs	r3, #3
 8005414:	2100      	movs	r1, #0
 8005416:	2064      	movs	r0, #100	; 0x64
 8005418:	f7ff fbba 	bl	8004b90 <ssd1306_display_num>
			ssd1306_refresh_gram();
 800541c:	f7ff fa4e 	bl	80048bc <ssd1306_refresh_gram>
		}

		if (Semaphor_CloseRFID && Flag_read_card > 250) {
 8005420:	4b63      	ldr	r3, [pc, #396]	; (80055b0 <main+0x33c>)
 8005422:	781b      	ldrb	r3, [r3, #0]
 8005424:	b2db      	uxtb	r3, r3
 8005426:	2b00      	cmp	r3, #0
 8005428:	f000 8125 	beq.w	8005676 <main+0x402>
 800542c:	4b63      	ldr	r3, [pc, #396]	; (80055bc <main+0x348>)
 800542e:	881b      	ldrh	r3, [r3, #0]
 8005430:	b29b      	uxth	r3, r3
 8005432:	2bfa      	cmp	r3, #250	; 0xfa
 8005434:	f240 811f 	bls.w	8005676 <main+0x402>
			Flag_read_card = 0;
 8005438:	4b60      	ldr	r3, [pc, #384]	; (80055bc <main+0x348>)
 800543a:	2200      	movs	r2, #0
 800543c:	801a      	strh	r2, [r3, #0]
			if (rfid_id) {
 800543e:	4b60      	ldr	r3, [pc, #384]	; (80055c0 <main+0x34c>)
 8005440:	781b      	ldrb	r3, [r3, #0]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d006      	beq.n	8005454 <main+0x1e0>
				SPI_use_instance = &rfid1;
 8005446:	4b4c      	ldr	r3, [pc, #304]	; (8005578 <main+0x304>)
 8005448:	4a4a      	ldr	r2, [pc, #296]	; (8005574 <main+0x300>)
 800544a:	601a      	str	r2, [r3, #0]
				rfid_id = 0;
 800544c:	4b5c      	ldr	r3, [pc, #368]	; (80055c0 <main+0x34c>)
 800544e:	2200      	movs	r2, #0
 8005450:	701a      	strb	r2, [r3, #0]
 8005452:	e005      	b.n	8005460 <main+0x1ec>
			} else {
				SPI_use_instance = &rfid2;
 8005454:	4b48      	ldr	r3, [pc, #288]	; (8005578 <main+0x304>)
 8005456:	4a46      	ldr	r2, [pc, #280]	; (8005570 <main+0x2fc>)
 8005458:	601a      	str	r2, [r3, #0]
				rfid_id = 1;
 800545a:	4b59      	ldr	r3, [pc, #356]	; (80055c0 <main+0x34c>)
 800545c:	2201      	movs	r2, #1
 800545e:	701a      	strb	r2, [r3, #0]
			}
			if (MFRC522_Check(CardID) == MI_OK) {
 8005460:	4858      	ldr	r0, [pc, #352]	; (80055c4 <main+0x350>)
 8005462:	f7fe ffe6 	bl	8004432 <MFRC522_Check>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	f040 8101 	bne.w	8005670 <main+0x3fc>
				OLED_refreshOn = 1;
 800546e:	4b56      	ldr	r3, [pc, #344]	; (80055c8 <main+0x354>)
 8005470:	2201      	movs	r2, #1
 8005472:	701a      	strb	r2, [r3, #0]
				rfid_onRead = 0;
 8005474:	4b4d      	ldr	r3, [pc, #308]	; (80055ac <main+0x338>)
 8005476:	2200      	movs	r2, #0
 8005478:	701a      	strb	r2, [r3, #0]
				Semaphor_CloseRFID = 0;
 800547a:	4b4d      	ldr	r3, [pc, #308]	; (80055b0 <main+0x33c>)
 800547c:	2200      	movs	r2, #0
 800547e:	701a      	strb	r2, [r3, #0]
				Count_NoReadRFID = 0;
 8005480:	4b49      	ldr	r3, [pc, #292]	; (80055a8 <main+0x334>)
 8005482:	2200      	movs	r2, #0
 8005484:	701a      	strb	r2, [r3, #0]
				Semaphor_NoReadRFID = 0;
 8005486:	4b4b      	ldr	r3, [pc, #300]	; (80055b4 <main+0x340>)
 8005488:	2200      	movs	r2, #0
 800548a:	701a      	strb	r2, [r3, #0]
				Flag_Close_RFID = 0;
 800548c:	4b45      	ldr	r3, [pc, #276]	; (80055a4 <main+0x330>)
 800548e:	2200      	movs	r2, #0
 8005490:	801a      	strh	r2, [r3, #0]
				//		        myESP8266_SendFrame((uint8_t*)"\r\nOK Robot CMD_GET_DATA!!\r\n", SERVER_PORT);
				//		               PrepareFrame(CardID, CMD_GET_DATA);
				//		               HAL_UART_Transmit(&esp_uart, &p_frame, p_frame.header.length, 1000);
				/*
				 */
				printf("[%02x-%02x-%02x-%02x] \r\n", CardID[0], CardID[1],
 8005492:	4b4c      	ldr	r3, [pc, #304]	; (80055c4 <main+0x350>)
 8005494:	781b      	ldrb	r3, [r3, #0]
 8005496:	4619      	mov	r1, r3
 8005498:	4b4a      	ldr	r3, [pc, #296]	; (80055c4 <main+0x350>)
 800549a:	785b      	ldrb	r3, [r3, #1]
 800549c:	461a      	mov	r2, r3
						CardID[2], CardID[3]);
 800549e:	4b49      	ldr	r3, [pc, #292]	; (80055c4 <main+0x350>)
 80054a0:	789b      	ldrb	r3, [r3, #2]
				printf("[%02x-%02x-%02x-%02x] \r\n", CardID[0], CardID[1],
 80054a2:	4618      	mov	r0, r3
						CardID[2], CardID[3]);
 80054a4:	4b47      	ldr	r3, [pc, #284]	; (80055c4 <main+0x350>)
 80054a6:	78db      	ldrb	r3, [r3, #3]
				printf("[%02x-%02x-%02x-%02x] \r\n", CardID[0], CardID[1],
 80054a8:	9300      	str	r3, [sp, #0]
 80054aa:	4603      	mov	r3, r0
 80054ac:	4847      	ldr	r0, [pc, #284]	; (80055cc <main+0x358>)
 80054ae:	f001 f8e3 	bl	8006678 <iprintf>
				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
 80054b2:	2201      	movs	r2, #1
 80054b4:	2101      	movs	r1, #1
 80054b6:	4831      	ldr	r0, [pc, #196]	; (800557c <main+0x308>)
 80054b8:	f7fb ffc2 	bl	8001440 <HAL_GPIO_WritePin>
				HAL_Delay(500);
 80054bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80054c0:	f7fb fcca 	bl	8000e58 <HAL_Delay>
				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, RESET);
 80054c4:	2200      	movs	r2, #0
 80054c6:	2101      	movs	r1, #1
 80054c8:	482c      	ldr	r0, [pc, #176]	; (800557c <main+0x308>)
 80054ca:	f7fb ffb9 	bl	8001440 <HAL_GPIO_WritePin>
				//		          HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
				//		          HAL_Delay(5);
				//		        }
				//		        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
//				ssd1306_clear_screen(0x00);
				if (rfid_id) {
 80054ce:	4b3c      	ldr	r3, [pc, #240]	; (80055c0 <main+0x34c>)
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d07e      	beq.n	80055d4 <main+0x360>
					ssd1306_display_string(0, 30, (uint8_t*) "Karta ID : ", 14,
 80054d6:	2301      	movs	r3, #1
 80054d8:	9300      	str	r3, [sp, #0]
 80054da:	230e      	movs	r3, #14
 80054dc:	4a3c      	ldr	r2, [pc, #240]	; (80055d0 <main+0x35c>)
 80054de:	211e      	movs	r1, #30
 80054e0:	2000      	movs	r0, #0
 80054e2:	f7ff fbc3 	bl	8004c6c <ssd1306_display_string>
							1);
					ssd1306_display_num(0, 45, CardID[0], 3, 14);
 80054e6:	4b37      	ldr	r3, [pc, #220]	; (80055c4 <main+0x350>)
 80054e8:	781b      	ldrb	r3, [r3, #0]
 80054ea:	461a      	mov	r2, r3
 80054ec:	230e      	movs	r3, #14
 80054ee:	9300      	str	r3, [sp, #0]
 80054f0:	2303      	movs	r3, #3
 80054f2:	212d      	movs	r1, #45	; 0x2d
 80054f4:	2000      	movs	r0, #0
 80054f6:	f7ff fb4b 	bl	8004b90 <ssd1306_display_num>
					ssd1306_display_char(21, 45, '-', 14, 1);
 80054fa:	2301      	movs	r3, #1
 80054fc:	9300      	str	r3, [sp, #0]
 80054fe:	230e      	movs	r3, #14
 8005500:	222d      	movs	r2, #45	; 0x2d
 8005502:	212d      	movs	r1, #45	; 0x2d
 8005504:	2015      	movs	r0, #21
 8005506:	f7ff fa9f 	bl	8004a48 <ssd1306_display_char>
					ssd1306_display_num(28, 45, CardID[1], 3, 14);
 800550a:	4b2e      	ldr	r3, [pc, #184]	; (80055c4 <main+0x350>)
 800550c:	785b      	ldrb	r3, [r3, #1]
 800550e:	461a      	mov	r2, r3
 8005510:	230e      	movs	r3, #14
 8005512:	9300      	str	r3, [sp, #0]
 8005514:	2303      	movs	r3, #3
 8005516:	212d      	movs	r1, #45	; 0x2d
 8005518:	201c      	movs	r0, #28
 800551a:	f7ff fb39 	bl	8004b90 <ssd1306_display_num>
					ssd1306_display_char(49, 45, '-', 14, 1);
 800551e:	2301      	movs	r3, #1
 8005520:	9300      	str	r3, [sp, #0]
 8005522:	230e      	movs	r3, #14
 8005524:	222d      	movs	r2, #45	; 0x2d
 8005526:	212d      	movs	r1, #45	; 0x2d
 8005528:	2031      	movs	r0, #49	; 0x31
 800552a:	f7ff fa8d 	bl	8004a48 <ssd1306_display_char>
					ssd1306_display_num(56, 45, CardID[2], 3, 14);
 800552e:	4b25      	ldr	r3, [pc, #148]	; (80055c4 <main+0x350>)
 8005530:	789b      	ldrb	r3, [r3, #2]
 8005532:	461a      	mov	r2, r3
 8005534:	230e      	movs	r3, #14
 8005536:	9300      	str	r3, [sp, #0]
 8005538:	2303      	movs	r3, #3
 800553a:	212d      	movs	r1, #45	; 0x2d
 800553c:	2038      	movs	r0, #56	; 0x38
 800553e:	f7ff fb27 	bl	8004b90 <ssd1306_display_num>
					ssd1306_display_char(77, 45, '-', 14, 1);
 8005542:	2301      	movs	r3, #1
 8005544:	9300      	str	r3, [sp, #0]
 8005546:	230e      	movs	r3, #14
 8005548:	222d      	movs	r2, #45	; 0x2d
 800554a:	212d      	movs	r1, #45	; 0x2d
 800554c:	204d      	movs	r0, #77	; 0x4d
 800554e:	f7ff fa7b 	bl	8004a48 <ssd1306_display_char>
					ssd1306_display_num(84, 45, CardID[3], 3, 14);
 8005552:	4b1c      	ldr	r3, [pc, #112]	; (80055c4 <main+0x350>)
 8005554:	78db      	ldrb	r3, [r3, #3]
 8005556:	461a      	mov	r2, r3
 8005558:	230e      	movs	r3, #14
 800555a:	9300      	str	r3, [sp, #0]
 800555c:	2303      	movs	r3, #3
 800555e:	212d      	movs	r1, #45	; 0x2d
 8005560:	2054      	movs	r0, #84	; 0x54
 8005562:	f7ff fb15 	bl	8004b90 <ssd1306_display_num>
 8005566:	e080      	b.n	800566a <main+0x3f6>
 8005568:	40021000 	.word	0x40021000
 800556c:	40021400 	.word	0x40021400
 8005570:	20000514 	.word	0x20000514
 8005574:	200005f0 	.word	0x200005f0
 8005578:	200004ac 	.word	0x200004ac
 800557c:	40020800 	.word	0x40020800
 8005580:	200007f8 	.word	0x200007f8
 8005584:	20000878 	.word	0x20000878
 8005588:	20000838 	.word	0x20000838
 800558c:	200008b8 	.word	0x200008b8
 8005590:	200004b8 	.word	0x200004b8
 8005594:	2000057c 	.word	0x2000057c
 8005598:	20000658 	.word	0x20000658
 800559c:	200004c8 	.word	0x200004c8
 80055a0:	200004ec 	.word	0x200004ec
 80055a4:	200004a6 	.word	0x200004a6
 80055a8:	200004a4 	.word	0x200004a4
 80055ac:	20000491 	.word	0x20000491
 80055b0:	200004a9 	.word	0x200004a9
 80055b4:	200004a8 	.word	0x200004a8
 80055b8:	0800757c 	.word	0x0800757c
 80055bc:	200004b0 	.word	0x200004b0
 80055c0:	20000490 	.word	0x20000490
 80055c4:	20000688 	.word	0x20000688
 80055c8:	200004b3 	.word	0x200004b3
 80055cc:	0800758c 	.word	0x0800758c
 80055d0:	080075a8 	.word	0x080075a8
				} else {
					ssd1306_clear_screen(0x00);
 80055d4:	2000      	movs	r0, #0
 80055d6:	f7ff f9a7 	bl	8004928 <ssd1306_clear_screen>
					ssd1306_display_string(0, 0, (uint8_t*) "Sektor ID : ", 14,
 80055da:	2301      	movs	r3, #1
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	230e      	movs	r3, #14
 80055e0:	4a7e      	ldr	r2, [pc, #504]	; (80057dc <main+0x568>)
 80055e2:	2100      	movs	r1, #0
 80055e4:	2000      	movs	r0, #0
 80055e6:	f7ff fb41 	bl	8004c6c <ssd1306_display_string>
							1);
					ssd1306_display_num(0, 15, CardID[0], 3, 14);
 80055ea:	4b7d      	ldr	r3, [pc, #500]	; (80057e0 <main+0x56c>)
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	461a      	mov	r2, r3
 80055f0:	230e      	movs	r3, #14
 80055f2:	9300      	str	r3, [sp, #0]
 80055f4:	2303      	movs	r3, #3
 80055f6:	210f      	movs	r1, #15
 80055f8:	2000      	movs	r0, #0
 80055fa:	f7ff fac9 	bl	8004b90 <ssd1306_display_num>
					ssd1306_display_char(21, 15, '-', 14, 1);
 80055fe:	2301      	movs	r3, #1
 8005600:	9300      	str	r3, [sp, #0]
 8005602:	230e      	movs	r3, #14
 8005604:	222d      	movs	r2, #45	; 0x2d
 8005606:	210f      	movs	r1, #15
 8005608:	2015      	movs	r0, #21
 800560a:	f7ff fa1d 	bl	8004a48 <ssd1306_display_char>
					ssd1306_display_num(28, 15, CardID[1], 3, 14);
 800560e:	4b74      	ldr	r3, [pc, #464]	; (80057e0 <main+0x56c>)
 8005610:	785b      	ldrb	r3, [r3, #1]
 8005612:	461a      	mov	r2, r3
 8005614:	230e      	movs	r3, #14
 8005616:	9300      	str	r3, [sp, #0]
 8005618:	2303      	movs	r3, #3
 800561a:	210f      	movs	r1, #15
 800561c:	201c      	movs	r0, #28
 800561e:	f7ff fab7 	bl	8004b90 <ssd1306_display_num>
					ssd1306_display_char(49, 15, '-', 14, 1);
 8005622:	2301      	movs	r3, #1
 8005624:	9300      	str	r3, [sp, #0]
 8005626:	230e      	movs	r3, #14
 8005628:	222d      	movs	r2, #45	; 0x2d
 800562a:	210f      	movs	r1, #15
 800562c:	2031      	movs	r0, #49	; 0x31
 800562e:	f7ff fa0b 	bl	8004a48 <ssd1306_display_char>
					ssd1306_display_num(56, 15, CardID[2], 3, 14);
 8005632:	4b6b      	ldr	r3, [pc, #428]	; (80057e0 <main+0x56c>)
 8005634:	789b      	ldrb	r3, [r3, #2]
 8005636:	461a      	mov	r2, r3
 8005638:	230e      	movs	r3, #14
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	2303      	movs	r3, #3
 800563e:	210f      	movs	r1, #15
 8005640:	2038      	movs	r0, #56	; 0x38
 8005642:	f7ff faa5 	bl	8004b90 <ssd1306_display_num>
					ssd1306_display_char(77, 15, '-', 14, 1);
 8005646:	2301      	movs	r3, #1
 8005648:	9300      	str	r3, [sp, #0]
 800564a:	230e      	movs	r3, #14
 800564c:	222d      	movs	r2, #45	; 0x2d
 800564e:	210f      	movs	r1, #15
 8005650:	204d      	movs	r0, #77	; 0x4d
 8005652:	f7ff f9f9 	bl	8004a48 <ssd1306_display_char>
					ssd1306_display_num(84, 15, CardID[3], 3, 14);
 8005656:	4b62      	ldr	r3, [pc, #392]	; (80057e0 <main+0x56c>)
 8005658:	78db      	ldrb	r3, [r3, #3]
 800565a:	461a      	mov	r2, r3
 800565c:	230e      	movs	r3, #14
 800565e:	9300      	str	r3, [sp, #0]
 8005660:	2303      	movs	r3, #3
 8005662:	210f      	movs	r1, #15
 8005664:	2054      	movs	r0, #84	; 0x54
 8005666:	f7ff fa93 	bl	8004b90 <ssd1306_display_num>
				}
				ssd1306_refresh_gram();
 800566a:	f7ff f927 	bl	80048bc <ssd1306_refresh_gram>
 800566e:	e002      	b.n	8005676 <main+0x402>
			} else {
				printf("Nie wykryto karty \r\n");
 8005670:	485c      	ldr	r0, [pc, #368]	; (80057e4 <main+0x570>)
 8005672:	f001 f875 	bl	8006760 <puts>
			}
		}

		/* thread of the robot's movement support */
		if (FlagRead_LedStrip >= 10) {
 8005676:	4b5c      	ldr	r3, [pc, #368]	; (80057e8 <main+0x574>)
 8005678:	781b      	ldrb	r3, [r3, #0]
 800567a:	b2db      	uxtb	r3, r3
 800567c:	2b09      	cmp	r3, #9
 800567e:	d959      	bls.n	8005734 <main+0x4c0>
			FlagRead_LedStrip = 0;
 8005680:	4b59      	ldr	r3, [pc, #356]	; (80057e8 <main+0x574>)
 8005682:	2200      	movs	r2, #0
 8005684:	701a      	strb	r2, [r3, #0]
			vLedStrip_ReadStatus(&LedStrip);
 8005686:	4859      	ldr	r0, [pc, #356]	; (80057ec <main+0x578>)
 8005688:	f7fe f97a 	bl	8003980 <vLedStrip_ReadStatus>
			LedStrip_Speed = vLed_control(&LedStrip, Semaphor_NoReadRFID);
 800568c:	4b58      	ldr	r3, [pc, #352]	; (80057f0 <main+0x57c>)
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	b2db      	uxtb	r3, r3
 8005692:	4619      	mov	r1, r3
 8005694:	4855      	ldr	r0, [pc, #340]	; (80057ec <main+0x578>)
 8005696:	f7fe f9e3 	bl	8003a60 <vLed_control>
 800569a:	4602      	mov	r2, r0
 800569c:	4b55      	ldr	r3, [pc, #340]	; (80057f4 <main+0x580>)
 800569e:	4611      	mov	r1, r2
 80056a0:	7019      	strb	r1, [r3, #0]
 80056a2:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80056a6:	7059      	strb	r1, [r3, #1]
 80056a8:	f3c2 4207 	ubfx	r2, r2, #16, #8
 80056ac:	709a      	strb	r2, [r3, #2]
			if ((speed + LedStrip_Speed.LeftSpeed) >= 0) {
 80056ae:	4b52      	ldr	r3, [pc, #328]	; (80057f8 <main+0x584>)
 80056b0:	881b      	ldrh	r3, [r3, #0]
 80056b2:	b21b      	sxth	r3, r3
 80056b4:	461a      	mov	r2, r3
 80056b6:	4b4f      	ldr	r3, [pc, #316]	; (80057f4 <main+0x580>)
 80056b8:	f993 3000 	ldrsb.w	r3, [r3]
 80056bc:	4413      	add	r3, r2
 80056be:	2b00      	cmp	r3, #0
 80056c0:	db0f      	blt.n	80056e2 <main+0x46e>
				MotorPID_Left.ValueTask = speed + LedStrip_Speed.LeftSpeed;
 80056c2:	4b4d      	ldr	r3, [pc, #308]	; (80057f8 <main+0x584>)
 80056c4:	881b      	ldrh	r3, [r3, #0]
 80056c6:	b21b      	sxth	r3, r3
 80056c8:	461a      	mov	r2, r3
 80056ca:	4b4a      	ldr	r3, [pc, #296]	; (80057f4 <main+0x580>)
 80056cc:	f993 3000 	ldrsb.w	r3, [r3]
 80056d0:	4413      	add	r3, r2
 80056d2:	ee07 3a90 	vmov	s15, r3
 80056d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056da:	4b48      	ldr	r3, [pc, #288]	; (80057fc <main+0x588>)
 80056dc:	edc3 7a07 	vstr	s15, [r3, #28]
 80056e0:	e003      	b.n	80056ea <main+0x476>
			} else {
				MotorPID_Left.ValueTask = 0;
 80056e2:	4b46      	ldr	r3, [pc, #280]	; (80057fc <main+0x588>)
 80056e4:	f04f 0200 	mov.w	r2, #0
 80056e8:	61da      	str	r2, [r3, #28]
			}
			if ((speed + LedStrip_Speed.RightSpeed) >= 0) {
 80056ea:	4b43      	ldr	r3, [pc, #268]	; (80057f8 <main+0x584>)
 80056ec:	881b      	ldrh	r3, [r3, #0]
 80056ee:	b21b      	sxth	r3, r3
 80056f0:	461a      	mov	r2, r3
 80056f2:	4b40      	ldr	r3, [pc, #256]	; (80057f4 <main+0x580>)
 80056f4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80056f8:	4413      	add	r3, r2
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	db0f      	blt.n	800571e <main+0x4aa>
				MotorPID_Right.ValueTask = speed + LedStrip_Speed.RightSpeed;
 80056fe:	4b3e      	ldr	r3, [pc, #248]	; (80057f8 <main+0x584>)
 8005700:	881b      	ldrh	r3, [r3, #0]
 8005702:	b21b      	sxth	r3, r3
 8005704:	461a      	mov	r2, r3
 8005706:	4b3b      	ldr	r3, [pc, #236]	; (80057f4 <main+0x580>)
 8005708:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800570c:	4413      	add	r3, r2
 800570e:	ee07 3a90 	vmov	s15, r3
 8005712:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005716:	4b3a      	ldr	r3, [pc, #232]	; (8005800 <main+0x58c>)
 8005718:	edc3 7a07 	vstr	s15, [r3, #28]
 800571c:	e003      	b.n	8005726 <main+0x4b2>
			} else {
				MotorPID_Right.ValueTask = 0;
 800571e:	4b38      	ldr	r3, [pc, #224]	; (8005800 <main+0x58c>)
 8005720:	f04f 0200 	mov.w	r2, #0
 8005724:	61da      	str	r2, [r3, #28]
			}
			vMotorAction_LedStrip(&MotorLeft, &MotorRight,
 8005726:	4b33      	ldr	r3, [pc, #204]	; (80057f4 <main+0x580>)
 8005728:	789b      	ldrb	r3, [r3, #2]
 800572a:	461a      	mov	r2, r3
 800572c:	4935      	ldr	r1, [pc, #212]	; (8005804 <main+0x590>)
 800572e:	4836      	ldr	r0, [pc, #216]	; (8005808 <main+0x594>)
 8005730:	f7fe fd52 	bl	80041d8 <vMotorAction_LedStrip>
					LedStrip_Speed.Action);
		}

		/* the thread of the PID Controller */
		if (FlagPID >= 10) {
 8005734:	4b35      	ldr	r3, [pc, #212]	; (800580c <main+0x598>)
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	b2db      	uxtb	r3, r3
 800573a:	2b09      	cmp	r3, #9
 800573c:	f67f ae2d 	bls.w	800539a <main+0x126>
			FlagPID = 0;
 8005740:	4b32      	ldr	r3, [pc, #200]	; (800580c <main+0x598>)
 8005742:	2200      	movs	r2, #0
 8005744:	701a      	strb	r2, [r3, #0]
			vMotorPID_Control(&MotorPID_Left, &MotorLeft);
 8005746:	4930      	ldr	r1, [pc, #192]	; (8005808 <main+0x594>)
 8005748:	482c      	ldr	r0, [pc, #176]	; (80057fc <main+0x588>)
 800574a:	f7fe fca5 	bl	8004098 <vMotorPID_Control>
			vMotorPID_Control(&MotorPID_Right, &MotorRight);
 800574e:	492d      	ldr	r1, [pc, #180]	; (8005804 <main+0x590>)
 8005750:	482b      	ldr	r0, [pc, #172]	; (8005800 <main+0x58c>)
 8005752:	f7fe fca1 	bl	8004098 <vMotorPID_Control>

			watek1 = TIM2->CNT;
 8005756:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800575a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575c:	b2da      	uxtb	r2, r3
 800575e:	4b2c      	ldr	r3, [pc, #176]	; (8005810 <main+0x59c>)
 8005760:	701a      	strb	r2, [r3, #0]
			watek2 = TIM3->CNT;
 8005762:	4b2c      	ldr	r3, [pc, #176]	; (8005814 <main+0x5a0>)
 8005764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005766:	b2da      	uxtb	r2, r3
 8005768:	4b2b      	ldr	r3, [pc, #172]	; (8005818 <main+0x5a4>)
 800576a:	701a      	strb	r2, [r3, #0]
			error1 = MotorPID_Left.ExecutionValue;
 800576c:	4b23      	ldr	r3, [pc, #140]	; (80057fc <main+0x588>)
 800576e:	6a1b      	ldr	r3, [r3, #32]
 8005770:	4618      	mov	r0, r3
 8005772:	f7fa fef1 	bl	8000558 <__aeabi_f2d>
 8005776:	4603      	mov	r3, r0
 8005778:	460c      	mov	r4, r1
 800577a:	4a28      	ldr	r2, [pc, #160]	; (800581c <main+0x5a8>)
 800577c:	e882 0018 	stmia.w	r2, {r3, r4}
			error2 = MotorPID_Right.ExecutionValue;
 8005780:	4b1f      	ldr	r3, [pc, #124]	; (8005800 <main+0x58c>)
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	4618      	mov	r0, r3
 8005786:	f7fa fee7 	bl	8000558 <__aeabi_f2d>
 800578a:	4603      	mov	r3, r0
 800578c:	460c      	mov	r4, r1
 800578e:	4a24      	ldr	r2, [pc, #144]	; (8005820 <main+0x5ac>)
 8005790:	e882 0018 	stmia.w	r2, {r3, r4}

			vMotor_SetPWM(&MotorLeft, error1);
 8005794:	4b21      	ldr	r3, [pc, #132]	; (800581c <main+0x5a8>)
 8005796:	cb18      	ldmia	r3, {r3, r4}
 8005798:	4618      	mov	r0, r3
 800579a:	4621      	mov	r1, r4
 800579c:	f7fb f942 	bl	8000a24 <__aeabi_d2uiz>
 80057a0:	4603      	mov	r3, r0
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	4619      	mov	r1, r3
 80057a6:	4818      	ldr	r0, [pc, #96]	; (8005808 <main+0x594>)
 80057a8:	f7fe fc00 	bl	8003fac <vMotor_SetPWM>
			vMotor_SetPWM(&MotorRight, error2);
 80057ac:	4b1c      	ldr	r3, [pc, #112]	; (8005820 <main+0x5ac>)
 80057ae:	cb18      	ldmia	r3, {r3, r4}
 80057b0:	4618      	mov	r0, r3
 80057b2:	4621      	mov	r1, r4
 80057b4:	f7fb f936 	bl	8000a24 <__aeabi_d2uiz>
 80057b8:	4603      	mov	r3, r0
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	4619      	mov	r1, r3
 80057be:	4811      	ldr	r0, [pc, #68]	; (8005804 <main+0x590>)
 80057c0:	f7fe fbf4 	bl	8003fac <vMotor_SetPWM>

			vClearCounter(MotorLeft.Tim_Encoder);
 80057c4:	4b10      	ldr	r3, [pc, #64]	; (8005808 <main+0x594>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4618      	mov	r0, r3
 80057ca:	f7fe fb04 	bl	8003dd6 <vClearCounter>
			vClearCounter(MotorRight.Tim_Encoder);
 80057ce:	4b0d      	ldr	r3, [pc, #52]	; (8005804 <main+0x590>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7fe faff 	bl	8003dd6 <vClearCounter>
		if (Flag_Close_RFID > 5000) {
 80057d8:	e5df      	b.n	800539a <main+0x126>
 80057da:	bf00      	nop
 80057dc:	080075b4 	.word	0x080075b4
 80057e0:	20000688 	.word	0x20000688
 80057e4:	080075c4 	.word	0x080075c4
 80057e8:	200004b2 	.word	0x200004b2
 80057ec:	200004b8 	.word	0x200004b8
 80057f0:	200004a8 	.word	0x200004a8
 80057f4:	200005ac 	.word	0x200005ac
 80057f8:	20000006 	.word	0x20000006
 80057fc:	200004ec 	.word	0x200004ec
 8005800:	200004c8 	.word	0x200004c8
 8005804:	2000057c 	.word	0x2000057c
 8005808:	20000658 	.word	0x20000658
 800580c:	200005a8 	.word	0x200005a8
 8005810:	20000510 	.word	0x20000510
 8005814:	40000400 	.word	0x40000400
 8005818:	200004b4 	.word	0x200004b4
 800581c:	200005e8 	.word	0x200005e8
 8005820:	20000690 	.word	0x20000690

08005824 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8005824:	b580      	push	{r7, lr}
 8005826:	b094      	sub	sp, #80	; 0x50
 8005828:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800582a:	f107 0320 	add.w	r3, r7, #32
 800582e:	2230      	movs	r2, #48	; 0x30
 8005830:	2100      	movs	r1, #0
 8005832:	4618      	mov	r0, r3
 8005834:	f000 ff17 	bl	8006666 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8005838:	f107 030c 	add.w	r3, r7, #12
 800583c:	2200      	movs	r2, #0
 800583e:	601a      	str	r2, [r3, #0]
 8005840:	605a      	str	r2, [r3, #4]
 8005842:	609a      	str	r2, [r3, #8]
 8005844:	60da      	str	r2, [r3, #12]
 8005846:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 8005848:	2300      	movs	r3, #0
 800584a:	60bb      	str	r3, [r7, #8]
 800584c:	4a2b      	ldr	r2, [pc, #172]	; (80058fc <SystemClock_Config+0xd8>)
 800584e:	4b2b      	ldr	r3, [pc, #172]	; (80058fc <SystemClock_Config+0xd8>)
 8005850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005852:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005856:	6413      	str	r3, [r2, #64]	; 0x40
 8005858:	4b28      	ldr	r3, [pc, #160]	; (80058fc <SystemClock_Config+0xd8>)
 800585a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005860:	60bb      	str	r3, [r7, #8]
 8005862:	68bb      	ldr	r3, [r7, #8]
	;
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005864:	2300      	movs	r3, #0
 8005866:	607b      	str	r3, [r7, #4]
 8005868:	4a25      	ldr	r2, [pc, #148]	; (8005900 <SystemClock_Config+0xdc>)
 800586a:	4b25      	ldr	r3, [pc, #148]	; (8005900 <SystemClock_Config+0xdc>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005872:	6013      	str	r3, [r2, #0]
 8005874:	4b22      	ldr	r3, [pc, #136]	; (8005900 <SystemClock_Config+0xdc>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800587c:	607b      	str	r3, [r7, #4]
 800587e:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005880:	2302      	movs	r3, #2
 8005882:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005884:	2301      	movs	r3, #1
 8005886:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005888:	2310      	movs	r3, #16
 800588a:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800588c:	2302      	movs	r3, #2
 800588e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005890:	2300      	movs	r3, #0
 8005892:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8005894:	2308      	movs	r3, #8
 8005896:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 8005898:	23b4      	movs	r3, #180	; 0xb4
 800589a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800589c:	2302      	movs	r3, #2
 800589e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80058a0:	2304      	movs	r3, #4
 80058a2:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80058a4:	f107 0320 	add.w	r3, r7, #32
 80058a8:	4618      	mov	r0, r3
 80058aa:	f7fb fe4b 	bl	8001544 <HAL_RCC_OscConfig>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d001      	beq.n	80058b8 <SystemClock_Config+0x94>
		Error_Handler();
 80058b4:	f000 f886 	bl	80059c4 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 80058b8:	f7fb fdf4 	bl	80014a4 <HAL_PWREx_EnableOverDrive>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d001      	beq.n	80058c6 <SystemClock_Config+0xa2>
		Error_Handler();
 80058c2:	f000 f87f 	bl	80059c4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80058c6:	230f      	movs	r3, #15
 80058c8:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80058ca:	2302      	movs	r3, #2
 80058cc:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80058ce:	2300      	movs	r3, #0
 80058d0:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80058d2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80058d6:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80058d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80058dc:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80058de:	f107 030c 	add.w	r3, r7, #12
 80058e2:	2105      	movs	r1, #5
 80058e4:	4618      	mov	r0, r3
 80058e6:	f7fc f86f 	bl	80019c8 <HAL_RCC_ClockConfig>
 80058ea:	4603      	mov	r3, r0
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d001      	beq.n	80058f4 <SystemClock_Config+0xd0>
		Error_Handler();
 80058f0:	f000 f868 	bl	80059c4 <Error_Handler>
	}
}
 80058f4:	bf00      	nop
 80058f6:	3750      	adds	r7, #80	; 0x50
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	40023800 	.word	0x40023800
 8005900:	40007000 	.word	0x40007000

08005904 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM12)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a14      	ldr	r2, [pc, #80]	; (8005964 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d106      	bne.n	8005924 <HAL_TIM_PeriodElapsedCallback+0x20>
		Flag_read_card++;
 8005916:	4b14      	ldr	r3, [pc, #80]	; (8005968 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8005918:	881b      	ldrh	r3, [r3, #0]
 800591a:	b29b      	uxth	r3, r3
 800591c:	3301      	adds	r3, #1
 800591e:	b29a      	uxth	r2, r3
 8005920:	4b11      	ldr	r3, [pc, #68]	; (8005968 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8005922:	801a      	strh	r2, [r3, #0]
	FlagPID++;
 8005924:	4b11      	ldr	r3, [pc, #68]	; (800596c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8005926:	781b      	ldrb	r3, [r3, #0]
 8005928:	b2db      	uxtb	r3, r3
 800592a:	3301      	adds	r3, #1
 800592c:	b2da      	uxtb	r2, r3
 800592e:	4b0f      	ldr	r3, [pc, #60]	; (800596c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8005930:	701a      	strb	r2, [r3, #0]
	FlagRead_LedStrip++;
 8005932:	4b0f      	ldr	r3, [pc, #60]	; (8005970 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	b2db      	uxtb	r3, r3
 8005938:	3301      	adds	r3, #1
 800593a:	b2da      	uxtb	r2, r3
 800593c:	4b0c      	ldr	r3, [pc, #48]	; (8005970 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800593e:	701a      	strb	r2, [r3, #0]
//	OLED_refreshFlag++;
	if (Semaphor_CloseRFID) {
 8005940:	4b0c      	ldr	r3, [pc, #48]	; (8005974 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	b2db      	uxtb	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d006      	beq.n	8005958 <HAL_TIM_PeriodElapsedCallback+0x54>
		Flag_Close_RFID++;
 800594a:	4b0b      	ldr	r3, [pc, #44]	; (8005978 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800594c:	881b      	ldrh	r3, [r3, #0]
 800594e:	b29b      	uxth	r3, r3
 8005950:	3301      	adds	r3, #1
 8005952:	b29a      	uxth	r2, r3
 8005954:	4b08      	ldr	r3, [pc, #32]	; (8005978 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8005956:	801a      	strh	r2, [r3, #0]
	}
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr
 8005964:	40001800 	.word	0x40001800
 8005968:	200004b0 	.word	0x200004b0
 800596c:	200005a8 	.word	0x200005a8
 8005970:	200004b2 	.word	0x200004b2
 8005974:	200004a9 	.word	0x200004a9
 8005978:	200004a6 	.word	0x200004a6

0800597c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	4603      	mov	r3, r0
 8005984:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == EXTI8_CloseCard_Pin) {
 8005986:	88fb      	ldrh	r3, [r7, #6]
 8005988:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800598c:	d10b      	bne.n	80059a6 <HAL_GPIO_EXTI_Callback+0x2a>
		OLED_refreshOn = 1;
 800598e:	4b09      	ldr	r3, [pc, #36]	; (80059b4 <HAL_GPIO_EXTI_Callback+0x38>)
 8005990:	2201      	movs	r2, #1
 8005992:	701a      	strb	r2, [r3, #0]
		Semaphor_NoReadRFID = 0;  //
 8005994:	4b08      	ldr	r3, [pc, #32]	; (80059b8 <HAL_GPIO_EXTI_Callback+0x3c>)
 8005996:	2200      	movs	r2, #0
 8005998:	701a      	strb	r2, [r3, #0]
		Semaphor_CloseRFID = 1;
 800599a:	4b08      	ldr	r3, [pc, #32]	; (80059bc <HAL_GPIO_EXTI_Callback+0x40>)
 800599c:	2201      	movs	r2, #1
 800599e:	701a      	strb	r2, [r3, #0]
		rfid_onRead = 1;
 80059a0:	4b07      	ldr	r3, [pc, #28]	; (80059c0 <HAL_GPIO_EXTI_Callback+0x44>)
 80059a2:	2201      	movs	r2, #1
 80059a4:	701a      	strb	r2, [r3, #0]
	}
}
 80059a6:	bf00      	nop
 80059a8:	370c      	adds	r7, #12
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop
 80059b4:	200004b3 	.word	0x200004b3
 80059b8:	200004a8 	.word	0x200004a8
 80059bc:	200004a9 	.word	0x200004a9
 80059c0:	20000491 	.word	0x20000491

080059c4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80059c4:	b480      	push	{r7}
 80059c6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80059c8:	bf00      	nop
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr
	...

080059d4 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi5;
SPI_HandleTypeDef hspi6;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80059d8:	4b17      	ldr	r3, [pc, #92]	; (8005a38 <MX_SPI2_Init+0x64>)
 80059da:	4a18      	ldr	r2, [pc, #96]	; (8005a3c <MX_SPI2_Init+0x68>)
 80059dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80059de:	4b16      	ldr	r3, [pc, #88]	; (8005a38 <MX_SPI2_Init+0x64>)
 80059e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80059e4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80059e6:	4b14      	ldr	r3, [pc, #80]	; (8005a38 <MX_SPI2_Init+0x64>)
 80059e8:	2200      	movs	r2, #0
 80059ea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80059ec:	4b12      	ldr	r3, [pc, #72]	; (8005a38 <MX_SPI2_Init+0x64>)
 80059ee:	2200      	movs	r2, #0
 80059f0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80059f2:	4b11      	ldr	r3, [pc, #68]	; (8005a38 <MX_SPI2_Init+0x64>)
 80059f4:	2200      	movs	r2, #0
 80059f6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80059f8:	4b0f      	ldr	r3, [pc, #60]	; (8005a38 <MX_SPI2_Init+0x64>)
 80059fa:	2200      	movs	r2, #0
 80059fc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80059fe:	4b0e      	ldr	r3, [pc, #56]	; (8005a38 <MX_SPI2_Init+0x64>)
 8005a00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a04:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005a06:	4b0c      	ldr	r3, [pc, #48]	; (8005a38 <MX_SPI2_Init+0x64>)
 8005a08:	2228      	movs	r2, #40	; 0x28
 8005a0a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005a0c:	4b0a      	ldr	r3, [pc, #40]	; (8005a38 <MX_SPI2_Init+0x64>)
 8005a0e:	2200      	movs	r2, #0
 8005a10:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005a12:	4b09      	ldr	r3, [pc, #36]	; (8005a38 <MX_SPI2_Init+0x64>)
 8005a14:	2200      	movs	r2, #0
 8005a16:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a18:	4b07      	ldr	r3, [pc, #28]	; (8005a38 <MX_SPI2_Init+0x64>)
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8005a1e:	4b06      	ldr	r3, [pc, #24]	; (8005a38 <MX_SPI2_Init+0x64>)
 8005a20:	220a      	movs	r2, #10
 8005a22:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005a24:	4804      	ldr	r0, [pc, #16]	; (8005a38 <MX_SPI2_Init+0x64>)
 8005a26:	f7fc f99b 	bl	8001d60 <HAL_SPI_Init>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d001      	beq.n	8005a34 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8005a30:	f7ff ffc8 	bl	80059c4 <Error_Handler>
  }

}
 8005a34:	bf00      	nop
 8005a36:	bd80      	pop	{r7, pc}
 8005a38:	20000698 	.word	0x20000698
 8005a3c:	40003800 	.word	0x40003800

08005a40 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	af00      	add	r7, sp, #0

  hspi4.Instance = SPI4;
 8005a44:	4b17      	ldr	r3, [pc, #92]	; (8005aa4 <MX_SPI4_Init+0x64>)
 8005a46:	4a18      	ldr	r2, [pc, #96]	; (8005aa8 <MX_SPI4_Init+0x68>)
 8005a48:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8005a4a:	4b16      	ldr	r3, [pc, #88]	; (8005aa4 <MX_SPI4_Init+0x64>)
 8005a4c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005a50:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8005a52:	4b14      	ldr	r3, [pc, #80]	; (8005aa4 <MX_SPI4_Init+0x64>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8005a58:	4b12      	ldr	r3, [pc, #72]	; (8005aa4 <MX_SPI4_Init+0x64>)
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a5e:	4b11      	ldr	r3, [pc, #68]	; (8005aa4 <MX_SPI4_Init+0x64>)
 8005a60:	2200      	movs	r2, #0
 8005a62:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005a64:	4b0f      	ldr	r3, [pc, #60]	; (8005aa4 <MX_SPI4_Init+0x64>)
 8005a66:	2200      	movs	r2, #0
 8005a68:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8005a6a:	4b0e      	ldr	r3, [pc, #56]	; (8005aa4 <MX_SPI4_Init+0x64>)
 8005a6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a70:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005a72:	4b0c      	ldr	r3, [pc, #48]	; (8005aa4 <MX_SPI4_Init+0x64>)
 8005a74:	2228      	movs	r2, #40	; 0x28
 8005a76:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005a78:	4b0a      	ldr	r3, [pc, #40]	; (8005aa4 <MX_SPI4_Init+0x64>)
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8005a7e:	4b09      	ldr	r3, [pc, #36]	; (8005aa4 <MX_SPI4_Init+0x64>)
 8005a80:	2200      	movs	r2, #0
 8005a82:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a84:	4b07      	ldr	r3, [pc, #28]	; (8005aa4 <MX_SPI4_Init+0x64>)
 8005a86:	2200      	movs	r2, #0
 8005a88:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8005a8a:	4b06      	ldr	r3, [pc, #24]	; (8005aa4 <MX_SPI4_Init+0x64>)
 8005a8c:	220a      	movs	r2, #10
 8005a8e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8005a90:	4804      	ldr	r0, [pc, #16]	; (8005aa4 <MX_SPI4_Init+0x64>)
 8005a92:	f7fc f965 	bl	8001d60 <HAL_SPI_Init>
 8005a96:	4603      	mov	r3, r0
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d001      	beq.n	8005aa0 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8005a9c:	f7ff ff92 	bl	80059c4 <Error_Handler>
  }

}
 8005aa0:	bf00      	nop
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	200007a0 	.word	0x200007a0
 8005aa8:	40013400 	.word	0x40013400

08005aac <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8005ab0:	4b17      	ldr	r3, [pc, #92]	; (8005b10 <MX_SPI5_Init+0x64>)
 8005ab2:	4a18      	ldr	r2, [pc, #96]	; (8005b14 <MX_SPI5_Init+0x68>)
 8005ab4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8005ab6:	4b16      	ldr	r3, [pc, #88]	; (8005b10 <MX_SPI5_Init+0x64>)
 8005ab8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005abc:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8005abe:	4b14      	ldr	r3, [pc, #80]	; (8005b10 <MX_SPI5_Init+0x64>)
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8005ac4:	4b12      	ldr	r3, [pc, #72]	; (8005b10 <MX_SPI5_Init+0x64>)
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005aca:	4b11      	ldr	r3, [pc, #68]	; (8005b10 <MX_SPI5_Init+0x64>)
 8005acc:	2200      	movs	r2, #0
 8005ace:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005ad0:	4b0f      	ldr	r3, [pc, #60]	; (8005b10 <MX_SPI5_Init+0x64>)
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8005ad6:	4b0e      	ldr	r3, [pc, #56]	; (8005b10 <MX_SPI5_Init+0x64>)
 8005ad8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005adc:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005ade:	4b0c      	ldr	r3, [pc, #48]	; (8005b10 <MX_SPI5_Init+0x64>)
 8005ae0:	2228      	movs	r2, #40	; 0x28
 8005ae2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005ae4:	4b0a      	ldr	r3, [pc, #40]	; (8005b10 <MX_SPI5_Init+0x64>)
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8005aea:	4b09      	ldr	r3, [pc, #36]	; (8005b10 <MX_SPI5_Init+0x64>)
 8005aec:	2200      	movs	r2, #0
 8005aee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005af0:	4b07      	ldr	r3, [pc, #28]	; (8005b10 <MX_SPI5_Init+0x64>)
 8005af2:	2200      	movs	r2, #0
 8005af4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8005af6:	4b06      	ldr	r3, [pc, #24]	; (8005b10 <MX_SPI5_Init+0x64>)
 8005af8:	220a      	movs	r2, #10
 8005afa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8005afc:	4804      	ldr	r0, [pc, #16]	; (8005b10 <MX_SPI5_Init+0x64>)
 8005afe:	f7fc f92f 	bl	8001d60 <HAL_SPI_Init>
 8005b02:	4603      	mov	r3, r0
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d001      	beq.n	8005b0c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8005b08:	f7ff ff5c 	bl	80059c4 <Error_Handler>
  }

}
 8005b0c:	bf00      	nop
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	200006f0 	.word	0x200006f0
 8005b14:	40015000 	.word	0x40015000

08005b18 <MX_SPI6_Init>:
/* SPI6 init function */
void MX_SPI6_Init(void)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	af00      	add	r7, sp, #0

  hspi6.Instance = SPI6;
 8005b1c:	4b18      	ldr	r3, [pc, #96]	; (8005b80 <MX_SPI6_Init+0x68>)
 8005b1e:	4a19      	ldr	r2, [pc, #100]	; (8005b84 <MX_SPI6_Init+0x6c>)
 8005b20:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 8005b22:	4b17      	ldr	r3, [pc, #92]	; (8005b80 <MX_SPI6_Init+0x68>)
 8005b24:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005b28:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_1LINE;
 8005b2a:	4b15      	ldr	r3, [pc, #84]	; (8005b80 <MX_SPI6_Init+0x68>)
 8005b2c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005b30:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 8005b32:	4b13      	ldr	r3, [pc, #76]	; (8005b80 <MX_SPI6_Init+0x68>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b38:	4b11      	ldr	r3, [pc, #68]	; (8005b80 <MX_SPI6_Init+0x68>)
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005b3e:	4b10      	ldr	r3, [pc, #64]	; (8005b80 <MX_SPI6_Init+0x68>)
 8005b40:	2200      	movs	r2, #0
 8005b42:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8005b44:	4b0e      	ldr	r3, [pc, #56]	; (8005b80 <MX_SPI6_Init+0x68>)
 8005b46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b4a:	619a      	str	r2, [r3, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8005b4c:	4b0c      	ldr	r3, [pc, #48]	; (8005b80 <MX_SPI6_Init+0x68>)
 8005b4e:	2220      	movs	r2, #32
 8005b50:	61da      	str	r2, [r3, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005b52:	4b0b      	ldr	r3, [pc, #44]	; (8005b80 <MX_SPI6_Init+0x68>)
 8005b54:	2200      	movs	r2, #0
 8005b56:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 8005b58:	4b09      	ldr	r3, [pc, #36]	; (8005b80 <MX_SPI6_Init+0x68>)
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b5e:	4b08      	ldr	r3, [pc, #32]	; (8005b80 <MX_SPI6_Init+0x68>)
 8005b60:	2200      	movs	r2, #0
 8005b62:	629a      	str	r2, [r3, #40]	; 0x28
  hspi6.Init.CRCPolynomial = 10;
 8005b64:	4b06      	ldr	r3, [pc, #24]	; (8005b80 <MX_SPI6_Init+0x68>)
 8005b66:	220a      	movs	r2, #10
 8005b68:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 8005b6a:	4805      	ldr	r0, [pc, #20]	; (8005b80 <MX_SPI6_Init+0x68>)
 8005b6c:	f7fc f8f8 	bl	8001d60 <HAL_SPI_Init>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <MX_SPI6_Init+0x62>
  {
    Error_Handler();
 8005b76:	f7ff ff25 	bl	80059c4 <Error_Handler>
  }

}
 8005b7a:	bf00      	nop
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	20000748 	.word	0x20000748
 8005b84:	40015400 	.word	0x40015400

08005b88 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b090      	sub	sp, #64	; 0x40
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b90:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005b94:	2200      	movs	r2, #0
 8005b96:	601a      	str	r2, [r3, #0]
 8005b98:	605a      	str	r2, [r3, #4]
 8005b9a:	609a      	str	r2, [r3, #8]
 8005b9c:	60da      	str	r2, [r3, #12]
 8005b9e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a65      	ldr	r2, [pc, #404]	; (8005d3c <HAL_SPI_MspInit+0x1b4>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d12d      	bne.n	8005c06 <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005baa:	2300      	movs	r3, #0
 8005bac:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bae:	4a64      	ldr	r2, [pc, #400]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005bb0:	4b63      	ldr	r3, [pc, #396]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005bb8:	6413      	str	r3, [r2, #64]	; 0x40
 8005bba:	4b61      	ldr	r3, [pc, #388]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005bc2:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	627b      	str	r3, [r7, #36]	; 0x24
 8005bca:	4a5d      	ldr	r2, [pc, #372]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005bcc:	4b5c      	ldr	r3, [pc, #368]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd0:	f043 0302 	orr.w	r3, r3, #2
 8005bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8005bd6:	4b5a      	ldr	r3, [pc, #360]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bda:	f003 0302 	and.w	r3, r3, #2
 8005bde:	627b      	str	r3, [r7, #36]	; 0x24
 8005be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8005be2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005be6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005be8:	2302      	movs	r3, #2
 8005bea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bec:	2300      	movs	r3, #0
 8005bee:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005bf4:	2305      	movs	r3, #5
 8005bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005bf8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005bfc:	4619      	mov	r1, r3
 8005bfe:	4851      	ldr	r0, [pc, #324]	; (8005d44 <HAL_SPI_MspInit+0x1bc>)
 8005c00:	f7fb fa5c 	bl	80010bc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI6_MspInit 1 */

  /* USER CODE END SPI6_MspInit 1 */
  }
}
 8005c04:	e096      	b.n	8005d34 <HAL_SPI_MspInit+0x1ac>
  else if(spiHandle->Instance==SPI4)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a4f      	ldr	r2, [pc, #316]	; (8005d48 <HAL_SPI_MspInit+0x1c0>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d12c      	bne.n	8005c6a <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8005c10:	2300      	movs	r3, #0
 8005c12:	623b      	str	r3, [r7, #32]
 8005c14:	4a4a      	ldr	r2, [pc, #296]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005c16:	4b4a      	ldr	r3, [pc, #296]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c1a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005c1e:	6453      	str	r3, [r2, #68]	; 0x44
 8005c20:	4b47      	ldr	r3, [pc, #284]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c28:	623b      	str	r3, [r7, #32]
 8005c2a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	61fb      	str	r3, [r7, #28]
 8005c30:	4a43      	ldr	r2, [pc, #268]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005c32:	4b43      	ldr	r3, [pc, #268]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c36:	f043 0310 	orr.w	r3, r3, #16
 8005c3a:	6313      	str	r3, [r2, #48]	; 0x30
 8005c3c:	4b40      	ldr	r3, [pc, #256]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c40:	f003 0310 	and.w	r3, r3, #16
 8005c44:	61fb      	str	r3, [r7, #28]
 8005c46:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8005c48:	2364      	movs	r3, #100	; 0x64
 8005c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c4c:	2302      	movs	r3, #2
 8005c4e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c50:	2300      	movs	r3, #0
 8005c52:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c54:	2303      	movs	r3, #3
 8005c56:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8005c58:	2305      	movs	r3, #5
 8005c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005c5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005c60:	4619      	mov	r1, r3
 8005c62:	483a      	ldr	r0, [pc, #232]	; (8005d4c <HAL_SPI_MspInit+0x1c4>)
 8005c64:	f7fb fa2a 	bl	80010bc <HAL_GPIO_Init>
}
 8005c68:	e064      	b.n	8005d34 <HAL_SPI_MspInit+0x1ac>
  else if(spiHandle->Instance==SPI5)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a38      	ldr	r2, [pc, #224]	; (8005d50 <HAL_SPI_MspInit+0x1c8>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d12d      	bne.n	8005cd0 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8005c74:	2300      	movs	r3, #0
 8005c76:	61bb      	str	r3, [r7, #24]
 8005c78:	4a31      	ldr	r2, [pc, #196]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005c7a:	4b31      	ldr	r3, [pc, #196]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c82:	6453      	str	r3, [r2, #68]	; 0x44
 8005c84:	4b2e      	ldr	r3, [pc, #184]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c8c:	61bb      	str	r3, [r7, #24]
 8005c8e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005c90:	2300      	movs	r3, #0
 8005c92:	617b      	str	r3, [r7, #20]
 8005c94:	4a2a      	ldr	r2, [pc, #168]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005c96:	4b2a      	ldr	r3, [pc, #168]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c9a:	f043 0320 	orr.w	r3, r3, #32
 8005c9e:	6313      	str	r3, [r2, #48]	; 0x30
 8005ca0:	4b27      	ldr	r3, [pc, #156]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ca4:	f003 0320 	and.w	r3, r3, #32
 8005ca8:	617b      	str	r3, [r7, #20]
 8005caa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8005cac:	f44f 7360 	mov.w	r3, #896	; 0x380
 8005cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cb2:	2302      	movs	r3, #2
 8005cb4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8005cbe:	2305      	movs	r3, #5
 8005cc0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005cc2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005cc6:	4619      	mov	r1, r3
 8005cc8:	4822      	ldr	r0, [pc, #136]	; (8005d54 <HAL_SPI_MspInit+0x1cc>)
 8005cca:	f7fb f9f7 	bl	80010bc <HAL_GPIO_Init>
}
 8005cce:	e031      	b.n	8005d34 <HAL_SPI_MspInit+0x1ac>
  else if(spiHandle->Instance==SPI6)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a20      	ldr	r2, [pc, #128]	; (8005d58 <HAL_SPI_MspInit+0x1d0>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d12c      	bne.n	8005d34 <HAL_SPI_MspInit+0x1ac>
    __HAL_RCC_SPI6_CLK_ENABLE();
 8005cda:	2300      	movs	r3, #0
 8005cdc:	613b      	str	r3, [r7, #16]
 8005cde:	4a18      	ldr	r2, [pc, #96]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005ce0:	4b17      	ldr	r3, [pc, #92]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ce4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005ce8:	6453      	str	r3, [r2, #68]	; 0x44
 8005cea:	4b15      	ldr	r3, [pc, #84]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cf2:	613b      	str	r3, [r7, #16]
 8005cf4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	60fb      	str	r3, [r7, #12]
 8005cfa:	4a11      	ldr	r2, [pc, #68]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005cfc:	4b10      	ldr	r3, [pc, #64]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d04:	6313      	str	r3, [r2, #48]	; 0x30
 8005d06:	4b0e      	ldr	r3, [pc, #56]	; (8005d40 <HAL_SPI_MspInit+0x1b8>)
 8005d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d0e:	60fb      	str	r3, [r7, #12]
 8005d10:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8005d12:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8005d16:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d18:	2302      	movs	r3, #2
 8005d1a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d20:	2303      	movs	r3, #3
 8005d22:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 8005d24:	2305      	movs	r3, #5
 8005d26:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005d28:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005d2c:	4619      	mov	r1, r3
 8005d2e:	480b      	ldr	r0, [pc, #44]	; (8005d5c <HAL_SPI_MspInit+0x1d4>)
 8005d30:	f7fb f9c4 	bl	80010bc <HAL_GPIO_Init>
}
 8005d34:	bf00      	nop
 8005d36:	3740      	adds	r7, #64	; 0x40
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}
 8005d3c:	40003800 	.word	0x40003800
 8005d40:	40023800 	.word	0x40023800
 8005d44:	40020400 	.word	0x40020400
 8005d48:	40013400 	.word	0x40013400
 8005d4c:	40021000 	.word	0x40021000
 8005d50:	40015000 	.word	0x40015000
 8005d54:	40021400 	.word	0x40021400
 8005d58:	40015400 	.word	0x40015400
 8005d5c:	40021800 	.word	0x40021800

08005d60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b083      	sub	sp, #12
 8005d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d66:	2300      	movs	r3, #0
 8005d68:	607b      	str	r3, [r7, #4]
 8005d6a:	4a10      	ldr	r2, [pc, #64]	; (8005dac <HAL_MspInit+0x4c>)
 8005d6c:	4b0f      	ldr	r3, [pc, #60]	; (8005dac <HAL_MspInit+0x4c>)
 8005d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005d74:	6453      	str	r3, [r2, #68]	; 0x44
 8005d76:	4b0d      	ldr	r3, [pc, #52]	; (8005dac <HAL_MspInit+0x4c>)
 8005d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d7e:	607b      	str	r3, [r7, #4]
 8005d80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005d82:	2300      	movs	r3, #0
 8005d84:	603b      	str	r3, [r7, #0]
 8005d86:	4a09      	ldr	r2, [pc, #36]	; (8005dac <HAL_MspInit+0x4c>)
 8005d88:	4b08      	ldr	r3, [pc, #32]	; (8005dac <HAL_MspInit+0x4c>)
 8005d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d90:	6413      	str	r3, [r2, #64]	; 0x40
 8005d92:	4b06      	ldr	r3, [pc, #24]	; (8005dac <HAL_MspInit+0x4c>)
 8005d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d9a:	603b      	str	r3, [r7, #0]
 8005d9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005d9e:	bf00      	nop
 8005da0:	370c      	adds	r7, #12
 8005da2:	46bd      	mov	sp, r7
 8005da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da8:	4770      	bx	lr
 8005daa:	bf00      	nop
 8005dac:	40023800 	.word	0x40023800

08005db0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005db0:	b480      	push	{r7}
 8005db2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005db4:	bf00      	nop
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr

08005dbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005dbe:	b480      	push	{r7}
 8005dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005dc2:	e7fe      	b.n	8005dc2 <HardFault_Handler+0x4>

08005dc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005dc8:	e7fe      	b.n	8005dc8 <MemManage_Handler+0x4>

08005dca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005dca:	b480      	push	{r7}
 8005dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005dce:	e7fe      	b.n	8005dce <BusFault_Handler+0x4>

08005dd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005dd4:	e7fe      	b.n	8005dd4 <UsageFault_Handler+0x4>

08005dd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005dd6:	b480      	push	{r7}
 8005dd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005dda:	bf00      	nop
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr

08005de4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005de4:	b480      	push	{r7}
 8005de6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005de8:	bf00      	nop
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr

08005df2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005df2:	b480      	push	{r7}
 8005df4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005df6:	bf00      	nop
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr

08005e00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005e04:	f7fb f808 	bl	8000e18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005e08:	bf00      	nop
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8005e10:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005e14:	f7fb fb2e 	bl	8001474 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005e18:	bf00      	nop
 8005e1a:	bd80      	pop	{r7, pc}

08005e1c <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8005e20:	4803      	ldr	r0, [pc, #12]	; (8005e30 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8005e22:	f7fc fcdc 	bl	80027de <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8005e26:	4803      	ldr	r0, [pc, #12]	; (8005e34 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8005e28:	f7fc fcd9 	bl	80027de <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8005e2c:	bf00      	nop
 8005e2e:	bd80      	pop	{r7, pc}
 8005e30:	200007f8 	.word	0x200007f8
 8005e34:	200008b8 	.word	0x200008b8

08005e38 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005e38:	b590      	push	{r4, r7, lr}
 8005e3a:	b087      	sub	sp, #28
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e44:	2300      	movs	r3, #0
 8005e46:	617b      	str	r3, [r7, #20]
 8005e48:	e00a      	b.n	8005e60 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005e4a:	68bc      	ldr	r4, [r7, #8]
 8005e4c:	1c63      	adds	r3, r4, #1
 8005e4e:	60bb      	str	r3, [r7, #8]
 8005e50:	f3af 8000 	nop.w
 8005e54:	4603      	mov	r3, r0
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	3301      	adds	r3, #1
 8005e5e:	617b      	str	r3, [r7, #20]
 8005e60:	697a      	ldr	r2, [r7, #20]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	429a      	cmp	r2, r3
 8005e66:	dbf0      	blt.n	8005e4a <_read+0x12>
	}

return len;
 8005e68:	687b      	ldr	r3, [r7, #4]
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	371c      	adds	r7, #28
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd90      	pop	{r4, r7, pc}

08005e72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005e72:	b580      	push	{r7, lr}
 8005e74:	b086      	sub	sp, #24
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	60f8      	str	r0, [r7, #12]
 8005e7a:	60b9      	str	r1, [r7, #8]
 8005e7c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e7e:	2300      	movs	r3, #0
 8005e80:	617b      	str	r3, [r7, #20]
 8005e82:	e009      	b.n	8005e98 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	1c5a      	adds	r2, r3, #1
 8005e88:	60ba      	str	r2, [r7, #8]
 8005e8a:	781b      	ldrb	r3, [r3, #0]
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	3301      	adds	r3, #1
 8005e96:	617b      	str	r3, [r7, #20]
 8005e98:	697a      	ldr	r2, [r7, #20]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	dbf1      	blt.n	8005e84 <_write+0x12>
	}
	return len;
 8005ea0:	687b      	ldr	r3, [r7, #4]
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3718      	adds	r7, #24
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
	...

08005eac <_sbrk>:

caddr_t _sbrk(int incr)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005eb4:	4b11      	ldr	r3, [pc, #68]	; (8005efc <_sbrk+0x50>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d102      	bne.n	8005ec2 <_sbrk+0x16>
		heap_end = &end;
 8005ebc:	4b0f      	ldr	r3, [pc, #60]	; (8005efc <_sbrk+0x50>)
 8005ebe:	4a10      	ldr	r2, [pc, #64]	; (8005f00 <_sbrk+0x54>)
 8005ec0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005ec2:	4b0e      	ldr	r3, [pc, #56]	; (8005efc <_sbrk+0x50>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005ec8:	4b0c      	ldr	r3, [pc, #48]	; (8005efc <_sbrk+0x50>)
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	4413      	add	r3, r2
 8005ed0:	466a      	mov	r2, sp
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d907      	bls.n	8005ee6 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8005ed6:	f000 fb91 	bl	80065fc <__errno>
 8005eda:	4602      	mov	r2, r0
 8005edc:	230c      	movs	r3, #12
 8005ede:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ee4:	e006      	b.n	8005ef4 <_sbrk+0x48>
	}

	heap_end += incr;
 8005ee6:	4b05      	ldr	r3, [pc, #20]	; (8005efc <_sbrk+0x50>)
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4413      	add	r3, r2
 8005eee:	4a03      	ldr	r2, [pc, #12]	; (8005efc <_sbrk+0x50>)
 8005ef0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3710      	adds	r7, #16
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}
 8005efc:	20000494 	.word	0x20000494
 8005f00:	2000093c 	.word	0x2000093c

08005f04 <_close>:

int _close(int file)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b083      	sub	sp, #12
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
	return -1;
 8005f0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	370c      	adds	r7, #12
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr

08005f1c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005f2c:	605a      	str	r2, [r3, #4]
	return 0;
 8005f2e:	2300      	movs	r3, #0
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <_isatty>:

int _isatty(int file)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
	return 1;
 8005f44:	2301      	movs	r3, #1
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	370c      	adds	r7, #12
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr

08005f52 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005f52:	b480      	push	{r7}
 8005f54:	b085      	sub	sp, #20
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	60f8      	str	r0, [r7, #12]
 8005f5a:	60b9      	str	r1, [r7, #8]
 8005f5c:	607a      	str	r2, [r7, #4]
	return 0;
 8005f5e:	2300      	movs	r3, #0
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3714      	adds	r7, #20
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005f70:	4a16      	ldr	r2, [pc, #88]	; (8005fcc <SystemInit+0x60>)
 8005f72:	4b16      	ldr	r3, [pc, #88]	; (8005fcc <SystemInit+0x60>)
 8005f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005f7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005f80:	4a13      	ldr	r2, [pc, #76]	; (8005fd0 <SystemInit+0x64>)
 8005f82:	4b13      	ldr	r3, [pc, #76]	; (8005fd0 <SystemInit+0x64>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f043 0301 	orr.w	r3, r3, #1
 8005f8a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005f8c:	4b10      	ldr	r3, [pc, #64]	; (8005fd0 <SystemInit+0x64>)
 8005f8e:	2200      	movs	r2, #0
 8005f90:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005f92:	4a0f      	ldr	r2, [pc, #60]	; (8005fd0 <SystemInit+0x64>)
 8005f94:	4b0e      	ldr	r3, [pc, #56]	; (8005fd0 <SystemInit+0x64>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005f9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fa0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005fa2:	4b0b      	ldr	r3, [pc, #44]	; (8005fd0 <SystemInit+0x64>)
 8005fa4:	4a0b      	ldr	r2, [pc, #44]	; (8005fd4 <SystemInit+0x68>)
 8005fa6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005fa8:	4a09      	ldr	r2, [pc, #36]	; (8005fd0 <SystemInit+0x64>)
 8005faa:	4b09      	ldr	r3, [pc, #36]	; (8005fd0 <SystemInit+0x64>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005fb2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005fb4:	4b06      	ldr	r3, [pc, #24]	; (8005fd0 <SystemInit+0x64>)
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005fba:	4b04      	ldr	r3, [pc, #16]	; (8005fcc <SystemInit+0x60>)
 8005fbc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005fc0:	609a      	str	r2, [r3, #8]
#endif
}
 8005fc2:	bf00      	nop
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr
 8005fcc:	e000ed00 	.word	0xe000ed00
 8005fd0:	40023800 	.word	0x40023800
 8005fd4:	24003010 	.word	0x24003010

08005fd8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim12;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b08c      	sub	sp, #48	; 0x30
 8005fdc:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005fde:	f107 030c 	add.w	r3, r7, #12
 8005fe2:	2224      	movs	r2, #36	; 0x24
 8005fe4:	2100      	movs	r1, #0
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f000 fb3d 	bl	8006666 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005fec:	1d3b      	adds	r3, r7, #4
 8005fee:	2200      	movs	r2, #0
 8005ff0:	601a      	str	r2, [r3, #0]
 8005ff2:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8005ff4:	4b21      	ldr	r3, [pc, #132]	; (800607c <MX_TIM2_Init+0xa4>)
 8005ff6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005ffa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8005ffc:	4b1f      	ldr	r3, [pc, #124]	; (800607c <MX_TIM2_Init+0xa4>)
 8005ffe:	2200      	movs	r2, #0
 8006000:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006002:	4b1e      	ldr	r3, [pc, #120]	; (800607c <MX_TIM2_Init+0xa4>)
 8006004:	2200      	movs	r2, #0
 8006006:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8006008:	4b1c      	ldr	r3, [pc, #112]	; (800607c <MX_TIM2_Init+0xa4>)
 800600a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800600e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006010:	4b1a      	ldr	r3, [pc, #104]	; (800607c <MX_TIM2_Init+0xa4>)
 8006012:	2200      	movs	r2, #0
 8006014:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006016:	4b19      	ldr	r3, [pc, #100]	; (800607c <MX_TIM2_Init+0xa4>)
 8006018:	2200      	movs	r2, #0
 800601a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800601c:	2303      	movs	r3, #3
 800601e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006020:	2300      	movs	r3, #0
 8006022:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006024:	2301      	movs	r3, #1
 8006026:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006028:	2300      	movs	r3, #0
 800602a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800602c:	230f      	movs	r3, #15
 800602e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006030:	2300      	movs	r3, #0
 8006032:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006034:	2301      	movs	r3, #1
 8006036:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006038:	2300      	movs	r3, #0
 800603a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 800603c:	230f      	movs	r3, #15
 800603e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8006040:	f107 030c 	add.w	r3, r7, #12
 8006044:	4619      	mov	r1, r3
 8006046:	480d      	ldr	r0, [pc, #52]	; (800607c <MX_TIM2_Init+0xa4>)
 8006048:	f7fc fb00 	bl	800264c <HAL_TIM_Encoder_Init>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d001      	beq.n	8006056 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8006052:	f7ff fcb7 	bl	80059c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006056:	2300      	movs	r3, #0
 8006058:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800605a:	2300      	movs	r3, #0
 800605c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800605e:	1d3b      	adds	r3, r7, #4
 8006060:	4619      	mov	r1, r3
 8006062:	4806      	ldr	r0, [pc, #24]	; (800607c <MX_TIM2_Init+0xa4>)
 8006064:	f7fd f979 	bl	800335a <HAL_TIMEx_MasterConfigSynchronization>
 8006068:	4603      	mov	r3, r0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d001      	beq.n	8006072 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800606e:	f7ff fca9 	bl	80059c4 <Error_Handler>
  }

}
 8006072:	bf00      	nop
 8006074:	3730      	adds	r7, #48	; 0x30
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	20000878 	.word	0x20000878

08006080 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b08c      	sub	sp, #48	; 0x30
 8006084:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8006086:	f107 030c 	add.w	r3, r7, #12
 800608a:	2224      	movs	r2, #36	; 0x24
 800608c:	2100      	movs	r1, #0
 800608e:	4618      	mov	r0, r3
 8006090:	f000 fae9 	bl	8006666 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006094:	1d3b      	adds	r3, r7, #4
 8006096:	2200      	movs	r2, #0
 8006098:	601a      	str	r2, [r3, #0]
 800609a:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 800609c:	4b20      	ldr	r3, [pc, #128]	; (8006120 <MX_TIM3_Init+0xa0>)
 800609e:	4a21      	ldr	r2, [pc, #132]	; (8006124 <MX_TIM3_Init+0xa4>)
 80060a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80060a2:	4b1f      	ldr	r3, [pc, #124]	; (8006120 <MX_TIM3_Init+0xa0>)
 80060a4:	2200      	movs	r2, #0
 80060a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80060a8:	4b1d      	ldr	r3, [pc, #116]	; (8006120 <MX_TIM3_Init+0xa0>)
 80060aa:	2200      	movs	r2, #0
 80060ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80060ae:	4b1c      	ldr	r3, [pc, #112]	; (8006120 <MX_TIM3_Init+0xa0>)
 80060b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80060b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80060b6:	4b1a      	ldr	r3, [pc, #104]	; (8006120 <MX_TIM3_Init+0xa0>)
 80060b8:	2200      	movs	r2, #0
 80060ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80060bc:	4b18      	ldr	r3, [pc, #96]	; (8006120 <MX_TIM3_Init+0xa0>)
 80060be:	2200      	movs	r2, #0
 80060c0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80060c2:	2303      	movs	r3, #3
 80060c4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80060c6:	2300      	movs	r3, #0
 80060c8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80060ca:	2301      	movs	r3, #1
 80060cc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80060ce:	2300      	movs	r3, #0
 80060d0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80060d2:	230f      	movs	r3, #15
 80060d4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80060d6:	2300      	movs	r3, #0
 80060d8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80060da:	2301      	movs	r3, #1
 80060dc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80060de:	2300      	movs	r3, #0
 80060e0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 80060e2:	230f      	movs	r3, #15
 80060e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80060e6:	f107 030c 	add.w	r3, r7, #12
 80060ea:	4619      	mov	r1, r3
 80060ec:	480c      	ldr	r0, [pc, #48]	; (8006120 <MX_TIM3_Init+0xa0>)
 80060ee:	f7fc faad 	bl	800264c <HAL_TIM_Encoder_Init>
 80060f2:	4603      	mov	r3, r0
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d001      	beq.n	80060fc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80060f8:	f7ff fc64 	bl	80059c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80060fc:	2300      	movs	r3, #0
 80060fe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006100:	2300      	movs	r3, #0
 8006102:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006104:	1d3b      	adds	r3, r7, #4
 8006106:	4619      	mov	r1, r3
 8006108:	4805      	ldr	r0, [pc, #20]	; (8006120 <MX_TIM3_Init+0xa0>)
 800610a:	f7fd f926 	bl	800335a <HAL_TIMEx_MasterConfigSynchronization>
 800610e:	4603      	mov	r3, r0
 8006110:	2b00      	cmp	r3, #0
 8006112:	d001      	beq.n	8006118 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8006114:	f7ff fc56 	bl	80059c4 <Error_Handler>
  }

}
 8006118:	bf00      	nop
 800611a:	3730      	adds	r7, #48	; 0x30
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}
 8006120:	20000838 	.word	0x20000838
 8006124:	40000400 	.word	0x40000400

08006128 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b092      	sub	sp, #72	; 0x48
 800612c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800612e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006132:	2200      	movs	r2, #0
 8006134:	601a      	str	r2, [r3, #0]
 8006136:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006138:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800613c:	2200      	movs	r2, #0
 800613e:	601a      	str	r2, [r3, #0]
 8006140:	605a      	str	r2, [r3, #4]
 8006142:	609a      	str	r2, [r3, #8]
 8006144:	60da      	str	r2, [r3, #12]
 8006146:	611a      	str	r2, [r3, #16]
 8006148:	615a      	str	r2, [r3, #20]
 800614a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800614c:	1d3b      	adds	r3, r7, #4
 800614e:	2220      	movs	r2, #32
 8006150:	2100      	movs	r1, #0
 8006152:	4618      	mov	r0, r3
 8006154:	f000 fa87 	bl	8006666 <memset>

  htim8.Instance = TIM8;
 8006158:	4b39      	ldr	r3, [pc, #228]	; (8006240 <MX_TIM8_Init+0x118>)
 800615a:	4a3a      	ldr	r2, [pc, #232]	; (8006244 <MX_TIM8_Init+0x11c>)
 800615c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 45-1;
 800615e:	4b38      	ldr	r3, [pc, #224]	; (8006240 <MX_TIM8_Init+0x118>)
 8006160:	222c      	movs	r2, #44	; 0x2c
 8006162:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006164:	4b36      	ldr	r3, [pc, #216]	; (8006240 <MX_TIM8_Init+0x118>)
 8006166:	2200      	movs	r2, #0
 8006168:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 800616a:	4b35      	ldr	r3, [pc, #212]	; (8006240 <MX_TIM8_Init+0x118>)
 800616c:	2264      	movs	r2, #100	; 0x64
 800616e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8006170:	4b33      	ldr	r3, [pc, #204]	; (8006240 <MX_TIM8_Init+0x118>)
 8006172:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006176:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8006178:	4b31      	ldr	r3, [pc, #196]	; (8006240 <MX_TIM8_Init+0x118>)
 800617a:	2200      	movs	r2, #0
 800617c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800617e:	4b30      	ldr	r3, [pc, #192]	; (8006240 <MX_TIM8_Init+0x118>)
 8006180:	2280      	movs	r2, #128	; 0x80
 8006182:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8006184:	482e      	ldr	r0, [pc, #184]	; (8006240 <MX_TIM8_Init+0x118>)
 8006186:	f7fc f9f7 	bl	8002578 <HAL_TIM_PWM_Init>
 800618a:	4603      	mov	r3, r0
 800618c:	2b00      	cmp	r3, #0
 800618e:	d001      	beq.n	8006194 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8006190:	f7ff fc18 	bl	80059c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006194:	2300      	movs	r3, #0
 8006196:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006198:	2300      	movs	r3, #0
 800619a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800619c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80061a0:	4619      	mov	r1, r3
 80061a2:	4827      	ldr	r0, [pc, #156]	; (8006240 <MX_TIM8_Init+0x118>)
 80061a4:	f7fd f8d9 	bl	800335a <HAL_TIMEx_MasterConfigSynchronization>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d001      	beq.n	80061b2 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 80061ae:	f7ff fc09 	bl	80059c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80061b2:	2360      	movs	r3, #96	; 0x60
 80061b4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 80;
 80061b6:	2350      	movs	r3, #80	; 0x50
 80061b8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80061ba:	2300      	movs	r3, #0
 80061bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80061be:	2300      	movs	r3, #0
 80061c0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80061c2:	2300      	movs	r3, #0
 80061c4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80061c6:	2300      	movs	r3, #0
 80061c8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80061ca:	2300      	movs	r3, #0
 80061cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80061ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80061d2:	2200      	movs	r2, #0
 80061d4:	4619      	mov	r1, r3
 80061d6:	481a      	ldr	r0, [pc, #104]	; (8006240 <MX_TIM8_Init+0x118>)
 80061d8:	f7fc fc0a 	bl	80029f0 <HAL_TIM_PWM_ConfigChannel>
 80061dc:	4603      	mov	r3, r0
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d001      	beq.n	80061e6 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 80061e2:	f7ff fbef 	bl	80059c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80061e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80061ea:	2204      	movs	r2, #4
 80061ec:	4619      	mov	r1, r3
 80061ee:	4814      	ldr	r0, [pc, #80]	; (8006240 <MX_TIM8_Init+0x118>)
 80061f0:	f7fc fbfe 	bl	80029f0 <HAL_TIM_PWM_ConfigChannel>
 80061f4:	4603      	mov	r3, r0
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d001      	beq.n	80061fe <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 80061fa:	f7ff fbe3 	bl	80059c4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80061fe:	2300      	movs	r3, #0
 8006200:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006202:	2300      	movs	r3, #0
 8006204:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006206:	2300      	movs	r3, #0
 8006208:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800620a:	2300      	movs	r3, #0
 800620c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800620e:	2300      	movs	r3, #0
 8006210:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006212:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006216:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006218:	2300      	movs	r3, #0
 800621a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800621c:	1d3b      	adds	r3, r7, #4
 800621e:	4619      	mov	r1, r3
 8006220:	4807      	ldr	r0, [pc, #28]	; (8006240 <MX_TIM8_Init+0x118>)
 8006222:	f7fd f8df 	bl	80033e4 <HAL_TIMEx_ConfigBreakDeadTime>
 8006226:	4603      	mov	r3, r0
 8006228:	2b00      	cmp	r3, #0
 800622a:	d001      	beq.n	8006230 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 800622c:	f7ff fbca 	bl	80059c4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8006230:	4803      	ldr	r0, [pc, #12]	; (8006240 <MX_TIM8_Init+0x118>)
 8006232:	f000 f90d 	bl	8006450 <HAL_TIM_MspPostInit>

}
 8006236:	bf00      	nop
 8006238:	3748      	adds	r7, #72	; 0x48
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	200007f8 	.word	0x200007f8
 8006244:	40010400 	.word	0x40010400

08006248 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800624e:	463b      	mov	r3, r7
 8006250:	2200      	movs	r2, #0
 8006252:	601a      	str	r2, [r3, #0]
 8006254:	605a      	str	r2, [r3, #4]
 8006256:	609a      	str	r2, [r3, #8]
 8006258:	60da      	str	r2, [r3, #12]

  htim12.Instance = TIM12;
 800625a:	4b16      	ldr	r3, [pc, #88]	; (80062b4 <MX_TIM12_Init+0x6c>)
 800625c:	4a16      	ldr	r2, [pc, #88]	; (80062b8 <MX_TIM12_Init+0x70>)
 800625e:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 40000-1;
 8006260:	4b14      	ldr	r3, [pc, #80]	; (80062b4 <MX_TIM12_Init+0x6c>)
 8006262:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8006266:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006268:	4b12      	ldr	r3, [pc, #72]	; (80062b4 <MX_TIM12_Init+0x6c>)
 800626a:	2200      	movs	r2, #0
 800626c:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1;
 800626e:	4b11      	ldr	r3, [pc, #68]	; (80062b4 <MX_TIM12_Init+0x6c>)
 8006270:	2201      	movs	r2, #1
 8006272:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8006274:	4b0f      	ldr	r3, [pc, #60]	; (80062b4 <MX_TIM12_Init+0x6c>)
 8006276:	f44f 7280 	mov.w	r2, #256	; 0x100
 800627a:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800627c:	4b0d      	ldr	r3, [pc, #52]	; (80062b4 <MX_TIM12_Init+0x6c>)
 800627e:	2280      	movs	r2, #128	; 0x80
 8006280:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8006282:	480c      	ldr	r0, [pc, #48]	; (80062b4 <MX_TIM12_Init+0x6c>)
 8006284:	f7fc f929 	bl	80024da <HAL_TIM_Base_Init>
 8006288:	4603      	mov	r3, r0
 800628a:	2b00      	cmp	r3, #0
 800628c:	d001      	beq.n	8006292 <MX_TIM12_Init+0x4a>
  {
    Error_Handler();
 800628e:	f7ff fb99 	bl	80059c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006292:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006296:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8006298:	463b      	mov	r3, r7
 800629a:	4619      	mov	r1, r3
 800629c:	4805      	ldr	r0, [pc, #20]	; (80062b4 <MX_TIM12_Init+0x6c>)
 800629e:	f7fc fc6d 	bl	8002b7c <HAL_TIM_ConfigClockSource>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d001      	beq.n	80062ac <MX_TIM12_Init+0x64>
  {
    Error_Handler();
 80062a8:	f7ff fb8c 	bl	80059c4 <Error_Handler>
  }

}
 80062ac:	bf00      	nop
 80062ae:	3710      	adds	r7, #16
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	200008b8 	.word	0x200008b8
 80062b8:	40001800 	.word	0x40001800

080062bc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b08c      	sub	sp, #48	; 0x30
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80062c4:	f107 031c 	add.w	r3, r7, #28
 80062c8:	2200      	movs	r2, #0
 80062ca:	601a      	str	r2, [r3, #0]
 80062cc:	605a      	str	r2, [r3, #4]
 80062ce:	609a      	str	r2, [r3, #8]
 80062d0:	60da      	str	r2, [r3, #12]
 80062d2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062dc:	d12c      	bne.n	8006338 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80062de:	2300      	movs	r3, #0
 80062e0:	61bb      	str	r3, [r7, #24]
 80062e2:	4a30      	ldr	r2, [pc, #192]	; (80063a4 <HAL_TIM_Encoder_MspInit+0xe8>)
 80062e4:	4b2f      	ldr	r3, [pc, #188]	; (80063a4 <HAL_TIM_Encoder_MspInit+0xe8>)
 80062e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e8:	f043 0301 	orr.w	r3, r3, #1
 80062ec:	6413      	str	r3, [r2, #64]	; 0x40
 80062ee:	4b2d      	ldr	r3, [pc, #180]	; (80063a4 <HAL_TIM_Encoder_MspInit+0xe8>)
 80062f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062f2:	f003 0301 	and.w	r3, r3, #1
 80062f6:	61bb      	str	r3, [r7, #24]
 80062f8:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80062fa:	2300      	movs	r3, #0
 80062fc:	617b      	str	r3, [r7, #20]
 80062fe:	4a29      	ldr	r2, [pc, #164]	; (80063a4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8006300:	4b28      	ldr	r3, [pc, #160]	; (80063a4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8006302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006304:	f043 0301 	orr.w	r3, r3, #1
 8006308:	6313      	str	r3, [r2, #48]	; 0x30
 800630a:	4b26      	ldr	r3, [pc, #152]	; (80063a4 <HAL_TIM_Encoder_MspInit+0xe8>)
 800630c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800630e:	f003 0301 	and.w	r3, r3, #1
 8006312:	617b      	str	r3, [r7, #20]
 8006314:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration    
    PA0/WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006316:	2303      	movs	r3, #3
 8006318:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800631a:	2302      	movs	r3, #2
 800631c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800631e:	2300      	movs	r3, #0
 8006320:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006322:	2300      	movs	r3, #0
 8006324:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006326:	2301      	movs	r3, #1
 8006328:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800632a:	f107 031c 	add.w	r3, r7, #28
 800632e:	4619      	mov	r1, r3
 8006330:	481d      	ldr	r0, [pc, #116]	; (80063a8 <HAL_TIM_Encoder_MspInit+0xec>)
 8006332:	f7fa fec3 	bl	80010bc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8006336:	e030      	b.n	800639a <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM3)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4a1b      	ldr	r2, [pc, #108]	; (80063ac <HAL_TIM_Encoder_MspInit+0xf0>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d12b      	bne.n	800639a <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006342:	2300      	movs	r3, #0
 8006344:	613b      	str	r3, [r7, #16]
 8006346:	4a17      	ldr	r2, [pc, #92]	; (80063a4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8006348:	4b16      	ldr	r3, [pc, #88]	; (80063a4 <HAL_TIM_Encoder_MspInit+0xe8>)
 800634a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800634c:	f043 0302 	orr.w	r3, r3, #2
 8006350:	6413      	str	r3, [r2, #64]	; 0x40
 8006352:	4b14      	ldr	r3, [pc, #80]	; (80063a4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8006354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006356:	f003 0302 	and.w	r3, r3, #2
 800635a:	613b      	str	r3, [r7, #16]
 800635c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800635e:	2300      	movs	r3, #0
 8006360:	60fb      	str	r3, [r7, #12]
 8006362:	4a10      	ldr	r2, [pc, #64]	; (80063a4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8006364:	4b0f      	ldr	r3, [pc, #60]	; (80063a4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8006366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006368:	f043 0301 	orr.w	r3, r3, #1
 800636c:	6313      	str	r3, [r2, #48]	; 0x30
 800636e:	4b0d      	ldr	r3, [pc, #52]	; (80063a4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8006370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006372:	f003 0301 	and.w	r3, r3, #1
 8006376:	60fb      	str	r3, [r7, #12]
 8006378:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800637a:	23c0      	movs	r3, #192	; 0xc0
 800637c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800637e:	2302      	movs	r3, #2
 8006380:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006382:	2300      	movs	r3, #0
 8006384:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006386:	2300      	movs	r3, #0
 8006388:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800638a:	2302      	movs	r3, #2
 800638c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800638e:	f107 031c 	add.w	r3, r7, #28
 8006392:	4619      	mov	r1, r3
 8006394:	4804      	ldr	r0, [pc, #16]	; (80063a8 <HAL_TIM_Encoder_MspInit+0xec>)
 8006396:	f7fa fe91 	bl	80010bc <HAL_GPIO_Init>
}
 800639a:	bf00      	nop
 800639c:	3730      	adds	r7, #48	; 0x30
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	bf00      	nop
 80063a4:	40023800 	.word	0x40023800
 80063a8:	40020000 	.word	0x40020000
 80063ac:	40000400 	.word	0x40000400

080063b0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a0e      	ldr	r2, [pc, #56]	; (80063f8 <HAL_TIM_PWM_MspInit+0x48>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d115      	bne.n	80063ee <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80063c2:	2300      	movs	r3, #0
 80063c4:	60fb      	str	r3, [r7, #12]
 80063c6:	4a0d      	ldr	r2, [pc, #52]	; (80063fc <HAL_TIM_PWM_MspInit+0x4c>)
 80063c8:	4b0c      	ldr	r3, [pc, #48]	; (80063fc <HAL_TIM_PWM_MspInit+0x4c>)
 80063ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063cc:	f043 0302 	orr.w	r3, r3, #2
 80063d0:	6453      	str	r3, [r2, #68]	; 0x44
 80063d2:	4b0a      	ldr	r3, [pc, #40]	; (80063fc <HAL_TIM_PWM_MspInit+0x4c>)
 80063d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063d6:	f003 0302 	and.w	r3, r3, #2
 80063da:	60fb      	str	r3, [r7, #12]
 80063dc:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 80063de:	2200      	movs	r2, #0
 80063e0:	2100      	movs	r1, #0
 80063e2:	202b      	movs	r0, #43	; 0x2b
 80063e4:	f7fa fe33 	bl	800104e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80063e8:	202b      	movs	r0, #43	; 0x2b
 80063ea:	f7fa fe4c 	bl	8001086 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80063ee:	bf00      	nop
 80063f0:	3710      	adds	r7, #16
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
 80063f6:	bf00      	nop
 80063f8:	40010400 	.word	0x40010400
 80063fc:	40023800 	.word	0x40023800

08006400 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b084      	sub	sp, #16
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM12)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a0e      	ldr	r2, [pc, #56]	; (8006448 <HAL_TIM_Base_MspInit+0x48>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d115      	bne.n	800643e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8006412:	2300      	movs	r3, #0
 8006414:	60fb      	str	r3, [r7, #12]
 8006416:	4a0d      	ldr	r2, [pc, #52]	; (800644c <HAL_TIM_Base_MspInit+0x4c>)
 8006418:	4b0c      	ldr	r3, [pc, #48]	; (800644c <HAL_TIM_Base_MspInit+0x4c>)
 800641a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800641c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006420:	6413      	str	r3, [r2, #64]	; 0x40
 8006422:	4b0a      	ldr	r3, [pc, #40]	; (800644c <HAL_TIM_Base_MspInit+0x4c>)
 8006424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800642a:	60fb      	str	r3, [r7, #12]
 800642c:	68fb      	ldr	r3, [r7, #12]

    /* TIM12 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800642e:	2200      	movs	r2, #0
 8006430:	2100      	movs	r1, #0
 8006432:	202b      	movs	r0, #43	; 0x2b
 8006434:	f7fa fe0b 	bl	800104e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8006438:	202b      	movs	r0, #43	; 0x2b
 800643a:	f7fa fe24 	bl	8001086 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 800643e:	bf00      	nop
 8006440:	3710      	adds	r7, #16
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop
 8006448:	40001800 	.word	0x40001800
 800644c:	40023800 	.word	0x40023800

08006450 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b088      	sub	sp, #32
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006458:	f107 030c 	add.w	r3, r7, #12
 800645c:	2200      	movs	r2, #0
 800645e:	601a      	str	r2, [r3, #0]
 8006460:	605a      	str	r2, [r3, #4]
 8006462:	609a      	str	r2, [r3, #8]
 8006464:	60da      	str	r2, [r3, #12]
 8006466:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a12      	ldr	r2, [pc, #72]	; (80064b8 <HAL_TIM_MspPostInit+0x68>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d11d      	bne.n	80064ae <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006472:	2300      	movs	r3, #0
 8006474:	60bb      	str	r3, [r7, #8]
 8006476:	4a11      	ldr	r2, [pc, #68]	; (80064bc <HAL_TIM_MspPostInit+0x6c>)
 8006478:	4b10      	ldr	r3, [pc, #64]	; (80064bc <HAL_TIM_MspPostInit+0x6c>)
 800647a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800647c:	f043 0304 	orr.w	r3, r3, #4
 8006480:	6313      	str	r3, [r2, #48]	; 0x30
 8006482:	4b0e      	ldr	r3, [pc, #56]	; (80064bc <HAL_TIM_MspPostInit+0x6c>)
 8006484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006486:	f003 0304 	and.w	r3, r3, #4
 800648a:	60bb      	str	r3, [r7, #8]
 800648c:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration    
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800648e:	23c0      	movs	r3, #192	; 0xc0
 8006490:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006492:	2302      	movs	r3, #2
 8006494:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006496:	2300      	movs	r3, #0
 8006498:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800649a:	2300      	movs	r3, #0
 800649c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800649e:	2303      	movs	r3, #3
 80064a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80064a2:	f107 030c 	add.w	r3, r7, #12
 80064a6:	4619      	mov	r1, r3
 80064a8:	4805      	ldr	r0, [pc, #20]	; (80064c0 <HAL_TIM_MspPostInit+0x70>)
 80064aa:	f7fa fe07 	bl	80010bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80064ae:	bf00      	nop
 80064b0:	3720      	adds	r7, #32
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	bf00      	nop
 80064b8:	40010400 	.word	0x40010400
 80064bc:	40023800 	.word	0x40023800
 80064c0:	40020800 	.word	0x40020800

080064c4 <MX_UART7_Init>:

UART_HandleTypeDef huart7;

/* UART7 init function */
void MX_UART7_Init(void)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	af00      	add	r7, sp, #0

  huart7.Instance = UART7;
 80064c8:	4b11      	ldr	r3, [pc, #68]	; (8006510 <MX_UART7_Init+0x4c>)
 80064ca:	4a12      	ldr	r2, [pc, #72]	; (8006514 <MX_UART7_Init+0x50>)
 80064cc:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 80064ce:	4b10      	ldr	r3, [pc, #64]	; (8006510 <MX_UART7_Init+0x4c>)
 80064d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80064d4:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80064d6:	4b0e      	ldr	r3, [pc, #56]	; (8006510 <MX_UART7_Init+0x4c>)
 80064d8:	2200      	movs	r2, #0
 80064da:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80064dc:	4b0c      	ldr	r3, [pc, #48]	; (8006510 <MX_UART7_Init+0x4c>)
 80064de:	2200      	movs	r2, #0
 80064e0:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80064e2:	4b0b      	ldr	r3, [pc, #44]	; (8006510 <MX_UART7_Init+0x4c>)
 80064e4:	2200      	movs	r2, #0
 80064e6:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80064e8:	4b09      	ldr	r3, [pc, #36]	; (8006510 <MX_UART7_Init+0x4c>)
 80064ea:	220c      	movs	r2, #12
 80064ec:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80064ee:	4b08      	ldr	r3, [pc, #32]	; (8006510 <MX_UART7_Init+0x4c>)
 80064f0:	2200      	movs	r2, #0
 80064f2:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80064f4:	4b06      	ldr	r3, [pc, #24]	; (8006510 <MX_UART7_Init+0x4c>)
 80064f6:	2200      	movs	r2, #0
 80064f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80064fa:	4805      	ldr	r0, [pc, #20]	; (8006510 <MX_UART7_Init+0x4c>)
 80064fc:	f7fc ffd8 	bl	80034b0 <HAL_UART_Init>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	d001      	beq.n	800650a <MX_UART7_Init+0x46>
  {
    Error_Handler();
 8006506:	f7ff fa5d 	bl	80059c4 <Error_Handler>
  }

}
 800650a:	bf00      	nop
 800650c:	bd80      	pop	{r7, pc}
 800650e:	bf00      	nop
 8006510:	200008f8 	.word	0x200008f8
 8006514:	40007800 	.word	0x40007800

08006518 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b08a      	sub	sp, #40	; 0x28
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006520:	f107 0314 	add.w	r3, r7, #20
 8006524:	2200      	movs	r2, #0
 8006526:	601a      	str	r2, [r3, #0]
 8006528:	605a      	str	r2, [r3, #4]
 800652a:	609a      	str	r2, [r3, #8]
 800652c:	60da      	str	r2, [r3, #12]
 800652e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a19      	ldr	r2, [pc, #100]	; (800659c <HAL_UART_MspInit+0x84>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d12c      	bne.n	8006594 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 800653a:	2300      	movs	r3, #0
 800653c:	613b      	str	r3, [r7, #16]
 800653e:	4a18      	ldr	r2, [pc, #96]	; (80065a0 <HAL_UART_MspInit+0x88>)
 8006540:	4b17      	ldr	r3, [pc, #92]	; (80065a0 <HAL_UART_MspInit+0x88>)
 8006542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006544:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006548:	6413      	str	r3, [r2, #64]	; 0x40
 800654a:	4b15      	ldr	r3, [pc, #84]	; (80065a0 <HAL_UART_MspInit+0x88>)
 800654c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800654e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006552:	613b      	str	r3, [r7, #16]
 8006554:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006556:	2300      	movs	r3, #0
 8006558:	60fb      	str	r3, [r7, #12]
 800655a:	4a11      	ldr	r2, [pc, #68]	; (80065a0 <HAL_UART_MspInit+0x88>)
 800655c:	4b10      	ldr	r3, [pc, #64]	; (80065a0 <HAL_UART_MspInit+0x88>)
 800655e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006560:	f043 0310 	orr.w	r3, r3, #16
 8006564:	6313      	str	r3, [r2, #48]	; 0x30
 8006566:	4b0e      	ldr	r3, [pc, #56]	; (80065a0 <HAL_UART_MspInit+0x88>)
 8006568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800656a:	f003 0310 	and.w	r3, r3, #16
 800656e:	60fb      	str	r3, [r7, #12]
 8006570:	68fb      	ldr	r3, [r7, #12]
    /**UART7 GPIO Configuration    
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8006572:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8006576:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006578:	2302      	movs	r3, #2
 800657a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800657c:	2301      	movs	r3, #1
 800657e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006580:	2303      	movs	r3, #3
 8006582:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8006584:	2308      	movs	r3, #8
 8006586:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006588:	f107 0314 	add.w	r3, r7, #20
 800658c:	4619      	mov	r1, r3
 800658e:	4805      	ldr	r0, [pc, #20]	; (80065a4 <HAL_UART_MspInit+0x8c>)
 8006590:	f7fa fd94 	bl	80010bc <HAL_GPIO_Init>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
}
 8006594:	bf00      	nop
 8006596:	3728      	adds	r7, #40	; 0x28
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}
 800659c:	40007800 	.word	0x40007800
 80065a0:	40023800 	.word	0x40023800
 80065a4:	40021000 	.word	0x40021000

080065a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80065a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80065e0 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80065ac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80065ae:	e003      	b.n	80065b8 <LoopCopyDataInit>

080065b0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80065b0:	4b0c      	ldr	r3, [pc, #48]	; (80065e4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80065b2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80065b4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80065b6:	3104      	adds	r1, #4

080065b8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80065b8:	480b      	ldr	r0, [pc, #44]	; (80065e8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80065ba:	4b0c      	ldr	r3, [pc, #48]	; (80065ec <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80065bc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80065be:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80065c0:	d3f6      	bcc.n	80065b0 <CopyDataInit>
  ldr  r2, =_sbss
 80065c2:	4a0b      	ldr	r2, [pc, #44]	; (80065f0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80065c4:	e002      	b.n	80065cc <LoopFillZerobss>

080065c6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80065c6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80065c8:	f842 3b04 	str.w	r3, [r2], #4

080065cc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80065cc:	4b09      	ldr	r3, [pc, #36]	; (80065f4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80065ce:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80065d0:	d3f9      	bcc.n	80065c6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80065d2:	f7ff fccb 	bl	8005f6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80065d6:	f000 f817 	bl	8006608 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80065da:	f7fe fe4b 	bl	8005274 <main>
  bx  lr    
 80065de:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80065e0:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80065e4:	08009d7c 	.word	0x08009d7c
  ldr  r0, =_sdata
 80065e8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80065ec:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80065f0:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 80065f4:	2000093c 	.word	0x2000093c

080065f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80065f8:	e7fe      	b.n	80065f8 <ADC_IRQHandler>
	...

080065fc <__errno>:
 80065fc:	4b01      	ldr	r3, [pc, #4]	; (8006604 <__errno+0x8>)
 80065fe:	6818      	ldr	r0, [r3, #0]
 8006600:	4770      	bx	lr
 8006602:	bf00      	nop
 8006604:	2000000c 	.word	0x2000000c

08006608 <__libc_init_array>:
 8006608:	b570      	push	{r4, r5, r6, lr}
 800660a:	4e0d      	ldr	r6, [pc, #52]	; (8006640 <__libc_init_array+0x38>)
 800660c:	4c0d      	ldr	r4, [pc, #52]	; (8006644 <__libc_init_array+0x3c>)
 800660e:	1ba4      	subs	r4, r4, r6
 8006610:	10a4      	asrs	r4, r4, #2
 8006612:	2500      	movs	r5, #0
 8006614:	42a5      	cmp	r5, r4
 8006616:	d109      	bne.n	800662c <__libc_init_array+0x24>
 8006618:	4e0b      	ldr	r6, [pc, #44]	; (8006648 <__libc_init_array+0x40>)
 800661a:	4c0c      	ldr	r4, [pc, #48]	; (800664c <__libc_init_array+0x44>)
 800661c:	f000 ff88 	bl	8007530 <_init>
 8006620:	1ba4      	subs	r4, r4, r6
 8006622:	10a4      	asrs	r4, r4, #2
 8006624:	2500      	movs	r5, #0
 8006626:	42a5      	cmp	r5, r4
 8006628:	d105      	bne.n	8006636 <__libc_init_array+0x2e>
 800662a:	bd70      	pop	{r4, r5, r6, pc}
 800662c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006630:	4798      	blx	r3
 8006632:	3501      	adds	r5, #1
 8006634:	e7ee      	b.n	8006614 <__libc_init_array+0xc>
 8006636:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800663a:	4798      	blx	r3
 800663c:	3501      	adds	r5, #1
 800663e:	e7f2      	b.n	8006626 <__libc_init_array+0x1e>
 8006640:	08009d74 	.word	0x08009d74
 8006644:	08009d74 	.word	0x08009d74
 8006648:	08009d74 	.word	0x08009d74
 800664c:	08009d78 	.word	0x08009d78

08006650 <memcpy>:
 8006650:	b510      	push	{r4, lr}
 8006652:	1e43      	subs	r3, r0, #1
 8006654:	440a      	add	r2, r1
 8006656:	4291      	cmp	r1, r2
 8006658:	d100      	bne.n	800665c <memcpy+0xc>
 800665a:	bd10      	pop	{r4, pc}
 800665c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006660:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006664:	e7f7      	b.n	8006656 <memcpy+0x6>

08006666 <memset>:
 8006666:	4402      	add	r2, r0
 8006668:	4603      	mov	r3, r0
 800666a:	4293      	cmp	r3, r2
 800666c:	d100      	bne.n	8006670 <memset+0xa>
 800666e:	4770      	bx	lr
 8006670:	f803 1b01 	strb.w	r1, [r3], #1
 8006674:	e7f9      	b.n	800666a <memset+0x4>
	...

08006678 <iprintf>:
 8006678:	b40f      	push	{r0, r1, r2, r3}
 800667a:	4b0a      	ldr	r3, [pc, #40]	; (80066a4 <iprintf+0x2c>)
 800667c:	b513      	push	{r0, r1, r4, lr}
 800667e:	681c      	ldr	r4, [r3, #0]
 8006680:	b124      	cbz	r4, 800668c <iprintf+0x14>
 8006682:	69a3      	ldr	r3, [r4, #24]
 8006684:	b913      	cbnz	r3, 800668c <iprintf+0x14>
 8006686:	4620      	mov	r0, r4
 8006688:	f000 fa24 	bl	8006ad4 <__sinit>
 800668c:	ab05      	add	r3, sp, #20
 800668e:	9a04      	ldr	r2, [sp, #16]
 8006690:	68a1      	ldr	r1, [r4, #8]
 8006692:	9301      	str	r3, [sp, #4]
 8006694:	4620      	mov	r0, r4
 8006696:	f000 fbe1 	bl	8006e5c <_vfiprintf_r>
 800669a:	b002      	add	sp, #8
 800669c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066a0:	b004      	add	sp, #16
 80066a2:	4770      	bx	lr
 80066a4:	2000000c 	.word	0x2000000c

080066a8 <_puts_r>:
 80066a8:	b570      	push	{r4, r5, r6, lr}
 80066aa:	460e      	mov	r6, r1
 80066ac:	4605      	mov	r5, r0
 80066ae:	b118      	cbz	r0, 80066b8 <_puts_r+0x10>
 80066b0:	6983      	ldr	r3, [r0, #24]
 80066b2:	b90b      	cbnz	r3, 80066b8 <_puts_r+0x10>
 80066b4:	f000 fa0e 	bl	8006ad4 <__sinit>
 80066b8:	69ab      	ldr	r3, [r5, #24]
 80066ba:	68ac      	ldr	r4, [r5, #8]
 80066bc:	b913      	cbnz	r3, 80066c4 <_puts_r+0x1c>
 80066be:	4628      	mov	r0, r5
 80066c0:	f000 fa08 	bl	8006ad4 <__sinit>
 80066c4:	4b23      	ldr	r3, [pc, #140]	; (8006754 <_puts_r+0xac>)
 80066c6:	429c      	cmp	r4, r3
 80066c8:	d117      	bne.n	80066fa <_puts_r+0x52>
 80066ca:	686c      	ldr	r4, [r5, #4]
 80066cc:	89a3      	ldrh	r3, [r4, #12]
 80066ce:	071b      	lsls	r3, r3, #28
 80066d0:	d51d      	bpl.n	800670e <_puts_r+0x66>
 80066d2:	6923      	ldr	r3, [r4, #16]
 80066d4:	b1db      	cbz	r3, 800670e <_puts_r+0x66>
 80066d6:	3e01      	subs	r6, #1
 80066d8:	68a3      	ldr	r3, [r4, #8]
 80066da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80066de:	3b01      	subs	r3, #1
 80066e0:	60a3      	str	r3, [r4, #8]
 80066e2:	b9e9      	cbnz	r1, 8006720 <_puts_r+0x78>
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	da2e      	bge.n	8006746 <_puts_r+0x9e>
 80066e8:	4622      	mov	r2, r4
 80066ea:	210a      	movs	r1, #10
 80066ec:	4628      	mov	r0, r5
 80066ee:	f000 f83f 	bl	8006770 <__swbuf_r>
 80066f2:	3001      	adds	r0, #1
 80066f4:	d011      	beq.n	800671a <_puts_r+0x72>
 80066f6:	200a      	movs	r0, #10
 80066f8:	bd70      	pop	{r4, r5, r6, pc}
 80066fa:	4b17      	ldr	r3, [pc, #92]	; (8006758 <_puts_r+0xb0>)
 80066fc:	429c      	cmp	r4, r3
 80066fe:	d101      	bne.n	8006704 <_puts_r+0x5c>
 8006700:	68ac      	ldr	r4, [r5, #8]
 8006702:	e7e3      	b.n	80066cc <_puts_r+0x24>
 8006704:	4b15      	ldr	r3, [pc, #84]	; (800675c <_puts_r+0xb4>)
 8006706:	429c      	cmp	r4, r3
 8006708:	bf08      	it	eq
 800670a:	68ec      	ldreq	r4, [r5, #12]
 800670c:	e7de      	b.n	80066cc <_puts_r+0x24>
 800670e:	4621      	mov	r1, r4
 8006710:	4628      	mov	r0, r5
 8006712:	f000 f87f 	bl	8006814 <__swsetup_r>
 8006716:	2800      	cmp	r0, #0
 8006718:	d0dd      	beq.n	80066d6 <_puts_r+0x2e>
 800671a:	f04f 30ff 	mov.w	r0, #4294967295
 800671e:	bd70      	pop	{r4, r5, r6, pc}
 8006720:	2b00      	cmp	r3, #0
 8006722:	da04      	bge.n	800672e <_puts_r+0x86>
 8006724:	69a2      	ldr	r2, [r4, #24]
 8006726:	4293      	cmp	r3, r2
 8006728:	db06      	blt.n	8006738 <_puts_r+0x90>
 800672a:	290a      	cmp	r1, #10
 800672c:	d004      	beq.n	8006738 <_puts_r+0x90>
 800672e:	6823      	ldr	r3, [r4, #0]
 8006730:	1c5a      	adds	r2, r3, #1
 8006732:	6022      	str	r2, [r4, #0]
 8006734:	7019      	strb	r1, [r3, #0]
 8006736:	e7cf      	b.n	80066d8 <_puts_r+0x30>
 8006738:	4622      	mov	r2, r4
 800673a:	4628      	mov	r0, r5
 800673c:	f000 f818 	bl	8006770 <__swbuf_r>
 8006740:	3001      	adds	r0, #1
 8006742:	d1c9      	bne.n	80066d8 <_puts_r+0x30>
 8006744:	e7e9      	b.n	800671a <_puts_r+0x72>
 8006746:	6823      	ldr	r3, [r4, #0]
 8006748:	200a      	movs	r0, #10
 800674a:	1c5a      	adds	r2, r3, #1
 800674c:	6022      	str	r2, [r4, #0]
 800674e:	7018      	strb	r0, [r3, #0]
 8006750:	bd70      	pop	{r4, r5, r6, pc}
 8006752:	bf00      	nop
 8006754:	08009cf8 	.word	0x08009cf8
 8006758:	08009d18 	.word	0x08009d18
 800675c:	08009cd8 	.word	0x08009cd8

08006760 <puts>:
 8006760:	4b02      	ldr	r3, [pc, #8]	; (800676c <puts+0xc>)
 8006762:	4601      	mov	r1, r0
 8006764:	6818      	ldr	r0, [r3, #0]
 8006766:	f7ff bf9f 	b.w	80066a8 <_puts_r>
 800676a:	bf00      	nop
 800676c:	2000000c 	.word	0x2000000c

08006770 <__swbuf_r>:
 8006770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006772:	460e      	mov	r6, r1
 8006774:	4614      	mov	r4, r2
 8006776:	4605      	mov	r5, r0
 8006778:	b118      	cbz	r0, 8006782 <__swbuf_r+0x12>
 800677a:	6983      	ldr	r3, [r0, #24]
 800677c:	b90b      	cbnz	r3, 8006782 <__swbuf_r+0x12>
 800677e:	f000 f9a9 	bl	8006ad4 <__sinit>
 8006782:	4b21      	ldr	r3, [pc, #132]	; (8006808 <__swbuf_r+0x98>)
 8006784:	429c      	cmp	r4, r3
 8006786:	d12a      	bne.n	80067de <__swbuf_r+0x6e>
 8006788:	686c      	ldr	r4, [r5, #4]
 800678a:	69a3      	ldr	r3, [r4, #24]
 800678c:	60a3      	str	r3, [r4, #8]
 800678e:	89a3      	ldrh	r3, [r4, #12]
 8006790:	071a      	lsls	r2, r3, #28
 8006792:	d52e      	bpl.n	80067f2 <__swbuf_r+0x82>
 8006794:	6923      	ldr	r3, [r4, #16]
 8006796:	b363      	cbz	r3, 80067f2 <__swbuf_r+0x82>
 8006798:	6923      	ldr	r3, [r4, #16]
 800679a:	6820      	ldr	r0, [r4, #0]
 800679c:	1ac0      	subs	r0, r0, r3
 800679e:	6963      	ldr	r3, [r4, #20]
 80067a0:	b2f6      	uxtb	r6, r6
 80067a2:	4298      	cmp	r0, r3
 80067a4:	4637      	mov	r7, r6
 80067a6:	db04      	blt.n	80067b2 <__swbuf_r+0x42>
 80067a8:	4621      	mov	r1, r4
 80067aa:	4628      	mov	r0, r5
 80067ac:	f000 f928 	bl	8006a00 <_fflush_r>
 80067b0:	bb28      	cbnz	r0, 80067fe <__swbuf_r+0x8e>
 80067b2:	68a3      	ldr	r3, [r4, #8]
 80067b4:	3b01      	subs	r3, #1
 80067b6:	60a3      	str	r3, [r4, #8]
 80067b8:	6823      	ldr	r3, [r4, #0]
 80067ba:	1c5a      	adds	r2, r3, #1
 80067bc:	6022      	str	r2, [r4, #0]
 80067be:	701e      	strb	r6, [r3, #0]
 80067c0:	6963      	ldr	r3, [r4, #20]
 80067c2:	3001      	adds	r0, #1
 80067c4:	4298      	cmp	r0, r3
 80067c6:	d004      	beq.n	80067d2 <__swbuf_r+0x62>
 80067c8:	89a3      	ldrh	r3, [r4, #12]
 80067ca:	07db      	lsls	r3, r3, #31
 80067cc:	d519      	bpl.n	8006802 <__swbuf_r+0x92>
 80067ce:	2e0a      	cmp	r6, #10
 80067d0:	d117      	bne.n	8006802 <__swbuf_r+0x92>
 80067d2:	4621      	mov	r1, r4
 80067d4:	4628      	mov	r0, r5
 80067d6:	f000 f913 	bl	8006a00 <_fflush_r>
 80067da:	b190      	cbz	r0, 8006802 <__swbuf_r+0x92>
 80067dc:	e00f      	b.n	80067fe <__swbuf_r+0x8e>
 80067de:	4b0b      	ldr	r3, [pc, #44]	; (800680c <__swbuf_r+0x9c>)
 80067e0:	429c      	cmp	r4, r3
 80067e2:	d101      	bne.n	80067e8 <__swbuf_r+0x78>
 80067e4:	68ac      	ldr	r4, [r5, #8]
 80067e6:	e7d0      	b.n	800678a <__swbuf_r+0x1a>
 80067e8:	4b09      	ldr	r3, [pc, #36]	; (8006810 <__swbuf_r+0xa0>)
 80067ea:	429c      	cmp	r4, r3
 80067ec:	bf08      	it	eq
 80067ee:	68ec      	ldreq	r4, [r5, #12]
 80067f0:	e7cb      	b.n	800678a <__swbuf_r+0x1a>
 80067f2:	4621      	mov	r1, r4
 80067f4:	4628      	mov	r0, r5
 80067f6:	f000 f80d 	bl	8006814 <__swsetup_r>
 80067fa:	2800      	cmp	r0, #0
 80067fc:	d0cc      	beq.n	8006798 <__swbuf_r+0x28>
 80067fe:	f04f 37ff 	mov.w	r7, #4294967295
 8006802:	4638      	mov	r0, r7
 8006804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006806:	bf00      	nop
 8006808:	08009cf8 	.word	0x08009cf8
 800680c:	08009d18 	.word	0x08009d18
 8006810:	08009cd8 	.word	0x08009cd8

08006814 <__swsetup_r>:
 8006814:	4b32      	ldr	r3, [pc, #200]	; (80068e0 <__swsetup_r+0xcc>)
 8006816:	b570      	push	{r4, r5, r6, lr}
 8006818:	681d      	ldr	r5, [r3, #0]
 800681a:	4606      	mov	r6, r0
 800681c:	460c      	mov	r4, r1
 800681e:	b125      	cbz	r5, 800682a <__swsetup_r+0x16>
 8006820:	69ab      	ldr	r3, [r5, #24]
 8006822:	b913      	cbnz	r3, 800682a <__swsetup_r+0x16>
 8006824:	4628      	mov	r0, r5
 8006826:	f000 f955 	bl	8006ad4 <__sinit>
 800682a:	4b2e      	ldr	r3, [pc, #184]	; (80068e4 <__swsetup_r+0xd0>)
 800682c:	429c      	cmp	r4, r3
 800682e:	d10f      	bne.n	8006850 <__swsetup_r+0x3c>
 8006830:	686c      	ldr	r4, [r5, #4]
 8006832:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006836:	b29a      	uxth	r2, r3
 8006838:	0715      	lsls	r5, r2, #28
 800683a:	d42c      	bmi.n	8006896 <__swsetup_r+0x82>
 800683c:	06d0      	lsls	r0, r2, #27
 800683e:	d411      	bmi.n	8006864 <__swsetup_r+0x50>
 8006840:	2209      	movs	r2, #9
 8006842:	6032      	str	r2, [r6, #0]
 8006844:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006848:	81a3      	strh	r3, [r4, #12]
 800684a:	f04f 30ff 	mov.w	r0, #4294967295
 800684e:	bd70      	pop	{r4, r5, r6, pc}
 8006850:	4b25      	ldr	r3, [pc, #148]	; (80068e8 <__swsetup_r+0xd4>)
 8006852:	429c      	cmp	r4, r3
 8006854:	d101      	bne.n	800685a <__swsetup_r+0x46>
 8006856:	68ac      	ldr	r4, [r5, #8]
 8006858:	e7eb      	b.n	8006832 <__swsetup_r+0x1e>
 800685a:	4b24      	ldr	r3, [pc, #144]	; (80068ec <__swsetup_r+0xd8>)
 800685c:	429c      	cmp	r4, r3
 800685e:	bf08      	it	eq
 8006860:	68ec      	ldreq	r4, [r5, #12]
 8006862:	e7e6      	b.n	8006832 <__swsetup_r+0x1e>
 8006864:	0751      	lsls	r1, r2, #29
 8006866:	d512      	bpl.n	800688e <__swsetup_r+0x7a>
 8006868:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800686a:	b141      	cbz	r1, 800687e <__swsetup_r+0x6a>
 800686c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006870:	4299      	cmp	r1, r3
 8006872:	d002      	beq.n	800687a <__swsetup_r+0x66>
 8006874:	4630      	mov	r0, r6
 8006876:	f000 fa1b 	bl	8006cb0 <_free_r>
 800687a:	2300      	movs	r3, #0
 800687c:	6363      	str	r3, [r4, #52]	; 0x34
 800687e:	89a3      	ldrh	r3, [r4, #12]
 8006880:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006884:	81a3      	strh	r3, [r4, #12]
 8006886:	2300      	movs	r3, #0
 8006888:	6063      	str	r3, [r4, #4]
 800688a:	6923      	ldr	r3, [r4, #16]
 800688c:	6023      	str	r3, [r4, #0]
 800688e:	89a3      	ldrh	r3, [r4, #12]
 8006890:	f043 0308 	orr.w	r3, r3, #8
 8006894:	81a3      	strh	r3, [r4, #12]
 8006896:	6923      	ldr	r3, [r4, #16]
 8006898:	b94b      	cbnz	r3, 80068ae <__swsetup_r+0x9a>
 800689a:	89a3      	ldrh	r3, [r4, #12]
 800689c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80068a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068a4:	d003      	beq.n	80068ae <__swsetup_r+0x9a>
 80068a6:	4621      	mov	r1, r4
 80068a8:	4630      	mov	r0, r6
 80068aa:	f000 f9c1 	bl	8006c30 <__smakebuf_r>
 80068ae:	89a2      	ldrh	r2, [r4, #12]
 80068b0:	f012 0301 	ands.w	r3, r2, #1
 80068b4:	d00c      	beq.n	80068d0 <__swsetup_r+0xbc>
 80068b6:	2300      	movs	r3, #0
 80068b8:	60a3      	str	r3, [r4, #8]
 80068ba:	6963      	ldr	r3, [r4, #20]
 80068bc:	425b      	negs	r3, r3
 80068be:	61a3      	str	r3, [r4, #24]
 80068c0:	6923      	ldr	r3, [r4, #16]
 80068c2:	b953      	cbnz	r3, 80068da <__swsetup_r+0xc6>
 80068c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068c8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80068cc:	d1ba      	bne.n	8006844 <__swsetup_r+0x30>
 80068ce:	bd70      	pop	{r4, r5, r6, pc}
 80068d0:	0792      	lsls	r2, r2, #30
 80068d2:	bf58      	it	pl
 80068d4:	6963      	ldrpl	r3, [r4, #20]
 80068d6:	60a3      	str	r3, [r4, #8]
 80068d8:	e7f2      	b.n	80068c0 <__swsetup_r+0xac>
 80068da:	2000      	movs	r0, #0
 80068dc:	e7f7      	b.n	80068ce <__swsetup_r+0xba>
 80068de:	bf00      	nop
 80068e0:	2000000c 	.word	0x2000000c
 80068e4:	08009cf8 	.word	0x08009cf8
 80068e8:	08009d18 	.word	0x08009d18
 80068ec:	08009cd8 	.word	0x08009cd8

080068f0 <__sflush_r>:
 80068f0:	898a      	ldrh	r2, [r1, #12]
 80068f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068f6:	4605      	mov	r5, r0
 80068f8:	0710      	lsls	r0, r2, #28
 80068fa:	460c      	mov	r4, r1
 80068fc:	d45a      	bmi.n	80069b4 <__sflush_r+0xc4>
 80068fe:	684b      	ldr	r3, [r1, #4]
 8006900:	2b00      	cmp	r3, #0
 8006902:	dc05      	bgt.n	8006910 <__sflush_r+0x20>
 8006904:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006906:	2b00      	cmp	r3, #0
 8006908:	dc02      	bgt.n	8006910 <__sflush_r+0x20>
 800690a:	2000      	movs	r0, #0
 800690c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006910:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006912:	2e00      	cmp	r6, #0
 8006914:	d0f9      	beq.n	800690a <__sflush_r+0x1a>
 8006916:	2300      	movs	r3, #0
 8006918:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800691c:	682f      	ldr	r7, [r5, #0]
 800691e:	602b      	str	r3, [r5, #0]
 8006920:	d033      	beq.n	800698a <__sflush_r+0x9a>
 8006922:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006924:	89a3      	ldrh	r3, [r4, #12]
 8006926:	075a      	lsls	r2, r3, #29
 8006928:	d505      	bpl.n	8006936 <__sflush_r+0x46>
 800692a:	6863      	ldr	r3, [r4, #4]
 800692c:	1ac0      	subs	r0, r0, r3
 800692e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006930:	b10b      	cbz	r3, 8006936 <__sflush_r+0x46>
 8006932:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006934:	1ac0      	subs	r0, r0, r3
 8006936:	2300      	movs	r3, #0
 8006938:	4602      	mov	r2, r0
 800693a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800693c:	6a21      	ldr	r1, [r4, #32]
 800693e:	4628      	mov	r0, r5
 8006940:	47b0      	blx	r6
 8006942:	1c43      	adds	r3, r0, #1
 8006944:	89a3      	ldrh	r3, [r4, #12]
 8006946:	d106      	bne.n	8006956 <__sflush_r+0x66>
 8006948:	6829      	ldr	r1, [r5, #0]
 800694a:	291d      	cmp	r1, #29
 800694c:	d84b      	bhi.n	80069e6 <__sflush_r+0xf6>
 800694e:	4a2b      	ldr	r2, [pc, #172]	; (80069fc <__sflush_r+0x10c>)
 8006950:	40ca      	lsrs	r2, r1
 8006952:	07d6      	lsls	r6, r2, #31
 8006954:	d547      	bpl.n	80069e6 <__sflush_r+0xf6>
 8006956:	2200      	movs	r2, #0
 8006958:	6062      	str	r2, [r4, #4]
 800695a:	04d9      	lsls	r1, r3, #19
 800695c:	6922      	ldr	r2, [r4, #16]
 800695e:	6022      	str	r2, [r4, #0]
 8006960:	d504      	bpl.n	800696c <__sflush_r+0x7c>
 8006962:	1c42      	adds	r2, r0, #1
 8006964:	d101      	bne.n	800696a <__sflush_r+0x7a>
 8006966:	682b      	ldr	r3, [r5, #0]
 8006968:	b903      	cbnz	r3, 800696c <__sflush_r+0x7c>
 800696a:	6560      	str	r0, [r4, #84]	; 0x54
 800696c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800696e:	602f      	str	r7, [r5, #0]
 8006970:	2900      	cmp	r1, #0
 8006972:	d0ca      	beq.n	800690a <__sflush_r+0x1a>
 8006974:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006978:	4299      	cmp	r1, r3
 800697a:	d002      	beq.n	8006982 <__sflush_r+0x92>
 800697c:	4628      	mov	r0, r5
 800697e:	f000 f997 	bl	8006cb0 <_free_r>
 8006982:	2000      	movs	r0, #0
 8006984:	6360      	str	r0, [r4, #52]	; 0x34
 8006986:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800698a:	6a21      	ldr	r1, [r4, #32]
 800698c:	2301      	movs	r3, #1
 800698e:	4628      	mov	r0, r5
 8006990:	47b0      	blx	r6
 8006992:	1c41      	adds	r1, r0, #1
 8006994:	d1c6      	bne.n	8006924 <__sflush_r+0x34>
 8006996:	682b      	ldr	r3, [r5, #0]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d0c3      	beq.n	8006924 <__sflush_r+0x34>
 800699c:	2b1d      	cmp	r3, #29
 800699e:	d001      	beq.n	80069a4 <__sflush_r+0xb4>
 80069a0:	2b16      	cmp	r3, #22
 80069a2:	d101      	bne.n	80069a8 <__sflush_r+0xb8>
 80069a4:	602f      	str	r7, [r5, #0]
 80069a6:	e7b0      	b.n	800690a <__sflush_r+0x1a>
 80069a8:	89a3      	ldrh	r3, [r4, #12]
 80069aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069ae:	81a3      	strh	r3, [r4, #12]
 80069b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069b4:	690f      	ldr	r7, [r1, #16]
 80069b6:	2f00      	cmp	r7, #0
 80069b8:	d0a7      	beq.n	800690a <__sflush_r+0x1a>
 80069ba:	0793      	lsls	r3, r2, #30
 80069bc:	680e      	ldr	r6, [r1, #0]
 80069be:	bf08      	it	eq
 80069c0:	694b      	ldreq	r3, [r1, #20]
 80069c2:	600f      	str	r7, [r1, #0]
 80069c4:	bf18      	it	ne
 80069c6:	2300      	movne	r3, #0
 80069c8:	eba6 0807 	sub.w	r8, r6, r7
 80069cc:	608b      	str	r3, [r1, #8]
 80069ce:	f1b8 0f00 	cmp.w	r8, #0
 80069d2:	dd9a      	ble.n	800690a <__sflush_r+0x1a>
 80069d4:	4643      	mov	r3, r8
 80069d6:	463a      	mov	r2, r7
 80069d8:	6a21      	ldr	r1, [r4, #32]
 80069da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80069dc:	4628      	mov	r0, r5
 80069de:	47b0      	blx	r6
 80069e0:	2800      	cmp	r0, #0
 80069e2:	dc07      	bgt.n	80069f4 <__sflush_r+0x104>
 80069e4:	89a3      	ldrh	r3, [r4, #12]
 80069e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069ea:	81a3      	strh	r3, [r4, #12]
 80069ec:	f04f 30ff 	mov.w	r0, #4294967295
 80069f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069f4:	4407      	add	r7, r0
 80069f6:	eba8 0800 	sub.w	r8, r8, r0
 80069fa:	e7e8      	b.n	80069ce <__sflush_r+0xde>
 80069fc:	20400001 	.word	0x20400001

08006a00 <_fflush_r>:
 8006a00:	b538      	push	{r3, r4, r5, lr}
 8006a02:	690b      	ldr	r3, [r1, #16]
 8006a04:	4605      	mov	r5, r0
 8006a06:	460c      	mov	r4, r1
 8006a08:	b1db      	cbz	r3, 8006a42 <_fflush_r+0x42>
 8006a0a:	b118      	cbz	r0, 8006a14 <_fflush_r+0x14>
 8006a0c:	6983      	ldr	r3, [r0, #24]
 8006a0e:	b90b      	cbnz	r3, 8006a14 <_fflush_r+0x14>
 8006a10:	f000 f860 	bl	8006ad4 <__sinit>
 8006a14:	4b0c      	ldr	r3, [pc, #48]	; (8006a48 <_fflush_r+0x48>)
 8006a16:	429c      	cmp	r4, r3
 8006a18:	d109      	bne.n	8006a2e <_fflush_r+0x2e>
 8006a1a:	686c      	ldr	r4, [r5, #4]
 8006a1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a20:	b17b      	cbz	r3, 8006a42 <_fflush_r+0x42>
 8006a22:	4621      	mov	r1, r4
 8006a24:	4628      	mov	r0, r5
 8006a26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a2a:	f7ff bf61 	b.w	80068f0 <__sflush_r>
 8006a2e:	4b07      	ldr	r3, [pc, #28]	; (8006a4c <_fflush_r+0x4c>)
 8006a30:	429c      	cmp	r4, r3
 8006a32:	d101      	bne.n	8006a38 <_fflush_r+0x38>
 8006a34:	68ac      	ldr	r4, [r5, #8]
 8006a36:	e7f1      	b.n	8006a1c <_fflush_r+0x1c>
 8006a38:	4b05      	ldr	r3, [pc, #20]	; (8006a50 <_fflush_r+0x50>)
 8006a3a:	429c      	cmp	r4, r3
 8006a3c:	bf08      	it	eq
 8006a3e:	68ec      	ldreq	r4, [r5, #12]
 8006a40:	e7ec      	b.n	8006a1c <_fflush_r+0x1c>
 8006a42:	2000      	movs	r0, #0
 8006a44:	bd38      	pop	{r3, r4, r5, pc}
 8006a46:	bf00      	nop
 8006a48:	08009cf8 	.word	0x08009cf8
 8006a4c:	08009d18 	.word	0x08009d18
 8006a50:	08009cd8 	.word	0x08009cd8

08006a54 <_cleanup_r>:
 8006a54:	4901      	ldr	r1, [pc, #4]	; (8006a5c <_cleanup_r+0x8>)
 8006a56:	f000 b8a9 	b.w	8006bac <_fwalk_reent>
 8006a5a:	bf00      	nop
 8006a5c:	08006a01 	.word	0x08006a01

08006a60 <std.isra.0>:
 8006a60:	2300      	movs	r3, #0
 8006a62:	b510      	push	{r4, lr}
 8006a64:	4604      	mov	r4, r0
 8006a66:	6003      	str	r3, [r0, #0]
 8006a68:	6043      	str	r3, [r0, #4]
 8006a6a:	6083      	str	r3, [r0, #8]
 8006a6c:	8181      	strh	r1, [r0, #12]
 8006a6e:	6643      	str	r3, [r0, #100]	; 0x64
 8006a70:	81c2      	strh	r2, [r0, #14]
 8006a72:	6103      	str	r3, [r0, #16]
 8006a74:	6143      	str	r3, [r0, #20]
 8006a76:	6183      	str	r3, [r0, #24]
 8006a78:	4619      	mov	r1, r3
 8006a7a:	2208      	movs	r2, #8
 8006a7c:	305c      	adds	r0, #92	; 0x5c
 8006a7e:	f7ff fdf2 	bl	8006666 <memset>
 8006a82:	4b05      	ldr	r3, [pc, #20]	; (8006a98 <std.isra.0+0x38>)
 8006a84:	6263      	str	r3, [r4, #36]	; 0x24
 8006a86:	4b05      	ldr	r3, [pc, #20]	; (8006a9c <std.isra.0+0x3c>)
 8006a88:	62a3      	str	r3, [r4, #40]	; 0x28
 8006a8a:	4b05      	ldr	r3, [pc, #20]	; (8006aa0 <std.isra.0+0x40>)
 8006a8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006a8e:	4b05      	ldr	r3, [pc, #20]	; (8006aa4 <std.isra.0+0x44>)
 8006a90:	6224      	str	r4, [r4, #32]
 8006a92:	6323      	str	r3, [r4, #48]	; 0x30
 8006a94:	bd10      	pop	{r4, pc}
 8006a96:	bf00      	nop
 8006a98:	080073d5 	.word	0x080073d5
 8006a9c:	080073f7 	.word	0x080073f7
 8006aa0:	0800742f 	.word	0x0800742f
 8006aa4:	08007453 	.word	0x08007453

08006aa8 <__sfmoreglue>:
 8006aa8:	b570      	push	{r4, r5, r6, lr}
 8006aaa:	1e4a      	subs	r2, r1, #1
 8006aac:	2568      	movs	r5, #104	; 0x68
 8006aae:	4355      	muls	r5, r2
 8006ab0:	460e      	mov	r6, r1
 8006ab2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006ab6:	f000 f949 	bl	8006d4c <_malloc_r>
 8006aba:	4604      	mov	r4, r0
 8006abc:	b140      	cbz	r0, 8006ad0 <__sfmoreglue+0x28>
 8006abe:	2100      	movs	r1, #0
 8006ac0:	e880 0042 	stmia.w	r0, {r1, r6}
 8006ac4:	300c      	adds	r0, #12
 8006ac6:	60a0      	str	r0, [r4, #8]
 8006ac8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006acc:	f7ff fdcb 	bl	8006666 <memset>
 8006ad0:	4620      	mov	r0, r4
 8006ad2:	bd70      	pop	{r4, r5, r6, pc}

08006ad4 <__sinit>:
 8006ad4:	6983      	ldr	r3, [r0, #24]
 8006ad6:	b510      	push	{r4, lr}
 8006ad8:	4604      	mov	r4, r0
 8006ada:	bb33      	cbnz	r3, 8006b2a <__sinit+0x56>
 8006adc:	6483      	str	r3, [r0, #72]	; 0x48
 8006ade:	64c3      	str	r3, [r0, #76]	; 0x4c
 8006ae0:	6503      	str	r3, [r0, #80]	; 0x50
 8006ae2:	4b12      	ldr	r3, [pc, #72]	; (8006b2c <__sinit+0x58>)
 8006ae4:	4a12      	ldr	r2, [pc, #72]	; (8006b30 <__sinit+0x5c>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	6282      	str	r2, [r0, #40]	; 0x28
 8006aea:	4298      	cmp	r0, r3
 8006aec:	bf04      	itt	eq
 8006aee:	2301      	moveq	r3, #1
 8006af0:	6183      	streq	r3, [r0, #24]
 8006af2:	f000 f81f 	bl	8006b34 <__sfp>
 8006af6:	6060      	str	r0, [r4, #4]
 8006af8:	4620      	mov	r0, r4
 8006afa:	f000 f81b 	bl	8006b34 <__sfp>
 8006afe:	60a0      	str	r0, [r4, #8]
 8006b00:	4620      	mov	r0, r4
 8006b02:	f000 f817 	bl	8006b34 <__sfp>
 8006b06:	2200      	movs	r2, #0
 8006b08:	60e0      	str	r0, [r4, #12]
 8006b0a:	2104      	movs	r1, #4
 8006b0c:	6860      	ldr	r0, [r4, #4]
 8006b0e:	f7ff ffa7 	bl	8006a60 <std.isra.0>
 8006b12:	2201      	movs	r2, #1
 8006b14:	2109      	movs	r1, #9
 8006b16:	68a0      	ldr	r0, [r4, #8]
 8006b18:	f7ff ffa2 	bl	8006a60 <std.isra.0>
 8006b1c:	2202      	movs	r2, #2
 8006b1e:	2112      	movs	r1, #18
 8006b20:	68e0      	ldr	r0, [r4, #12]
 8006b22:	f7ff ff9d 	bl	8006a60 <std.isra.0>
 8006b26:	2301      	movs	r3, #1
 8006b28:	61a3      	str	r3, [r4, #24]
 8006b2a:	bd10      	pop	{r4, pc}
 8006b2c:	08009cd4 	.word	0x08009cd4
 8006b30:	08006a55 	.word	0x08006a55

08006b34 <__sfp>:
 8006b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b36:	4b1c      	ldr	r3, [pc, #112]	; (8006ba8 <__sfp+0x74>)
 8006b38:	681e      	ldr	r6, [r3, #0]
 8006b3a:	69b3      	ldr	r3, [r6, #24]
 8006b3c:	4607      	mov	r7, r0
 8006b3e:	b913      	cbnz	r3, 8006b46 <__sfp+0x12>
 8006b40:	4630      	mov	r0, r6
 8006b42:	f7ff ffc7 	bl	8006ad4 <__sinit>
 8006b46:	3648      	adds	r6, #72	; 0x48
 8006b48:	68b4      	ldr	r4, [r6, #8]
 8006b4a:	6873      	ldr	r3, [r6, #4]
 8006b4c:	3b01      	subs	r3, #1
 8006b4e:	d503      	bpl.n	8006b58 <__sfp+0x24>
 8006b50:	6833      	ldr	r3, [r6, #0]
 8006b52:	b133      	cbz	r3, 8006b62 <__sfp+0x2e>
 8006b54:	6836      	ldr	r6, [r6, #0]
 8006b56:	e7f7      	b.n	8006b48 <__sfp+0x14>
 8006b58:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006b5c:	b16d      	cbz	r5, 8006b7a <__sfp+0x46>
 8006b5e:	3468      	adds	r4, #104	; 0x68
 8006b60:	e7f4      	b.n	8006b4c <__sfp+0x18>
 8006b62:	2104      	movs	r1, #4
 8006b64:	4638      	mov	r0, r7
 8006b66:	f7ff ff9f 	bl	8006aa8 <__sfmoreglue>
 8006b6a:	6030      	str	r0, [r6, #0]
 8006b6c:	2800      	cmp	r0, #0
 8006b6e:	d1f1      	bne.n	8006b54 <__sfp+0x20>
 8006b70:	230c      	movs	r3, #12
 8006b72:	603b      	str	r3, [r7, #0]
 8006b74:	4604      	mov	r4, r0
 8006b76:	4620      	mov	r0, r4
 8006b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006b7e:	81e3      	strh	r3, [r4, #14]
 8006b80:	2301      	movs	r3, #1
 8006b82:	81a3      	strh	r3, [r4, #12]
 8006b84:	6665      	str	r5, [r4, #100]	; 0x64
 8006b86:	6025      	str	r5, [r4, #0]
 8006b88:	60a5      	str	r5, [r4, #8]
 8006b8a:	6065      	str	r5, [r4, #4]
 8006b8c:	6125      	str	r5, [r4, #16]
 8006b8e:	6165      	str	r5, [r4, #20]
 8006b90:	61a5      	str	r5, [r4, #24]
 8006b92:	2208      	movs	r2, #8
 8006b94:	4629      	mov	r1, r5
 8006b96:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006b9a:	f7ff fd64 	bl	8006666 <memset>
 8006b9e:	6365      	str	r5, [r4, #52]	; 0x34
 8006ba0:	63a5      	str	r5, [r4, #56]	; 0x38
 8006ba2:	64a5      	str	r5, [r4, #72]	; 0x48
 8006ba4:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006ba6:	e7e6      	b.n	8006b76 <__sfp+0x42>
 8006ba8:	08009cd4 	.word	0x08009cd4

08006bac <_fwalk_reent>:
 8006bac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bb0:	4680      	mov	r8, r0
 8006bb2:	4689      	mov	r9, r1
 8006bb4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006bb8:	2600      	movs	r6, #0
 8006bba:	b914      	cbnz	r4, 8006bc2 <_fwalk_reent+0x16>
 8006bbc:	4630      	mov	r0, r6
 8006bbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bc2:	68a5      	ldr	r5, [r4, #8]
 8006bc4:	6867      	ldr	r7, [r4, #4]
 8006bc6:	3f01      	subs	r7, #1
 8006bc8:	d501      	bpl.n	8006bce <_fwalk_reent+0x22>
 8006bca:	6824      	ldr	r4, [r4, #0]
 8006bcc:	e7f5      	b.n	8006bba <_fwalk_reent+0xe>
 8006bce:	89ab      	ldrh	r3, [r5, #12]
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d907      	bls.n	8006be4 <_fwalk_reent+0x38>
 8006bd4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006bd8:	3301      	adds	r3, #1
 8006bda:	d003      	beq.n	8006be4 <_fwalk_reent+0x38>
 8006bdc:	4629      	mov	r1, r5
 8006bde:	4640      	mov	r0, r8
 8006be0:	47c8      	blx	r9
 8006be2:	4306      	orrs	r6, r0
 8006be4:	3568      	adds	r5, #104	; 0x68
 8006be6:	e7ee      	b.n	8006bc6 <_fwalk_reent+0x1a>

08006be8 <__swhatbuf_r>:
 8006be8:	b570      	push	{r4, r5, r6, lr}
 8006bea:	460e      	mov	r6, r1
 8006bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bf0:	2900      	cmp	r1, #0
 8006bf2:	b090      	sub	sp, #64	; 0x40
 8006bf4:	4614      	mov	r4, r2
 8006bf6:	461d      	mov	r5, r3
 8006bf8:	da07      	bge.n	8006c0a <__swhatbuf_r+0x22>
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	602b      	str	r3, [r5, #0]
 8006bfe:	89b3      	ldrh	r3, [r6, #12]
 8006c00:	061a      	lsls	r2, r3, #24
 8006c02:	d410      	bmi.n	8006c26 <__swhatbuf_r+0x3e>
 8006c04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c08:	e00e      	b.n	8006c28 <__swhatbuf_r+0x40>
 8006c0a:	aa01      	add	r2, sp, #4
 8006c0c:	f000 fc48 	bl	80074a0 <_fstat_r>
 8006c10:	2800      	cmp	r0, #0
 8006c12:	dbf2      	blt.n	8006bfa <__swhatbuf_r+0x12>
 8006c14:	9a02      	ldr	r2, [sp, #8]
 8006c16:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006c1a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006c1e:	425a      	negs	r2, r3
 8006c20:	415a      	adcs	r2, r3
 8006c22:	602a      	str	r2, [r5, #0]
 8006c24:	e7ee      	b.n	8006c04 <__swhatbuf_r+0x1c>
 8006c26:	2340      	movs	r3, #64	; 0x40
 8006c28:	2000      	movs	r0, #0
 8006c2a:	6023      	str	r3, [r4, #0]
 8006c2c:	b010      	add	sp, #64	; 0x40
 8006c2e:	bd70      	pop	{r4, r5, r6, pc}

08006c30 <__smakebuf_r>:
 8006c30:	898b      	ldrh	r3, [r1, #12]
 8006c32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006c34:	079d      	lsls	r5, r3, #30
 8006c36:	4606      	mov	r6, r0
 8006c38:	460c      	mov	r4, r1
 8006c3a:	d507      	bpl.n	8006c4c <__smakebuf_r+0x1c>
 8006c3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006c40:	6023      	str	r3, [r4, #0]
 8006c42:	6123      	str	r3, [r4, #16]
 8006c44:	2301      	movs	r3, #1
 8006c46:	6163      	str	r3, [r4, #20]
 8006c48:	b002      	add	sp, #8
 8006c4a:	bd70      	pop	{r4, r5, r6, pc}
 8006c4c:	ab01      	add	r3, sp, #4
 8006c4e:	466a      	mov	r2, sp
 8006c50:	f7ff ffca 	bl	8006be8 <__swhatbuf_r>
 8006c54:	9900      	ldr	r1, [sp, #0]
 8006c56:	4605      	mov	r5, r0
 8006c58:	4630      	mov	r0, r6
 8006c5a:	f000 f877 	bl	8006d4c <_malloc_r>
 8006c5e:	b948      	cbnz	r0, 8006c74 <__smakebuf_r+0x44>
 8006c60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c64:	059a      	lsls	r2, r3, #22
 8006c66:	d4ef      	bmi.n	8006c48 <__smakebuf_r+0x18>
 8006c68:	f023 0303 	bic.w	r3, r3, #3
 8006c6c:	f043 0302 	orr.w	r3, r3, #2
 8006c70:	81a3      	strh	r3, [r4, #12]
 8006c72:	e7e3      	b.n	8006c3c <__smakebuf_r+0xc>
 8006c74:	4b0d      	ldr	r3, [pc, #52]	; (8006cac <__smakebuf_r+0x7c>)
 8006c76:	62b3      	str	r3, [r6, #40]	; 0x28
 8006c78:	89a3      	ldrh	r3, [r4, #12]
 8006c7a:	6020      	str	r0, [r4, #0]
 8006c7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c80:	81a3      	strh	r3, [r4, #12]
 8006c82:	9b00      	ldr	r3, [sp, #0]
 8006c84:	6163      	str	r3, [r4, #20]
 8006c86:	9b01      	ldr	r3, [sp, #4]
 8006c88:	6120      	str	r0, [r4, #16]
 8006c8a:	b15b      	cbz	r3, 8006ca4 <__smakebuf_r+0x74>
 8006c8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c90:	4630      	mov	r0, r6
 8006c92:	f000 fc17 	bl	80074c4 <_isatty_r>
 8006c96:	b128      	cbz	r0, 8006ca4 <__smakebuf_r+0x74>
 8006c98:	89a3      	ldrh	r3, [r4, #12]
 8006c9a:	f023 0303 	bic.w	r3, r3, #3
 8006c9e:	f043 0301 	orr.w	r3, r3, #1
 8006ca2:	81a3      	strh	r3, [r4, #12]
 8006ca4:	89a3      	ldrh	r3, [r4, #12]
 8006ca6:	431d      	orrs	r5, r3
 8006ca8:	81a5      	strh	r5, [r4, #12]
 8006caa:	e7cd      	b.n	8006c48 <__smakebuf_r+0x18>
 8006cac:	08006a55 	.word	0x08006a55

08006cb0 <_free_r>:
 8006cb0:	b538      	push	{r3, r4, r5, lr}
 8006cb2:	4605      	mov	r5, r0
 8006cb4:	2900      	cmp	r1, #0
 8006cb6:	d045      	beq.n	8006d44 <_free_r+0x94>
 8006cb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cbc:	1f0c      	subs	r4, r1, #4
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	bfb8      	it	lt
 8006cc2:	18e4      	addlt	r4, r4, r3
 8006cc4:	f000 fc20 	bl	8007508 <__malloc_lock>
 8006cc8:	4a1f      	ldr	r2, [pc, #124]	; (8006d48 <_free_r+0x98>)
 8006cca:	6813      	ldr	r3, [r2, #0]
 8006ccc:	4610      	mov	r0, r2
 8006cce:	b933      	cbnz	r3, 8006cde <_free_r+0x2e>
 8006cd0:	6063      	str	r3, [r4, #4]
 8006cd2:	6014      	str	r4, [r2, #0]
 8006cd4:	4628      	mov	r0, r5
 8006cd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006cda:	f000 bc16 	b.w	800750a <__malloc_unlock>
 8006cde:	42a3      	cmp	r3, r4
 8006ce0:	d90c      	bls.n	8006cfc <_free_r+0x4c>
 8006ce2:	6821      	ldr	r1, [r4, #0]
 8006ce4:	1862      	adds	r2, r4, r1
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	bf04      	itt	eq
 8006cea:	681a      	ldreq	r2, [r3, #0]
 8006cec:	685b      	ldreq	r3, [r3, #4]
 8006cee:	6063      	str	r3, [r4, #4]
 8006cf0:	bf04      	itt	eq
 8006cf2:	1852      	addeq	r2, r2, r1
 8006cf4:	6022      	streq	r2, [r4, #0]
 8006cf6:	6004      	str	r4, [r0, #0]
 8006cf8:	e7ec      	b.n	8006cd4 <_free_r+0x24>
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	685a      	ldr	r2, [r3, #4]
 8006cfe:	b10a      	cbz	r2, 8006d04 <_free_r+0x54>
 8006d00:	42a2      	cmp	r2, r4
 8006d02:	d9fa      	bls.n	8006cfa <_free_r+0x4a>
 8006d04:	6819      	ldr	r1, [r3, #0]
 8006d06:	1858      	adds	r0, r3, r1
 8006d08:	42a0      	cmp	r0, r4
 8006d0a:	d10b      	bne.n	8006d24 <_free_r+0x74>
 8006d0c:	6820      	ldr	r0, [r4, #0]
 8006d0e:	4401      	add	r1, r0
 8006d10:	1858      	adds	r0, r3, r1
 8006d12:	4282      	cmp	r2, r0
 8006d14:	6019      	str	r1, [r3, #0]
 8006d16:	d1dd      	bne.n	8006cd4 <_free_r+0x24>
 8006d18:	6810      	ldr	r0, [r2, #0]
 8006d1a:	6852      	ldr	r2, [r2, #4]
 8006d1c:	605a      	str	r2, [r3, #4]
 8006d1e:	4401      	add	r1, r0
 8006d20:	6019      	str	r1, [r3, #0]
 8006d22:	e7d7      	b.n	8006cd4 <_free_r+0x24>
 8006d24:	d902      	bls.n	8006d2c <_free_r+0x7c>
 8006d26:	230c      	movs	r3, #12
 8006d28:	602b      	str	r3, [r5, #0]
 8006d2a:	e7d3      	b.n	8006cd4 <_free_r+0x24>
 8006d2c:	6820      	ldr	r0, [r4, #0]
 8006d2e:	1821      	adds	r1, r4, r0
 8006d30:	428a      	cmp	r2, r1
 8006d32:	bf04      	itt	eq
 8006d34:	6811      	ldreq	r1, [r2, #0]
 8006d36:	6852      	ldreq	r2, [r2, #4]
 8006d38:	6062      	str	r2, [r4, #4]
 8006d3a:	bf04      	itt	eq
 8006d3c:	1809      	addeq	r1, r1, r0
 8006d3e:	6021      	streq	r1, [r4, #0]
 8006d40:	605c      	str	r4, [r3, #4]
 8006d42:	e7c7      	b.n	8006cd4 <_free_r+0x24>
 8006d44:	bd38      	pop	{r3, r4, r5, pc}
 8006d46:	bf00      	nop
 8006d48:	20000498 	.word	0x20000498

08006d4c <_malloc_r>:
 8006d4c:	b570      	push	{r4, r5, r6, lr}
 8006d4e:	1ccd      	adds	r5, r1, #3
 8006d50:	f025 0503 	bic.w	r5, r5, #3
 8006d54:	3508      	adds	r5, #8
 8006d56:	2d0c      	cmp	r5, #12
 8006d58:	bf38      	it	cc
 8006d5a:	250c      	movcc	r5, #12
 8006d5c:	2d00      	cmp	r5, #0
 8006d5e:	4606      	mov	r6, r0
 8006d60:	db01      	blt.n	8006d66 <_malloc_r+0x1a>
 8006d62:	42a9      	cmp	r1, r5
 8006d64:	d903      	bls.n	8006d6e <_malloc_r+0x22>
 8006d66:	230c      	movs	r3, #12
 8006d68:	6033      	str	r3, [r6, #0]
 8006d6a:	2000      	movs	r0, #0
 8006d6c:	bd70      	pop	{r4, r5, r6, pc}
 8006d6e:	f000 fbcb 	bl	8007508 <__malloc_lock>
 8006d72:	4a23      	ldr	r2, [pc, #140]	; (8006e00 <_malloc_r+0xb4>)
 8006d74:	6814      	ldr	r4, [r2, #0]
 8006d76:	4621      	mov	r1, r4
 8006d78:	b991      	cbnz	r1, 8006da0 <_malloc_r+0x54>
 8006d7a:	4c22      	ldr	r4, [pc, #136]	; (8006e04 <_malloc_r+0xb8>)
 8006d7c:	6823      	ldr	r3, [r4, #0]
 8006d7e:	b91b      	cbnz	r3, 8006d88 <_malloc_r+0x3c>
 8006d80:	4630      	mov	r0, r6
 8006d82:	f000 fb17 	bl	80073b4 <_sbrk_r>
 8006d86:	6020      	str	r0, [r4, #0]
 8006d88:	4629      	mov	r1, r5
 8006d8a:	4630      	mov	r0, r6
 8006d8c:	f000 fb12 	bl	80073b4 <_sbrk_r>
 8006d90:	1c43      	adds	r3, r0, #1
 8006d92:	d126      	bne.n	8006de2 <_malloc_r+0x96>
 8006d94:	230c      	movs	r3, #12
 8006d96:	6033      	str	r3, [r6, #0]
 8006d98:	4630      	mov	r0, r6
 8006d9a:	f000 fbb6 	bl	800750a <__malloc_unlock>
 8006d9e:	e7e4      	b.n	8006d6a <_malloc_r+0x1e>
 8006da0:	680b      	ldr	r3, [r1, #0]
 8006da2:	1b5b      	subs	r3, r3, r5
 8006da4:	d41a      	bmi.n	8006ddc <_malloc_r+0x90>
 8006da6:	2b0b      	cmp	r3, #11
 8006da8:	d90f      	bls.n	8006dca <_malloc_r+0x7e>
 8006daa:	600b      	str	r3, [r1, #0]
 8006dac:	50cd      	str	r5, [r1, r3]
 8006dae:	18cc      	adds	r4, r1, r3
 8006db0:	4630      	mov	r0, r6
 8006db2:	f000 fbaa 	bl	800750a <__malloc_unlock>
 8006db6:	f104 000b 	add.w	r0, r4, #11
 8006dba:	1d23      	adds	r3, r4, #4
 8006dbc:	f020 0007 	bic.w	r0, r0, #7
 8006dc0:	1ac3      	subs	r3, r0, r3
 8006dc2:	d01b      	beq.n	8006dfc <_malloc_r+0xb0>
 8006dc4:	425a      	negs	r2, r3
 8006dc6:	50e2      	str	r2, [r4, r3]
 8006dc8:	bd70      	pop	{r4, r5, r6, pc}
 8006dca:	428c      	cmp	r4, r1
 8006dcc:	bf0d      	iteet	eq
 8006dce:	6863      	ldreq	r3, [r4, #4]
 8006dd0:	684b      	ldrne	r3, [r1, #4]
 8006dd2:	6063      	strne	r3, [r4, #4]
 8006dd4:	6013      	streq	r3, [r2, #0]
 8006dd6:	bf18      	it	ne
 8006dd8:	460c      	movne	r4, r1
 8006dda:	e7e9      	b.n	8006db0 <_malloc_r+0x64>
 8006ddc:	460c      	mov	r4, r1
 8006dde:	6849      	ldr	r1, [r1, #4]
 8006de0:	e7ca      	b.n	8006d78 <_malloc_r+0x2c>
 8006de2:	1cc4      	adds	r4, r0, #3
 8006de4:	f024 0403 	bic.w	r4, r4, #3
 8006de8:	42a0      	cmp	r0, r4
 8006dea:	d005      	beq.n	8006df8 <_malloc_r+0xac>
 8006dec:	1a21      	subs	r1, r4, r0
 8006dee:	4630      	mov	r0, r6
 8006df0:	f000 fae0 	bl	80073b4 <_sbrk_r>
 8006df4:	3001      	adds	r0, #1
 8006df6:	d0cd      	beq.n	8006d94 <_malloc_r+0x48>
 8006df8:	6025      	str	r5, [r4, #0]
 8006dfa:	e7d9      	b.n	8006db0 <_malloc_r+0x64>
 8006dfc:	bd70      	pop	{r4, r5, r6, pc}
 8006dfe:	bf00      	nop
 8006e00:	20000498 	.word	0x20000498
 8006e04:	2000049c 	.word	0x2000049c

08006e08 <__sfputc_r>:
 8006e08:	6893      	ldr	r3, [r2, #8]
 8006e0a:	3b01      	subs	r3, #1
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	b410      	push	{r4}
 8006e10:	6093      	str	r3, [r2, #8]
 8006e12:	da09      	bge.n	8006e28 <__sfputc_r+0x20>
 8006e14:	6994      	ldr	r4, [r2, #24]
 8006e16:	42a3      	cmp	r3, r4
 8006e18:	db02      	blt.n	8006e20 <__sfputc_r+0x18>
 8006e1a:	b2cb      	uxtb	r3, r1
 8006e1c:	2b0a      	cmp	r3, #10
 8006e1e:	d103      	bne.n	8006e28 <__sfputc_r+0x20>
 8006e20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e24:	f7ff bca4 	b.w	8006770 <__swbuf_r>
 8006e28:	6813      	ldr	r3, [r2, #0]
 8006e2a:	1c58      	adds	r0, r3, #1
 8006e2c:	6010      	str	r0, [r2, #0]
 8006e2e:	7019      	strb	r1, [r3, #0]
 8006e30:	b2c8      	uxtb	r0, r1
 8006e32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <__sfputs_r>:
 8006e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e3a:	4606      	mov	r6, r0
 8006e3c:	460f      	mov	r7, r1
 8006e3e:	4614      	mov	r4, r2
 8006e40:	18d5      	adds	r5, r2, r3
 8006e42:	42ac      	cmp	r4, r5
 8006e44:	d101      	bne.n	8006e4a <__sfputs_r+0x12>
 8006e46:	2000      	movs	r0, #0
 8006e48:	e007      	b.n	8006e5a <__sfputs_r+0x22>
 8006e4a:	463a      	mov	r2, r7
 8006e4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e50:	4630      	mov	r0, r6
 8006e52:	f7ff ffd9 	bl	8006e08 <__sfputc_r>
 8006e56:	1c43      	adds	r3, r0, #1
 8006e58:	d1f3      	bne.n	8006e42 <__sfputs_r+0xa>
 8006e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006e5c <_vfiprintf_r>:
 8006e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e60:	b09d      	sub	sp, #116	; 0x74
 8006e62:	460c      	mov	r4, r1
 8006e64:	4617      	mov	r7, r2
 8006e66:	9303      	str	r3, [sp, #12]
 8006e68:	4606      	mov	r6, r0
 8006e6a:	b118      	cbz	r0, 8006e74 <_vfiprintf_r+0x18>
 8006e6c:	6983      	ldr	r3, [r0, #24]
 8006e6e:	b90b      	cbnz	r3, 8006e74 <_vfiprintf_r+0x18>
 8006e70:	f7ff fe30 	bl	8006ad4 <__sinit>
 8006e74:	4b7c      	ldr	r3, [pc, #496]	; (8007068 <_vfiprintf_r+0x20c>)
 8006e76:	429c      	cmp	r4, r3
 8006e78:	d157      	bne.n	8006f2a <_vfiprintf_r+0xce>
 8006e7a:	6874      	ldr	r4, [r6, #4]
 8006e7c:	89a3      	ldrh	r3, [r4, #12]
 8006e7e:	0718      	lsls	r0, r3, #28
 8006e80:	d55d      	bpl.n	8006f3e <_vfiprintf_r+0xe2>
 8006e82:	6923      	ldr	r3, [r4, #16]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d05a      	beq.n	8006f3e <_vfiprintf_r+0xe2>
 8006e88:	2300      	movs	r3, #0
 8006e8a:	9309      	str	r3, [sp, #36]	; 0x24
 8006e8c:	2320      	movs	r3, #32
 8006e8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e92:	2330      	movs	r3, #48	; 0x30
 8006e94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e98:	f04f 0b01 	mov.w	fp, #1
 8006e9c:	46b8      	mov	r8, r7
 8006e9e:	4645      	mov	r5, r8
 8006ea0:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d155      	bne.n	8006f54 <_vfiprintf_r+0xf8>
 8006ea8:	ebb8 0a07 	subs.w	sl, r8, r7
 8006eac:	d00b      	beq.n	8006ec6 <_vfiprintf_r+0x6a>
 8006eae:	4653      	mov	r3, sl
 8006eb0:	463a      	mov	r2, r7
 8006eb2:	4621      	mov	r1, r4
 8006eb4:	4630      	mov	r0, r6
 8006eb6:	f7ff ffbf 	bl	8006e38 <__sfputs_r>
 8006eba:	3001      	adds	r0, #1
 8006ebc:	f000 80c4 	beq.w	8007048 <_vfiprintf_r+0x1ec>
 8006ec0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ec2:	4453      	add	r3, sl
 8006ec4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ec6:	f898 3000 	ldrb.w	r3, [r8]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	f000 80bc 	beq.w	8007048 <_vfiprintf_r+0x1ec>
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8006ed6:	9304      	str	r3, [sp, #16]
 8006ed8:	9307      	str	r3, [sp, #28]
 8006eda:	9205      	str	r2, [sp, #20]
 8006edc:	9306      	str	r3, [sp, #24]
 8006ede:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ee2:	931a      	str	r3, [sp, #104]	; 0x68
 8006ee4:	2205      	movs	r2, #5
 8006ee6:	7829      	ldrb	r1, [r5, #0]
 8006ee8:	4860      	ldr	r0, [pc, #384]	; (800706c <_vfiprintf_r+0x210>)
 8006eea:	f7f9 f981 	bl	80001f0 <memchr>
 8006eee:	f105 0801 	add.w	r8, r5, #1
 8006ef2:	9b04      	ldr	r3, [sp, #16]
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	d131      	bne.n	8006f5c <_vfiprintf_r+0x100>
 8006ef8:	06d9      	lsls	r1, r3, #27
 8006efa:	bf44      	itt	mi
 8006efc:	2220      	movmi	r2, #32
 8006efe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006f02:	071a      	lsls	r2, r3, #28
 8006f04:	bf44      	itt	mi
 8006f06:	222b      	movmi	r2, #43	; 0x2b
 8006f08:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006f0c:	782a      	ldrb	r2, [r5, #0]
 8006f0e:	2a2a      	cmp	r2, #42	; 0x2a
 8006f10:	d02c      	beq.n	8006f6c <_vfiprintf_r+0x110>
 8006f12:	9a07      	ldr	r2, [sp, #28]
 8006f14:	2100      	movs	r1, #0
 8006f16:	200a      	movs	r0, #10
 8006f18:	46a8      	mov	r8, r5
 8006f1a:	3501      	adds	r5, #1
 8006f1c:	f898 3000 	ldrb.w	r3, [r8]
 8006f20:	3b30      	subs	r3, #48	; 0x30
 8006f22:	2b09      	cmp	r3, #9
 8006f24:	d96d      	bls.n	8007002 <_vfiprintf_r+0x1a6>
 8006f26:	b371      	cbz	r1, 8006f86 <_vfiprintf_r+0x12a>
 8006f28:	e026      	b.n	8006f78 <_vfiprintf_r+0x11c>
 8006f2a:	4b51      	ldr	r3, [pc, #324]	; (8007070 <_vfiprintf_r+0x214>)
 8006f2c:	429c      	cmp	r4, r3
 8006f2e:	d101      	bne.n	8006f34 <_vfiprintf_r+0xd8>
 8006f30:	68b4      	ldr	r4, [r6, #8]
 8006f32:	e7a3      	b.n	8006e7c <_vfiprintf_r+0x20>
 8006f34:	4b4f      	ldr	r3, [pc, #316]	; (8007074 <_vfiprintf_r+0x218>)
 8006f36:	429c      	cmp	r4, r3
 8006f38:	bf08      	it	eq
 8006f3a:	68f4      	ldreq	r4, [r6, #12]
 8006f3c:	e79e      	b.n	8006e7c <_vfiprintf_r+0x20>
 8006f3e:	4621      	mov	r1, r4
 8006f40:	4630      	mov	r0, r6
 8006f42:	f7ff fc67 	bl	8006814 <__swsetup_r>
 8006f46:	2800      	cmp	r0, #0
 8006f48:	d09e      	beq.n	8006e88 <_vfiprintf_r+0x2c>
 8006f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f4e:	b01d      	add	sp, #116	; 0x74
 8006f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f54:	2b25      	cmp	r3, #37	; 0x25
 8006f56:	d0a7      	beq.n	8006ea8 <_vfiprintf_r+0x4c>
 8006f58:	46a8      	mov	r8, r5
 8006f5a:	e7a0      	b.n	8006e9e <_vfiprintf_r+0x42>
 8006f5c:	4a43      	ldr	r2, [pc, #268]	; (800706c <_vfiprintf_r+0x210>)
 8006f5e:	1a80      	subs	r0, r0, r2
 8006f60:	fa0b f000 	lsl.w	r0, fp, r0
 8006f64:	4318      	orrs	r0, r3
 8006f66:	9004      	str	r0, [sp, #16]
 8006f68:	4645      	mov	r5, r8
 8006f6a:	e7bb      	b.n	8006ee4 <_vfiprintf_r+0x88>
 8006f6c:	9a03      	ldr	r2, [sp, #12]
 8006f6e:	1d11      	adds	r1, r2, #4
 8006f70:	6812      	ldr	r2, [r2, #0]
 8006f72:	9103      	str	r1, [sp, #12]
 8006f74:	2a00      	cmp	r2, #0
 8006f76:	db01      	blt.n	8006f7c <_vfiprintf_r+0x120>
 8006f78:	9207      	str	r2, [sp, #28]
 8006f7a:	e004      	b.n	8006f86 <_vfiprintf_r+0x12a>
 8006f7c:	4252      	negs	r2, r2
 8006f7e:	f043 0302 	orr.w	r3, r3, #2
 8006f82:	9207      	str	r2, [sp, #28]
 8006f84:	9304      	str	r3, [sp, #16]
 8006f86:	f898 3000 	ldrb.w	r3, [r8]
 8006f8a:	2b2e      	cmp	r3, #46	; 0x2e
 8006f8c:	d110      	bne.n	8006fb0 <_vfiprintf_r+0x154>
 8006f8e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006f92:	2b2a      	cmp	r3, #42	; 0x2a
 8006f94:	f108 0101 	add.w	r1, r8, #1
 8006f98:	d137      	bne.n	800700a <_vfiprintf_r+0x1ae>
 8006f9a:	9b03      	ldr	r3, [sp, #12]
 8006f9c:	1d1a      	adds	r2, r3, #4
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	9203      	str	r2, [sp, #12]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	bfb8      	it	lt
 8006fa6:	f04f 33ff 	movlt.w	r3, #4294967295
 8006faa:	f108 0802 	add.w	r8, r8, #2
 8006fae:	9305      	str	r3, [sp, #20]
 8006fb0:	4d31      	ldr	r5, [pc, #196]	; (8007078 <_vfiprintf_r+0x21c>)
 8006fb2:	f898 1000 	ldrb.w	r1, [r8]
 8006fb6:	2203      	movs	r2, #3
 8006fb8:	4628      	mov	r0, r5
 8006fba:	f7f9 f919 	bl	80001f0 <memchr>
 8006fbe:	b140      	cbz	r0, 8006fd2 <_vfiprintf_r+0x176>
 8006fc0:	2340      	movs	r3, #64	; 0x40
 8006fc2:	1b40      	subs	r0, r0, r5
 8006fc4:	fa03 f000 	lsl.w	r0, r3, r0
 8006fc8:	9b04      	ldr	r3, [sp, #16]
 8006fca:	4303      	orrs	r3, r0
 8006fcc:	9304      	str	r3, [sp, #16]
 8006fce:	f108 0801 	add.w	r8, r8, #1
 8006fd2:	f898 1000 	ldrb.w	r1, [r8]
 8006fd6:	4829      	ldr	r0, [pc, #164]	; (800707c <_vfiprintf_r+0x220>)
 8006fd8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006fdc:	2206      	movs	r2, #6
 8006fde:	f108 0701 	add.w	r7, r8, #1
 8006fe2:	f7f9 f905 	bl	80001f0 <memchr>
 8006fe6:	2800      	cmp	r0, #0
 8006fe8:	d034      	beq.n	8007054 <_vfiprintf_r+0x1f8>
 8006fea:	4b25      	ldr	r3, [pc, #148]	; (8007080 <_vfiprintf_r+0x224>)
 8006fec:	bb03      	cbnz	r3, 8007030 <_vfiprintf_r+0x1d4>
 8006fee:	9b03      	ldr	r3, [sp, #12]
 8006ff0:	3307      	adds	r3, #7
 8006ff2:	f023 0307 	bic.w	r3, r3, #7
 8006ff6:	3308      	adds	r3, #8
 8006ff8:	9303      	str	r3, [sp, #12]
 8006ffa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ffc:	444b      	add	r3, r9
 8006ffe:	9309      	str	r3, [sp, #36]	; 0x24
 8007000:	e74c      	b.n	8006e9c <_vfiprintf_r+0x40>
 8007002:	fb00 3202 	mla	r2, r0, r2, r3
 8007006:	2101      	movs	r1, #1
 8007008:	e786      	b.n	8006f18 <_vfiprintf_r+0xbc>
 800700a:	2300      	movs	r3, #0
 800700c:	9305      	str	r3, [sp, #20]
 800700e:	4618      	mov	r0, r3
 8007010:	250a      	movs	r5, #10
 8007012:	4688      	mov	r8, r1
 8007014:	3101      	adds	r1, #1
 8007016:	f898 2000 	ldrb.w	r2, [r8]
 800701a:	3a30      	subs	r2, #48	; 0x30
 800701c:	2a09      	cmp	r2, #9
 800701e:	d903      	bls.n	8007028 <_vfiprintf_r+0x1cc>
 8007020:	2b00      	cmp	r3, #0
 8007022:	d0c5      	beq.n	8006fb0 <_vfiprintf_r+0x154>
 8007024:	9005      	str	r0, [sp, #20]
 8007026:	e7c3      	b.n	8006fb0 <_vfiprintf_r+0x154>
 8007028:	fb05 2000 	mla	r0, r5, r0, r2
 800702c:	2301      	movs	r3, #1
 800702e:	e7f0      	b.n	8007012 <_vfiprintf_r+0x1b6>
 8007030:	ab03      	add	r3, sp, #12
 8007032:	9300      	str	r3, [sp, #0]
 8007034:	4622      	mov	r2, r4
 8007036:	4b13      	ldr	r3, [pc, #76]	; (8007084 <_vfiprintf_r+0x228>)
 8007038:	a904      	add	r1, sp, #16
 800703a:	4630      	mov	r0, r6
 800703c:	f3af 8000 	nop.w
 8007040:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007044:	4681      	mov	r9, r0
 8007046:	d1d8      	bne.n	8006ffa <_vfiprintf_r+0x19e>
 8007048:	89a3      	ldrh	r3, [r4, #12]
 800704a:	065b      	lsls	r3, r3, #25
 800704c:	f53f af7d 	bmi.w	8006f4a <_vfiprintf_r+0xee>
 8007050:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007052:	e77c      	b.n	8006f4e <_vfiprintf_r+0xf2>
 8007054:	ab03      	add	r3, sp, #12
 8007056:	9300      	str	r3, [sp, #0]
 8007058:	4622      	mov	r2, r4
 800705a:	4b0a      	ldr	r3, [pc, #40]	; (8007084 <_vfiprintf_r+0x228>)
 800705c:	a904      	add	r1, sp, #16
 800705e:	4630      	mov	r0, r6
 8007060:	f000 f888 	bl	8007174 <_printf_i>
 8007064:	e7ec      	b.n	8007040 <_vfiprintf_r+0x1e4>
 8007066:	bf00      	nop
 8007068:	08009cf8 	.word	0x08009cf8
 800706c:	08009d38 	.word	0x08009d38
 8007070:	08009d18 	.word	0x08009d18
 8007074:	08009cd8 	.word	0x08009cd8
 8007078:	08009d3e 	.word	0x08009d3e
 800707c:	08009d42 	.word	0x08009d42
 8007080:	00000000 	.word	0x00000000
 8007084:	08006e39 	.word	0x08006e39

08007088 <_printf_common>:
 8007088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800708c:	4691      	mov	r9, r2
 800708e:	461f      	mov	r7, r3
 8007090:	688a      	ldr	r2, [r1, #8]
 8007092:	690b      	ldr	r3, [r1, #16]
 8007094:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007098:	4293      	cmp	r3, r2
 800709a:	bfb8      	it	lt
 800709c:	4613      	movlt	r3, r2
 800709e:	f8c9 3000 	str.w	r3, [r9]
 80070a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80070a6:	4606      	mov	r6, r0
 80070a8:	460c      	mov	r4, r1
 80070aa:	b112      	cbz	r2, 80070b2 <_printf_common+0x2a>
 80070ac:	3301      	adds	r3, #1
 80070ae:	f8c9 3000 	str.w	r3, [r9]
 80070b2:	6823      	ldr	r3, [r4, #0]
 80070b4:	0699      	lsls	r1, r3, #26
 80070b6:	bf42      	ittt	mi
 80070b8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80070bc:	3302      	addmi	r3, #2
 80070be:	f8c9 3000 	strmi.w	r3, [r9]
 80070c2:	6825      	ldr	r5, [r4, #0]
 80070c4:	f015 0506 	ands.w	r5, r5, #6
 80070c8:	d107      	bne.n	80070da <_printf_common+0x52>
 80070ca:	f104 0a19 	add.w	sl, r4, #25
 80070ce:	68e3      	ldr	r3, [r4, #12]
 80070d0:	f8d9 2000 	ldr.w	r2, [r9]
 80070d4:	1a9b      	subs	r3, r3, r2
 80070d6:	429d      	cmp	r5, r3
 80070d8:	db29      	blt.n	800712e <_printf_common+0xa6>
 80070da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80070de:	6822      	ldr	r2, [r4, #0]
 80070e0:	3300      	adds	r3, #0
 80070e2:	bf18      	it	ne
 80070e4:	2301      	movne	r3, #1
 80070e6:	0692      	lsls	r2, r2, #26
 80070e8:	d42e      	bmi.n	8007148 <_printf_common+0xc0>
 80070ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80070ee:	4639      	mov	r1, r7
 80070f0:	4630      	mov	r0, r6
 80070f2:	47c0      	blx	r8
 80070f4:	3001      	adds	r0, #1
 80070f6:	d021      	beq.n	800713c <_printf_common+0xb4>
 80070f8:	6823      	ldr	r3, [r4, #0]
 80070fa:	68e5      	ldr	r5, [r4, #12]
 80070fc:	f8d9 2000 	ldr.w	r2, [r9]
 8007100:	f003 0306 	and.w	r3, r3, #6
 8007104:	2b04      	cmp	r3, #4
 8007106:	bf08      	it	eq
 8007108:	1aad      	subeq	r5, r5, r2
 800710a:	68a3      	ldr	r3, [r4, #8]
 800710c:	6922      	ldr	r2, [r4, #16]
 800710e:	bf0c      	ite	eq
 8007110:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007114:	2500      	movne	r5, #0
 8007116:	4293      	cmp	r3, r2
 8007118:	bfc4      	itt	gt
 800711a:	1a9b      	subgt	r3, r3, r2
 800711c:	18ed      	addgt	r5, r5, r3
 800711e:	f04f 0900 	mov.w	r9, #0
 8007122:	341a      	adds	r4, #26
 8007124:	454d      	cmp	r5, r9
 8007126:	d11b      	bne.n	8007160 <_printf_common+0xd8>
 8007128:	2000      	movs	r0, #0
 800712a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800712e:	2301      	movs	r3, #1
 8007130:	4652      	mov	r2, sl
 8007132:	4639      	mov	r1, r7
 8007134:	4630      	mov	r0, r6
 8007136:	47c0      	blx	r8
 8007138:	3001      	adds	r0, #1
 800713a:	d103      	bne.n	8007144 <_printf_common+0xbc>
 800713c:	f04f 30ff 	mov.w	r0, #4294967295
 8007140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007144:	3501      	adds	r5, #1
 8007146:	e7c2      	b.n	80070ce <_printf_common+0x46>
 8007148:	18e1      	adds	r1, r4, r3
 800714a:	1c5a      	adds	r2, r3, #1
 800714c:	2030      	movs	r0, #48	; 0x30
 800714e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007152:	4422      	add	r2, r4
 8007154:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007158:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800715c:	3302      	adds	r3, #2
 800715e:	e7c4      	b.n	80070ea <_printf_common+0x62>
 8007160:	2301      	movs	r3, #1
 8007162:	4622      	mov	r2, r4
 8007164:	4639      	mov	r1, r7
 8007166:	4630      	mov	r0, r6
 8007168:	47c0      	blx	r8
 800716a:	3001      	adds	r0, #1
 800716c:	d0e6      	beq.n	800713c <_printf_common+0xb4>
 800716e:	f109 0901 	add.w	r9, r9, #1
 8007172:	e7d7      	b.n	8007124 <_printf_common+0x9c>

08007174 <_printf_i>:
 8007174:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007178:	4617      	mov	r7, r2
 800717a:	7e0a      	ldrb	r2, [r1, #24]
 800717c:	b085      	sub	sp, #20
 800717e:	2a6e      	cmp	r2, #110	; 0x6e
 8007180:	4698      	mov	r8, r3
 8007182:	4606      	mov	r6, r0
 8007184:	460c      	mov	r4, r1
 8007186:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007188:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800718c:	f000 80bc 	beq.w	8007308 <_printf_i+0x194>
 8007190:	d81a      	bhi.n	80071c8 <_printf_i+0x54>
 8007192:	2a63      	cmp	r2, #99	; 0x63
 8007194:	d02e      	beq.n	80071f4 <_printf_i+0x80>
 8007196:	d80a      	bhi.n	80071ae <_printf_i+0x3a>
 8007198:	2a00      	cmp	r2, #0
 800719a:	f000 80c8 	beq.w	800732e <_printf_i+0x1ba>
 800719e:	2a58      	cmp	r2, #88	; 0x58
 80071a0:	f000 808a 	beq.w	80072b8 <_printf_i+0x144>
 80071a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80071a8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80071ac:	e02a      	b.n	8007204 <_printf_i+0x90>
 80071ae:	2a64      	cmp	r2, #100	; 0x64
 80071b0:	d001      	beq.n	80071b6 <_printf_i+0x42>
 80071b2:	2a69      	cmp	r2, #105	; 0x69
 80071b4:	d1f6      	bne.n	80071a4 <_printf_i+0x30>
 80071b6:	6821      	ldr	r1, [r4, #0]
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	f011 0f80 	tst.w	r1, #128	; 0x80
 80071be:	d023      	beq.n	8007208 <_printf_i+0x94>
 80071c0:	1d11      	adds	r1, r2, #4
 80071c2:	6019      	str	r1, [r3, #0]
 80071c4:	6813      	ldr	r3, [r2, #0]
 80071c6:	e027      	b.n	8007218 <_printf_i+0xa4>
 80071c8:	2a73      	cmp	r2, #115	; 0x73
 80071ca:	f000 80b4 	beq.w	8007336 <_printf_i+0x1c2>
 80071ce:	d808      	bhi.n	80071e2 <_printf_i+0x6e>
 80071d0:	2a6f      	cmp	r2, #111	; 0x6f
 80071d2:	d02a      	beq.n	800722a <_printf_i+0xb6>
 80071d4:	2a70      	cmp	r2, #112	; 0x70
 80071d6:	d1e5      	bne.n	80071a4 <_printf_i+0x30>
 80071d8:	680a      	ldr	r2, [r1, #0]
 80071da:	f042 0220 	orr.w	r2, r2, #32
 80071de:	600a      	str	r2, [r1, #0]
 80071e0:	e003      	b.n	80071ea <_printf_i+0x76>
 80071e2:	2a75      	cmp	r2, #117	; 0x75
 80071e4:	d021      	beq.n	800722a <_printf_i+0xb6>
 80071e6:	2a78      	cmp	r2, #120	; 0x78
 80071e8:	d1dc      	bne.n	80071a4 <_printf_i+0x30>
 80071ea:	2278      	movs	r2, #120	; 0x78
 80071ec:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80071f0:	496e      	ldr	r1, [pc, #440]	; (80073ac <_printf_i+0x238>)
 80071f2:	e064      	b.n	80072be <_printf_i+0x14a>
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80071fa:	1d11      	adds	r1, r2, #4
 80071fc:	6019      	str	r1, [r3, #0]
 80071fe:	6813      	ldr	r3, [r2, #0]
 8007200:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007204:	2301      	movs	r3, #1
 8007206:	e0a3      	b.n	8007350 <_printf_i+0x1dc>
 8007208:	f011 0f40 	tst.w	r1, #64	; 0x40
 800720c:	f102 0104 	add.w	r1, r2, #4
 8007210:	6019      	str	r1, [r3, #0]
 8007212:	d0d7      	beq.n	80071c4 <_printf_i+0x50>
 8007214:	f9b2 3000 	ldrsh.w	r3, [r2]
 8007218:	2b00      	cmp	r3, #0
 800721a:	da03      	bge.n	8007224 <_printf_i+0xb0>
 800721c:	222d      	movs	r2, #45	; 0x2d
 800721e:	425b      	negs	r3, r3
 8007220:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007224:	4962      	ldr	r1, [pc, #392]	; (80073b0 <_printf_i+0x23c>)
 8007226:	220a      	movs	r2, #10
 8007228:	e017      	b.n	800725a <_printf_i+0xe6>
 800722a:	6820      	ldr	r0, [r4, #0]
 800722c:	6819      	ldr	r1, [r3, #0]
 800722e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007232:	d003      	beq.n	800723c <_printf_i+0xc8>
 8007234:	1d08      	adds	r0, r1, #4
 8007236:	6018      	str	r0, [r3, #0]
 8007238:	680b      	ldr	r3, [r1, #0]
 800723a:	e006      	b.n	800724a <_printf_i+0xd6>
 800723c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007240:	f101 0004 	add.w	r0, r1, #4
 8007244:	6018      	str	r0, [r3, #0]
 8007246:	d0f7      	beq.n	8007238 <_printf_i+0xc4>
 8007248:	880b      	ldrh	r3, [r1, #0]
 800724a:	4959      	ldr	r1, [pc, #356]	; (80073b0 <_printf_i+0x23c>)
 800724c:	2a6f      	cmp	r2, #111	; 0x6f
 800724e:	bf14      	ite	ne
 8007250:	220a      	movne	r2, #10
 8007252:	2208      	moveq	r2, #8
 8007254:	2000      	movs	r0, #0
 8007256:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800725a:	6865      	ldr	r5, [r4, #4]
 800725c:	60a5      	str	r5, [r4, #8]
 800725e:	2d00      	cmp	r5, #0
 8007260:	f2c0 809c 	blt.w	800739c <_printf_i+0x228>
 8007264:	6820      	ldr	r0, [r4, #0]
 8007266:	f020 0004 	bic.w	r0, r0, #4
 800726a:	6020      	str	r0, [r4, #0]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d13f      	bne.n	80072f0 <_printf_i+0x17c>
 8007270:	2d00      	cmp	r5, #0
 8007272:	f040 8095 	bne.w	80073a0 <_printf_i+0x22c>
 8007276:	4675      	mov	r5, lr
 8007278:	2a08      	cmp	r2, #8
 800727a:	d10b      	bne.n	8007294 <_printf_i+0x120>
 800727c:	6823      	ldr	r3, [r4, #0]
 800727e:	07da      	lsls	r2, r3, #31
 8007280:	d508      	bpl.n	8007294 <_printf_i+0x120>
 8007282:	6923      	ldr	r3, [r4, #16]
 8007284:	6862      	ldr	r2, [r4, #4]
 8007286:	429a      	cmp	r2, r3
 8007288:	bfde      	ittt	le
 800728a:	2330      	movle	r3, #48	; 0x30
 800728c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007290:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007294:	ebae 0305 	sub.w	r3, lr, r5
 8007298:	6123      	str	r3, [r4, #16]
 800729a:	f8cd 8000 	str.w	r8, [sp]
 800729e:	463b      	mov	r3, r7
 80072a0:	aa03      	add	r2, sp, #12
 80072a2:	4621      	mov	r1, r4
 80072a4:	4630      	mov	r0, r6
 80072a6:	f7ff feef 	bl	8007088 <_printf_common>
 80072aa:	3001      	adds	r0, #1
 80072ac:	d155      	bne.n	800735a <_printf_i+0x1e6>
 80072ae:	f04f 30ff 	mov.w	r0, #4294967295
 80072b2:	b005      	add	sp, #20
 80072b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80072b8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80072bc:	493c      	ldr	r1, [pc, #240]	; (80073b0 <_printf_i+0x23c>)
 80072be:	6822      	ldr	r2, [r4, #0]
 80072c0:	6818      	ldr	r0, [r3, #0]
 80072c2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80072c6:	f100 0504 	add.w	r5, r0, #4
 80072ca:	601d      	str	r5, [r3, #0]
 80072cc:	d001      	beq.n	80072d2 <_printf_i+0x15e>
 80072ce:	6803      	ldr	r3, [r0, #0]
 80072d0:	e002      	b.n	80072d8 <_printf_i+0x164>
 80072d2:	0655      	lsls	r5, r2, #25
 80072d4:	d5fb      	bpl.n	80072ce <_printf_i+0x15a>
 80072d6:	8803      	ldrh	r3, [r0, #0]
 80072d8:	07d0      	lsls	r0, r2, #31
 80072da:	bf44      	itt	mi
 80072dc:	f042 0220 	orrmi.w	r2, r2, #32
 80072e0:	6022      	strmi	r2, [r4, #0]
 80072e2:	b91b      	cbnz	r3, 80072ec <_printf_i+0x178>
 80072e4:	6822      	ldr	r2, [r4, #0]
 80072e6:	f022 0220 	bic.w	r2, r2, #32
 80072ea:	6022      	str	r2, [r4, #0]
 80072ec:	2210      	movs	r2, #16
 80072ee:	e7b1      	b.n	8007254 <_printf_i+0xe0>
 80072f0:	4675      	mov	r5, lr
 80072f2:	fbb3 f0f2 	udiv	r0, r3, r2
 80072f6:	fb02 3310 	mls	r3, r2, r0, r3
 80072fa:	5ccb      	ldrb	r3, [r1, r3]
 80072fc:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007300:	4603      	mov	r3, r0
 8007302:	2800      	cmp	r0, #0
 8007304:	d1f5      	bne.n	80072f2 <_printf_i+0x17e>
 8007306:	e7b7      	b.n	8007278 <_printf_i+0x104>
 8007308:	6808      	ldr	r0, [r1, #0]
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	6949      	ldr	r1, [r1, #20]
 800730e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007312:	d004      	beq.n	800731e <_printf_i+0x1aa>
 8007314:	1d10      	adds	r0, r2, #4
 8007316:	6018      	str	r0, [r3, #0]
 8007318:	6813      	ldr	r3, [r2, #0]
 800731a:	6019      	str	r1, [r3, #0]
 800731c:	e007      	b.n	800732e <_printf_i+0x1ba>
 800731e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007322:	f102 0004 	add.w	r0, r2, #4
 8007326:	6018      	str	r0, [r3, #0]
 8007328:	6813      	ldr	r3, [r2, #0]
 800732a:	d0f6      	beq.n	800731a <_printf_i+0x1a6>
 800732c:	8019      	strh	r1, [r3, #0]
 800732e:	2300      	movs	r3, #0
 8007330:	6123      	str	r3, [r4, #16]
 8007332:	4675      	mov	r5, lr
 8007334:	e7b1      	b.n	800729a <_printf_i+0x126>
 8007336:	681a      	ldr	r2, [r3, #0]
 8007338:	1d11      	adds	r1, r2, #4
 800733a:	6019      	str	r1, [r3, #0]
 800733c:	6815      	ldr	r5, [r2, #0]
 800733e:	6862      	ldr	r2, [r4, #4]
 8007340:	2100      	movs	r1, #0
 8007342:	4628      	mov	r0, r5
 8007344:	f7f8 ff54 	bl	80001f0 <memchr>
 8007348:	b108      	cbz	r0, 800734e <_printf_i+0x1da>
 800734a:	1b40      	subs	r0, r0, r5
 800734c:	6060      	str	r0, [r4, #4]
 800734e:	6863      	ldr	r3, [r4, #4]
 8007350:	6123      	str	r3, [r4, #16]
 8007352:	2300      	movs	r3, #0
 8007354:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007358:	e79f      	b.n	800729a <_printf_i+0x126>
 800735a:	6923      	ldr	r3, [r4, #16]
 800735c:	462a      	mov	r2, r5
 800735e:	4639      	mov	r1, r7
 8007360:	4630      	mov	r0, r6
 8007362:	47c0      	blx	r8
 8007364:	3001      	adds	r0, #1
 8007366:	d0a2      	beq.n	80072ae <_printf_i+0x13a>
 8007368:	6823      	ldr	r3, [r4, #0]
 800736a:	079b      	lsls	r3, r3, #30
 800736c:	d507      	bpl.n	800737e <_printf_i+0x20a>
 800736e:	2500      	movs	r5, #0
 8007370:	f104 0919 	add.w	r9, r4, #25
 8007374:	68e3      	ldr	r3, [r4, #12]
 8007376:	9a03      	ldr	r2, [sp, #12]
 8007378:	1a9b      	subs	r3, r3, r2
 800737a:	429d      	cmp	r5, r3
 800737c:	db05      	blt.n	800738a <_printf_i+0x216>
 800737e:	68e0      	ldr	r0, [r4, #12]
 8007380:	9b03      	ldr	r3, [sp, #12]
 8007382:	4298      	cmp	r0, r3
 8007384:	bfb8      	it	lt
 8007386:	4618      	movlt	r0, r3
 8007388:	e793      	b.n	80072b2 <_printf_i+0x13e>
 800738a:	2301      	movs	r3, #1
 800738c:	464a      	mov	r2, r9
 800738e:	4639      	mov	r1, r7
 8007390:	4630      	mov	r0, r6
 8007392:	47c0      	blx	r8
 8007394:	3001      	adds	r0, #1
 8007396:	d08a      	beq.n	80072ae <_printf_i+0x13a>
 8007398:	3501      	adds	r5, #1
 800739a:	e7eb      	b.n	8007374 <_printf_i+0x200>
 800739c:	2b00      	cmp	r3, #0
 800739e:	d1a7      	bne.n	80072f0 <_printf_i+0x17c>
 80073a0:	780b      	ldrb	r3, [r1, #0]
 80073a2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80073a6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80073aa:	e765      	b.n	8007278 <_printf_i+0x104>
 80073ac:	08009d5a 	.word	0x08009d5a
 80073b0:	08009d49 	.word	0x08009d49

080073b4 <_sbrk_r>:
 80073b4:	b538      	push	{r3, r4, r5, lr}
 80073b6:	4c06      	ldr	r4, [pc, #24]	; (80073d0 <_sbrk_r+0x1c>)
 80073b8:	2300      	movs	r3, #0
 80073ba:	4605      	mov	r5, r0
 80073bc:	4608      	mov	r0, r1
 80073be:	6023      	str	r3, [r4, #0]
 80073c0:	f7fe fd74 	bl	8005eac <_sbrk>
 80073c4:	1c43      	adds	r3, r0, #1
 80073c6:	d102      	bne.n	80073ce <_sbrk_r+0x1a>
 80073c8:	6823      	ldr	r3, [r4, #0]
 80073ca:	b103      	cbz	r3, 80073ce <_sbrk_r+0x1a>
 80073cc:	602b      	str	r3, [r5, #0]
 80073ce:	bd38      	pop	{r3, r4, r5, pc}
 80073d0:	20000938 	.word	0x20000938

080073d4 <__sread>:
 80073d4:	b510      	push	{r4, lr}
 80073d6:	460c      	mov	r4, r1
 80073d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073dc:	f000 f896 	bl	800750c <_read_r>
 80073e0:	2800      	cmp	r0, #0
 80073e2:	bfab      	itete	ge
 80073e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80073e6:	89a3      	ldrhlt	r3, [r4, #12]
 80073e8:	181b      	addge	r3, r3, r0
 80073ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80073ee:	bfac      	ite	ge
 80073f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80073f2:	81a3      	strhlt	r3, [r4, #12]
 80073f4:	bd10      	pop	{r4, pc}

080073f6 <__swrite>:
 80073f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073fa:	461f      	mov	r7, r3
 80073fc:	898b      	ldrh	r3, [r1, #12]
 80073fe:	05db      	lsls	r3, r3, #23
 8007400:	4605      	mov	r5, r0
 8007402:	460c      	mov	r4, r1
 8007404:	4616      	mov	r6, r2
 8007406:	d505      	bpl.n	8007414 <__swrite+0x1e>
 8007408:	2302      	movs	r3, #2
 800740a:	2200      	movs	r2, #0
 800740c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007410:	f000 f868 	bl	80074e4 <_lseek_r>
 8007414:	89a3      	ldrh	r3, [r4, #12]
 8007416:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800741a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800741e:	81a3      	strh	r3, [r4, #12]
 8007420:	4632      	mov	r2, r6
 8007422:	463b      	mov	r3, r7
 8007424:	4628      	mov	r0, r5
 8007426:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800742a:	f000 b817 	b.w	800745c <_write_r>

0800742e <__sseek>:
 800742e:	b510      	push	{r4, lr}
 8007430:	460c      	mov	r4, r1
 8007432:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007436:	f000 f855 	bl	80074e4 <_lseek_r>
 800743a:	1c43      	adds	r3, r0, #1
 800743c:	89a3      	ldrh	r3, [r4, #12]
 800743e:	bf15      	itete	ne
 8007440:	6560      	strne	r0, [r4, #84]	; 0x54
 8007442:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007446:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800744a:	81a3      	strheq	r3, [r4, #12]
 800744c:	bf18      	it	ne
 800744e:	81a3      	strhne	r3, [r4, #12]
 8007450:	bd10      	pop	{r4, pc}

08007452 <__sclose>:
 8007452:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007456:	f000 b813 	b.w	8007480 <_close_r>
	...

0800745c <_write_r>:
 800745c:	b538      	push	{r3, r4, r5, lr}
 800745e:	4c07      	ldr	r4, [pc, #28]	; (800747c <_write_r+0x20>)
 8007460:	4605      	mov	r5, r0
 8007462:	4608      	mov	r0, r1
 8007464:	4611      	mov	r1, r2
 8007466:	2200      	movs	r2, #0
 8007468:	6022      	str	r2, [r4, #0]
 800746a:	461a      	mov	r2, r3
 800746c:	f7fe fd01 	bl	8005e72 <_write>
 8007470:	1c43      	adds	r3, r0, #1
 8007472:	d102      	bne.n	800747a <_write_r+0x1e>
 8007474:	6823      	ldr	r3, [r4, #0]
 8007476:	b103      	cbz	r3, 800747a <_write_r+0x1e>
 8007478:	602b      	str	r3, [r5, #0]
 800747a:	bd38      	pop	{r3, r4, r5, pc}
 800747c:	20000938 	.word	0x20000938

08007480 <_close_r>:
 8007480:	b538      	push	{r3, r4, r5, lr}
 8007482:	4c06      	ldr	r4, [pc, #24]	; (800749c <_close_r+0x1c>)
 8007484:	2300      	movs	r3, #0
 8007486:	4605      	mov	r5, r0
 8007488:	4608      	mov	r0, r1
 800748a:	6023      	str	r3, [r4, #0]
 800748c:	f7fe fd3a 	bl	8005f04 <_close>
 8007490:	1c43      	adds	r3, r0, #1
 8007492:	d102      	bne.n	800749a <_close_r+0x1a>
 8007494:	6823      	ldr	r3, [r4, #0]
 8007496:	b103      	cbz	r3, 800749a <_close_r+0x1a>
 8007498:	602b      	str	r3, [r5, #0]
 800749a:	bd38      	pop	{r3, r4, r5, pc}
 800749c:	20000938 	.word	0x20000938

080074a0 <_fstat_r>:
 80074a0:	b538      	push	{r3, r4, r5, lr}
 80074a2:	4c07      	ldr	r4, [pc, #28]	; (80074c0 <_fstat_r+0x20>)
 80074a4:	2300      	movs	r3, #0
 80074a6:	4605      	mov	r5, r0
 80074a8:	4608      	mov	r0, r1
 80074aa:	4611      	mov	r1, r2
 80074ac:	6023      	str	r3, [r4, #0]
 80074ae:	f7fe fd35 	bl	8005f1c <_fstat>
 80074b2:	1c43      	adds	r3, r0, #1
 80074b4:	d102      	bne.n	80074bc <_fstat_r+0x1c>
 80074b6:	6823      	ldr	r3, [r4, #0]
 80074b8:	b103      	cbz	r3, 80074bc <_fstat_r+0x1c>
 80074ba:	602b      	str	r3, [r5, #0]
 80074bc:	bd38      	pop	{r3, r4, r5, pc}
 80074be:	bf00      	nop
 80074c0:	20000938 	.word	0x20000938

080074c4 <_isatty_r>:
 80074c4:	b538      	push	{r3, r4, r5, lr}
 80074c6:	4c06      	ldr	r4, [pc, #24]	; (80074e0 <_isatty_r+0x1c>)
 80074c8:	2300      	movs	r3, #0
 80074ca:	4605      	mov	r5, r0
 80074cc:	4608      	mov	r0, r1
 80074ce:	6023      	str	r3, [r4, #0]
 80074d0:	f7fe fd34 	bl	8005f3c <_isatty>
 80074d4:	1c43      	adds	r3, r0, #1
 80074d6:	d102      	bne.n	80074de <_isatty_r+0x1a>
 80074d8:	6823      	ldr	r3, [r4, #0]
 80074da:	b103      	cbz	r3, 80074de <_isatty_r+0x1a>
 80074dc:	602b      	str	r3, [r5, #0]
 80074de:	bd38      	pop	{r3, r4, r5, pc}
 80074e0:	20000938 	.word	0x20000938

080074e4 <_lseek_r>:
 80074e4:	b538      	push	{r3, r4, r5, lr}
 80074e6:	4c07      	ldr	r4, [pc, #28]	; (8007504 <_lseek_r+0x20>)
 80074e8:	4605      	mov	r5, r0
 80074ea:	4608      	mov	r0, r1
 80074ec:	4611      	mov	r1, r2
 80074ee:	2200      	movs	r2, #0
 80074f0:	6022      	str	r2, [r4, #0]
 80074f2:	461a      	mov	r2, r3
 80074f4:	f7fe fd2d 	bl	8005f52 <_lseek>
 80074f8:	1c43      	adds	r3, r0, #1
 80074fa:	d102      	bne.n	8007502 <_lseek_r+0x1e>
 80074fc:	6823      	ldr	r3, [r4, #0]
 80074fe:	b103      	cbz	r3, 8007502 <_lseek_r+0x1e>
 8007500:	602b      	str	r3, [r5, #0]
 8007502:	bd38      	pop	{r3, r4, r5, pc}
 8007504:	20000938 	.word	0x20000938

08007508 <__malloc_lock>:
 8007508:	4770      	bx	lr

0800750a <__malloc_unlock>:
 800750a:	4770      	bx	lr

0800750c <_read_r>:
 800750c:	b538      	push	{r3, r4, r5, lr}
 800750e:	4c07      	ldr	r4, [pc, #28]	; (800752c <_read_r+0x20>)
 8007510:	4605      	mov	r5, r0
 8007512:	4608      	mov	r0, r1
 8007514:	4611      	mov	r1, r2
 8007516:	2200      	movs	r2, #0
 8007518:	6022      	str	r2, [r4, #0]
 800751a:	461a      	mov	r2, r3
 800751c:	f7fe fc8c 	bl	8005e38 <_read>
 8007520:	1c43      	adds	r3, r0, #1
 8007522:	d102      	bne.n	800752a <_read_r+0x1e>
 8007524:	6823      	ldr	r3, [r4, #0]
 8007526:	b103      	cbz	r3, 800752a <_read_r+0x1e>
 8007528:	602b      	str	r3, [r5, #0]
 800752a:	bd38      	pop	{r3, r4, r5, pc}
 800752c:	20000938 	.word	0x20000938

08007530 <_init>:
 8007530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007532:	bf00      	nop
 8007534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007536:	bc08      	pop	{r3}
 8007538:	469e      	mov	lr, r3
 800753a:	4770      	bx	lr

0800753c <_fini>:
 800753c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800753e:	bf00      	nop
 8007540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007542:	bc08      	pop	{r3}
 8007544:	469e      	mov	lr, r3
 8007546:	4770      	bx	lr
