Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "E:/PipelineProcessor/tb_isim_beh.exe" -prj "E:/PipelineProcessor/tb_beh.prj" "work.tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/PipelineProcessor/Program_Counter.v" into library work
Analyzing Verilog file "E:/PipelineProcessor/tb_282CPU.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "E:/PipelineProcessor/tb_282CPU.v" Line 28: Target <out> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module Program_Counter
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable E:/PipelineProcessor/tb_isim_beh.exe
Fuse Memory Usage: 28740 KB
Fuse CPU Usage: 358 ms
