Notice 0: Reading LEF file:  sky130/sky130_tech.lef
Notice 0:     Created 11 technology layers
Notice 0:     Created 25 technology vias
Notice 0: Finished LEF file:  sky130/sky130_tech.lef
Notice 0: Reading LEF file:  sky130/sky130_std_cell.lef
Notice 0:     Created 390 library cells
Notice 0: Finished LEF file:  sky130/sky130_std_cell.lef
Notice 0: 
Reading DEF file: check_buffers.def
Notice 0: Design: jpeg_encoder
Notice 0:     Created 1 pins.
Notice 0:     Created 4790 components and 24078 component-terminals.
Notice 0:     Created 1 nets and 4790 connections.
Notice 0: Finished DEF file: check_buffers.def
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Import characterization  *
 *****************************
 Reading LUT file "sky130/sky130.lut"
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          52           1          24
    [WARNING] 180 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 4994
    Num keys in characterization LUT: 1677
    Actual min input cap: 8
 Reading solution list file "sky130/sky130.sol_list"
 **********************
 *  Find clock roots  *
 **********************
 User did not specify clock roots.
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "clk" found
 Initializing clock net for : "clk"
 Clock net "clk" has 4790 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clk...
    Tot. number of sinks: 4790
    Number of static layers: 0
 Wire segment unit: 20000 dbu (10 um)
 Original sink region: [(242670, 173127), (5850417, 5883508)]
 Normalized sink region: [(12.1335, 8.65635), (292.521, 294.175)]
    Width:  280.387
    Height: 285.519
 Level 1
    Direction: Vertical
    # sinks per sub-region: 2395
    Sub-region size: 280.387 X 142.76
    Segment length (rounded): 72
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3206 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3220 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3206 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3220 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
 Level 2
    Direction: Horizontal
    # sinks per sub-region: 1198
    Sub-region size: 140.194 X 142.76
    Segment length (rounded): 70
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3206 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3220 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3206 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3220 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 2280 outSlew: 22 load: 1 length: 6 isBuffered: 1
 Level 3
    Direction: Vertical
    # sinks per sub-region: 599
    Sub-region size: 140.194 X 71.3798
    Segment length (rounded): 36
    Key: 3346 outSlew: 2 load: 1 length: 8 isBuffered: 1
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3206 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3220 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 1152 outSlew: 12 load: 1 length: 4 isBuffered: 1
 Level 4
    Direction: Horizontal
    # sinks per sub-region: 300
    Sub-region size: 70.0968 X 71.3798
    Segment length (rounded): 36
    Key: 3332 outSlew: 2 load: 1 length: 8 isBuffered: 1
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3206 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3220 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 1152 outSlew: 12 load: 1 length: 4 isBuffered: 1
 Level 5
    Direction: Vertical
    # sinks per sub-region: 150
    Sub-region size: 70.0968 X 35.6899
    Segment length (rounded): 18
    Key: 3332 outSlew: 2 load: 1 length: 8 isBuffered: 1
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 34 outSlew: 3 load: 1 length: 2 isBuffered: 0
 Level 6
    Direction: Horizontal
    # sinks per sub-region: 75
    Sub-region size: 35.0484 X 35.6899
    Segment length (rounded): 18
    Key: 3220 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: 0
 Level 7
    Direction: Vertical
    # sinks per sub-region: 38
    Sub-region size: 35.0484 X 17.8449
    Segment length (rounded): 8
    Key: 3206 outSlew: 1 load: 1 length: 8 isBuffered: 1
 Level 8
    Direction: Horizontal
    # sinks per sub-region: 19
    Sub-region size: 17.5242 X 17.8449
    Segment length (rounded): 8
    Key: 3220 outSlew: 1 load: 1 length: 8 isBuffered: 1
 Level 9
    Direction: Vertical
    # sinks per sub-region: 10
    Sub-region size: 17.5242 X 8.92247
    Segment length (rounded): 4
    Key: 1152 outSlew: 12 load: 1 length: 4 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 4790
 Clock topology of net "clk" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 234039 dbu.
 Num outlier sinks: 54
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk" to DB
    Created 1317 clock buffers.
    Minimum number of buffers in the clock path: 36.
    Maximum number of buffers in the clock path: 37.
    4 clock nets were removed/fixed.
    Created 1313 clock nets.
    Fanout distribution for the current clock = 0:3, 3:5, 4:24, 5:38, 6:58, 7:52, 8:65, 9:59, 10:40, 11:39, 12:37, 13:25, 14:16, 15:18, 16:10, 17:2, 18:9, 19:4, 20:2, 21:2, 24:1, 25:2, 46:1.
    Max level of the clock tree: 9.
 ... End of TritonCTS execution.
#unconnected buffers: 0
