<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2556pt" height="542pt"
 viewBox="0.00 0.00 2556.00 542.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 538)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-538 2552,-538 2552,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2528,-8 2528,-8 2534,-8 2540,-14 2540,-20 2540,-20 2540,-514 2540,-514 2540,-520 2534,-526 2528,-526 2528,-526 20,-526 20,-526 14,-526 8,-520 8,-514 8,-514 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1274" y="-510.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1274" y="-495.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2520,-16 2520,-16 2526,-16 2532,-22 2532,-28 2532,-28 2532,-468 2532,-468 2532,-474 2526,-480 2520,-480 2520,-480 28,-480 28,-480 22,-480 16,-474 16,-468 16,-468 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1274" y="-464.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1274" y="-449.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M572,-24C572,-24 1526,-24 1526,-24 1532,-24 1538,-30 1538,-36 1538,-36 1538,-378 1538,-378 1538,-384 1532,-390 1526,-390 1526,-390 572,-390 572,-390 566,-390 560,-384 560,-378 560,-378 560,-36 560,-36 560,-30 566,-24 572,-24"/>
<text text-anchor="middle" x="1049" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="1049" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M1166,-146C1166,-146 1518,-146 1518,-146 1524,-146 1530,-152 1530,-158 1530,-158 1530,-332 1530,-332 1530,-338 1524,-344 1518,-344 1518,-344 1166,-344 1166,-344 1160,-344 1154,-338 1154,-332 1154,-332 1154,-158 1154,-158 1154,-152 1160,-146 1166,-146"/>
<text text-anchor="middle" x="1342" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1342" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;size=64&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1358,-154C1358,-154 1510,-154 1510,-154 1516,-154 1522,-160 1522,-166 1522,-166 1522,-286 1522,-286 1522,-292 1516,-298 1510,-298 1510,-298 1358,-298 1358,-298 1352,-298 1346,-292 1346,-286 1346,-286 1346,-166 1346,-166 1346,-160 1352,-154 1358,-154"/>
<text text-anchor="middle" x="1434" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1434" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1366,-162C1366,-162 1502,-162 1502,-162 1508,-162 1514,-168 1514,-174 1514,-174 1514,-240 1514,-240 1514,-246 1508,-252 1502,-252 1502,-252 1366,-252 1366,-252 1360,-252 1354,-246 1354,-240 1354,-240 1354,-174 1354,-174 1354,-168 1360,-162 1366,-162"/>
<text text-anchor="middle" x="1434" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1434" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;size=64&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1174,-154C1174,-154 1326,-154 1326,-154 1332,-154 1338,-160 1338,-166 1338,-166 1338,-286 1338,-286 1338,-292 1332,-298 1326,-298 1326,-298 1174,-298 1174,-298 1168,-298 1162,-292 1162,-286 1162,-286 1162,-166 1162,-166 1162,-160 1168,-154 1174,-154"/>
<text text-anchor="middle" x="1250" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1250" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1182,-162C1182,-162 1318,-162 1318,-162 1324,-162 1330,-168 1330,-174 1330,-174 1330,-240 1330,-240 1330,-246 1324,-252 1318,-252 1318,-252 1182,-252 1182,-252 1176,-252 1170,-246 1170,-240 1170,-240 1170,-174 1170,-174 1170,-168 1176,-162 1182,-162"/>
<text text-anchor="middle" x="1250" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1250" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust124"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M968,-32C968,-32 1130,-32 1130,-32 1136,-32 1142,-38 1142,-44 1142,-44 1142,-110 1142,-110 1142,-116 1136,-122 1130,-122 1130,-122 968,-122 968,-122 962,-122 956,-116 956,-110 956,-110 956,-44 956,-44 956,-38 962,-32 968,-32"/>
<text text-anchor="middle" x="1049" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1049" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust130" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust130"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M774,-32C774,-32 936,-32 936,-32 942,-32 948,-38 948,-44 948,-44 948,-110 948,-110 948,-116 942,-122 936,-122 936,-122 774,-122 774,-122 768,-122 762,-116 762,-110 762,-110 762,-44 762,-44 762,-38 768,-32 774,-32"/>
<text text-anchor="middle" x="855" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="855" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust136" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust136"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1356,-32C1356,-32 1518,-32 1518,-32 1524,-32 1530,-38 1530,-44 1530,-44 1530,-110 1530,-110 1530,-116 1524,-122 1518,-122 1518,-122 1356,-122 1356,-122 1350,-122 1344,-116 1344,-110 1344,-110 1344,-44 1344,-44 1344,-38 1350,-32 1356,-32"/>
<text text-anchor="middle" x="1437" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1437" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust142" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust142"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1162,-32C1162,-32 1324,-32 1324,-32 1330,-32 1336,-38 1336,-44 1336,-44 1336,-110 1336,-110 1336,-116 1330,-122 1324,-122 1324,-122 1162,-122 1162,-122 1156,-122 1150,-116 1150,-110 1150,-110 1150,-44 1150,-44 1150,-38 1156,-32 1162,-32"/>
<text text-anchor="middle" x="1243" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1243" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust148" class="cluster">
<title>cluster_system_cpu0_toL2Bus</title>
<g id="a_clust148"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu0.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu0.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M898,-162C898,-162 1134,-162 1134,-162 1140,-162 1146,-168 1146,-174 1146,-174 1146,-240 1146,-240 1146,-246 1140,-252 1134,-252 1134,-252 898,-252 898,-252 892,-252 886,-246 886,-240 886,-240 886,-174 886,-174 886,-168 892,-162 898,-162"/>
<text text-anchor="middle" x="1016" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="1016" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust151" class="cluster">
<title>cluster_system_cpu0_l2cache</title>
<g id="a_clust151"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.l2cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu0.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M580,-32C580,-32 742,-32 742,-32 748,-32 754,-38 754,-44 754,-44 754,-110 754,-110 754,-116 748,-122 742,-122 742,-122 580,-122 580,-122 574,-122 568,-116 568,-110 568,-110 568,-44 568,-44 568,-38 574,-32 580,-32"/>
<text text-anchor="middle" x="661" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="661" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust158" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust158"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1558,-24C1558,-24 2512,-24 2512,-24 2518,-24 2524,-30 2524,-36 2524,-36 2524,-378 2524,-378 2524,-384 2518,-390 2512,-390 2512,-390 1558,-390 1558,-390 1552,-390 1546,-384 1546,-378 1546,-378 1546,-36 1546,-36 1546,-30 1552,-24 1558,-24"/>
<text text-anchor="middle" x="2035" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="2035" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust159" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust159"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M2152,-146C2152,-146 2504,-146 2504,-146 2510,-146 2516,-152 2516,-158 2516,-158 2516,-332 2516,-332 2516,-338 2510,-344 2504,-344 2504,-344 2152,-344 2152,-344 2146,-344 2140,-338 2140,-332 2140,-332 2140,-158 2140,-158 2140,-152 2146,-146 2152,-146"/>
<text text-anchor="middle" x="2328" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2328" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust160" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust160"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;size=64&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2344,-154C2344,-154 2496,-154 2496,-154 2502,-154 2508,-160 2508,-166 2508,-166 2508,-286 2508,-286 2508,-292 2502,-298 2496,-298 2496,-298 2344,-298 2344,-298 2338,-298 2332,-292 2332,-286 2332,-286 2332,-166 2332,-166 2332,-160 2338,-154 2344,-154"/>
<text text-anchor="middle" x="2420" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2420" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust161" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust161"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2352,-162C2352,-162 2488,-162 2488,-162 2494,-162 2500,-168 2500,-174 2500,-174 2500,-240 2500,-240 2500,-246 2494,-252 2488,-252 2488,-252 2352,-252 2352,-252 2346,-252 2340,-246 2340,-240 2340,-240 2340,-174 2340,-174 2340,-168 2346,-162 2352,-162"/>
<text text-anchor="middle" x="2420" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2420" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust163" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust163"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;size=64&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2160,-154C2160,-154 2312,-154 2312,-154 2318,-154 2324,-160 2324,-166 2324,-166 2324,-286 2324,-286 2324,-292 2318,-298 2312,-298 2312,-298 2160,-298 2160,-298 2154,-298 2148,-292 2148,-286 2148,-286 2148,-166 2148,-166 2148,-160 2154,-154 2160,-154"/>
<text text-anchor="middle" x="2236" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2236" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust164" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust164"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2168,-162C2168,-162 2304,-162 2304,-162 2310,-162 2316,-168 2316,-174 2316,-174 2316,-240 2316,-240 2316,-246 2310,-252 2304,-252 2304,-252 2168,-252 2168,-252 2162,-252 2156,-246 2156,-240 2156,-240 2156,-174 2156,-174 2156,-168 2162,-162 2168,-162"/>
<text text-anchor="middle" x="2236" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2236" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust277" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust277"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1954,-32C1954,-32 2116,-32 2116,-32 2122,-32 2128,-38 2128,-44 2128,-44 2128,-110 2128,-110 2128,-116 2122,-122 2116,-122 2116,-122 1954,-122 1954,-122 1948,-122 1942,-116 1942,-110 1942,-110 1942,-44 1942,-44 1942,-38 1948,-32 1954,-32"/>
<text text-anchor="middle" x="2035" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2035" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust283" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust283"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1760,-32C1760,-32 1922,-32 1922,-32 1928,-32 1934,-38 1934,-44 1934,-44 1934,-110 1934,-110 1934,-116 1928,-122 1922,-122 1922,-122 1760,-122 1760,-122 1754,-122 1748,-116 1748,-110 1748,-110 1748,-44 1748,-44 1748,-38 1754,-32 1760,-32"/>
<text text-anchor="middle" x="1841" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1841" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust289" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust289"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2342,-32C2342,-32 2504,-32 2504,-32 2510,-32 2516,-38 2516,-44 2516,-44 2516,-110 2516,-110 2516,-116 2510,-122 2504,-122 2504,-122 2342,-122 2342,-122 2336,-122 2330,-116 2330,-110 2330,-110 2330,-44 2330,-44 2330,-38 2336,-32 2342,-32"/>
<text text-anchor="middle" x="2423" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2423" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust295" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust295"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2148,-32C2148,-32 2310,-32 2310,-32 2316,-32 2322,-38 2322,-44 2322,-44 2322,-110 2322,-110 2322,-116 2316,-122 2310,-122 2310,-122 2148,-122 2148,-122 2142,-122 2136,-116 2136,-110 2136,-110 2136,-44 2136,-44 2136,-38 2142,-32 2148,-32"/>
<text text-anchor="middle" x="2229" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2229" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu1_toL2Bus</title>
<g id="a_clust301"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu1.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu1.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1884,-162C1884,-162 2120,-162 2120,-162 2126,-162 2132,-168 2132,-174 2132,-174 2132,-240 2132,-240 2132,-246 2126,-252 2120,-252 2120,-252 1884,-252 1884,-252 1878,-252 1872,-246 1872,-240 1872,-240 1872,-174 1872,-174 1872,-168 1878,-162 1884,-162"/>
<text text-anchor="middle" x="2002" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="2002" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu1_l2cache</title>
<g id="a_clust304"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.l2cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu1.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1566,-32C1566,-32 1728,-32 1728,-32 1734,-32 1740,-38 1740,-44 1740,-44 1740,-110 1740,-110 1740,-116 1734,-122 1728,-122 1728,-122 1566,-122 1566,-122 1560,-122 1554,-116 1554,-110 1554,-110 1554,-44 1554,-44 1554,-38 1560,-32 1566,-32"/>
<text text-anchor="middle" x="1647" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="1647" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust315" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust315"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-162C36,-162 272,-162 272,-162 278,-162 284,-168 284,-174 284,-174 284,-240 284,-240 284,-246 278,-252 272,-252 272,-252 36,-252 36,-252 30,-252 24,-246 24,-240 24,-240 24,-174 24,-174 24,-168 30,-162 36,-162"/>
<text text-anchor="middle" x="154" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="154" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust318" class="cluster">
<title>cluster_system_l3</title>
<g id="a_clust318"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=24&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=512&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.l3.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=6291456&#10;system=system&#10;tag_latency=20&#10;tags=system.l3.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=256&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M207,-32C207,-32 369,-32 369,-32 375,-32 381,-38 381,-44 381,-44 381,-110 381,-110 381,-116 375,-122 369,-122 369,-122 207,-122 207,-122 201,-122 195,-116 195,-110 195,-110 195,-44 195,-44 195,-38 201,-32 207,-32"/>
<text text-anchor="middle" x="288" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="288" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust324" class="cluster">
<title>cluster_system_tol3bus</title>
<g id="a_clust324"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol3bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol3bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M304,-162C304,-162 540,-162 540,-162 546,-162 552,-168 552,-174 552,-174 552,-240 552,-240 552,-246 546,-252 540,-252 540,-252 304,-252 304,-252 298,-252 292,-246 292,-240 292,-240 292,-174 292,-174 292,-168 298,-162 304,-162"/>
<text text-anchor="middle" x="422" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">tol3bus </text>
<text text-anchor="middle" x="422" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust327" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust327"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M61,-32C61,-32 121,-32 121,-32 127,-32 133,-38 133,-44 133,-44 133,-110 133,-110 133,-116 127,-122 121,-122 121,-122 61,-122 61,-122 55,-122 49,-116 49,-110 49,-110 49,-44 49,-44 49,-38 55,-32 61,-32"/>
<text text-anchor="middle" x="91" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="91" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M255.5,-434C255.5,-434 188.5,-434 188.5,-434 182.5,-434 176.5,-428 176.5,-422 176.5,-422 176.5,-410 176.5,-410 176.5,-404 182.5,-398 188.5,-398 188.5,-398 255.5,-398 255.5,-398 261.5,-398 267.5,-404 267.5,-410 267.5,-410 267.5,-422 267.5,-422 267.5,-428 261.5,-434 255.5,-434"/>
<text text-anchor="middle" x="222" y="-412.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node34" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M264,-206C264,-206 180,-206 180,-206 174,-206 168,-200 168,-194 168,-194 168,-182 168,-182 168,-176 174,-170 180,-170 180,-170 264,-170 264,-170 270,-170 276,-176 276,-182 276,-182 276,-194 276,-194 276,-200 270,-206 264,-206"/>
<text text-anchor="middle" x="222" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M222,-397.64C222,-358.52 222,-263.21 222,-216.17"/>
<polygon fill="black" stroke="black" points="225.5,-216.11 222,-206.11 218.5,-216.11 225.5,-216.11"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M864,-206C864,-206 802,-206 802,-206 796,-206 790,-200 790,-194 790,-194 790,-182 790,-182 790,-176 796,-170 802,-170 802,-170 864,-170 864,-170 870,-170 876,-176 876,-182 876,-182 876,-194 876,-194 876,-200 870,-206 864,-206"/>
<text text-anchor="middle" x="833" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1023.5,-76C1023.5,-76 976.5,-76 976.5,-76 970.5,-76 964.5,-70 964.5,-64 964.5,-64 964.5,-52 964.5,-52 964.5,-46 970.5,-40 976.5,-40 976.5,-40 1023.5,-40 1023.5,-40 1029.5,-40 1035.5,-46 1035.5,-52 1035.5,-52 1035.5,-64 1035.5,-64 1035.5,-70 1029.5,-76 1023.5,-76"/>
<text text-anchor="middle" x="1000" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M850.43,-169.71C859.3,-161.64 870.6,-152.43 882,-146 910.65,-129.84 925.33,-141.24 952,-122 965.46,-112.29 976.9,-97.73 985.23,-85.05"/>
<polygon fill="black" stroke="black" points="988.4,-86.59 990.73,-76.25 982.46,-82.88 988.4,-86.59"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M759.5,-206C759.5,-206 692.5,-206 692.5,-206 686.5,-206 680.5,-200 680.5,-194 680.5,-194 680.5,-182 680.5,-182 680.5,-176 686.5,-170 692.5,-170 692.5,-170 759.5,-170 759.5,-170 765.5,-170 771.5,-176 771.5,-182 771.5,-182 771.5,-194 771.5,-194 771.5,-200 765.5,-206 759.5,-206"/>
<text text-anchor="middle" x="726" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M829.5,-76C829.5,-76 782.5,-76 782.5,-76 776.5,-76 770.5,-70 770.5,-64 770.5,-64 770.5,-52 770.5,-52 770.5,-46 776.5,-40 782.5,-40 782.5,-40 829.5,-40 829.5,-40 835.5,-40 841.5,-46 841.5,-52 841.5,-52 841.5,-64 841.5,-64 841.5,-70 835.5,-76 829.5,-76"/>
<text text-anchor="middle" x="806" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M736.79,-169.74C750.39,-147.98 773.89,-110.38 789.69,-85.1"/>
<polygon fill="black" stroke="black" points="792.79,-86.73 795.13,-76.4 786.86,-83.02 792.79,-86.73"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1494,-206C1494,-206 1464,-206 1464,-206 1458,-206 1452,-200 1452,-194 1452,-194 1452,-182 1452,-182 1452,-176 1458,-170 1464,-170 1464,-170 1494,-170 1494,-170 1500,-170 1506,-176 1506,-182 1506,-182 1506,-194 1506,-194 1506,-200 1500,-206 1494,-206"/>
<text text-anchor="middle" x="1479" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1509.5,-76C1509.5,-76 1462.5,-76 1462.5,-76 1456.5,-76 1450.5,-70 1450.5,-64 1450.5,-64 1450.5,-52 1450.5,-52 1450.5,-46 1456.5,-40 1462.5,-40 1462.5,-40 1509.5,-40 1509.5,-40 1515.5,-40 1521.5,-46 1521.5,-52 1521.5,-52 1521.5,-64 1521.5,-64 1521.5,-70 1515.5,-76 1509.5,-76"/>
<text text-anchor="middle" x="1486" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1479.94,-169.74C1481.11,-148.36 1483.12,-111.69 1484.5,-86.44"/>
<polygon fill="black" stroke="black" points="1488,-86.57 1485.05,-76.4 1481.01,-86.19 1488,-86.57"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1307,-206C1307,-206 1277,-206 1277,-206 1271,-206 1265,-200 1265,-194 1265,-194 1265,-182 1265,-182 1265,-176 1271,-170 1277,-170 1277,-170 1307,-170 1307,-170 1313,-170 1319,-176 1319,-182 1319,-182 1319,-194 1319,-194 1319,-200 1313,-206 1307,-206"/>
<text text-anchor="middle" x="1292" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1315.5,-76C1315.5,-76 1268.5,-76 1268.5,-76 1262.5,-76 1256.5,-70 1256.5,-64 1256.5,-64 1256.5,-52 1256.5,-52 1256.5,-46 1262.5,-40 1268.5,-40 1268.5,-40 1315.5,-40 1315.5,-40 1321.5,-40 1327.5,-46 1327.5,-52 1327.5,-52 1327.5,-64 1327.5,-64 1327.5,-70 1321.5,-76 1315.5,-76"/>
<text text-anchor="middle" x="1292" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1292,-169.74C1292,-148.36 1292,-111.69 1292,-86.44"/>
<polygon fill="black" stroke="black" points="1295.5,-86.4 1292,-76.4 1288.5,-86.4 1295.5,-86.4"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1122,-76C1122,-76 1066,-76 1066,-76 1060,-76 1054,-70 1054,-64 1054,-64 1054,-52 1054,-52 1054,-46 1060,-40 1066,-40 1066,-40 1122,-40 1122,-40 1128,-40 1134,-46 1134,-52 1134,-52 1134,-64 1134,-64 1134,-70 1128,-76 1122,-76"/>
<text text-anchor="middle" x="1094" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M928,-76C928,-76 872,-76 872,-76 866,-76 860,-70 860,-64 860,-64 860,-52 860,-52 860,-46 866,-40 872,-40 872,-40 928,-40 928,-40 934,-40 940,-46 940,-52 940,-52 940,-64 940,-64 940,-70 934,-76 928,-76"/>
<text text-anchor="middle" x="900" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1420,-76C1420,-76 1364,-76 1364,-76 1358,-76 1352,-70 1352,-64 1352,-64 1352,-52 1352,-52 1352,-46 1358,-40 1364,-40 1364,-40 1420,-40 1420,-40 1426,-40 1432,-46 1432,-52 1432,-52 1432,-64 1432,-64 1432,-70 1426,-76 1420,-76"/>
<text text-anchor="middle" x="1392" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1226,-76C1226,-76 1170,-76 1170,-76 1164,-76 1158,-70 1158,-64 1158,-64 1158,-52 1158,-52 1158,-46 1164,-40 1170,-40 1170,-40 1226,-40 1226,-40 1232,-40 1238,-46 1238,-52 1238,-52 1238,-64 1238,-64 1238,-70 1232,-76 1226,-76"/>
<text text-anchor="middle" x="1198" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_cpu0_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1126,-206C1126,-206 1042,-206 1042,-206 1036,-206 1030,-200 1030,-194 1030,-194 1030,-182 1030,-182 1030,-176 1036,-170 1042,-170 1042,-170 1126,-170 1126,-170 1132,-170 1138,-176 1138,-182 1138,-182 1138,-194 1138,-194 1138,-200 1132,-206 1126,-206"/>
<text text-anchor="middle" x="1084" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M1086.13,-159.72C1088.1,-134.52 1090.97,-97.84 1092.64,-76.4"/>
<polygon fill="black" stroke="black" points="1082.64,-159.5 1085.35,-169.74 1089.62,-160.04 1082.64,-159.5"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1052.05,-164.07C1042.36,-157.71 1031.5,-151.15 1021,-146 991.85,-131.71 978.65,-140.54 952,-122 934.54,-109.85 919.69,-90.31 910.38,-76.21"/>
<polygon fill="black" stroke="black" points="1050.32,-167.13 1060.57,-169.81 1054.23,-161.32 1050.32,-167.13"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge8" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1121.33,-165.11C1134.98,-157.99 1150.81,-150.71 1166,-146 1240.57,-122.9 1271.83,-160.04 1340,-122 1358.95,-111.43 1373.82,-90.99 1382.72,-76.25"/>
<polygon fill="black" stroke="black" points="1119.41,-162.17 1112.26,-169.99 1122.72,-168.34 1119.41,-162.17"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge9" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1108.18,-162.48C1119.82,-150.47 1133.86,-135.68 1146,-122 1159.46,-106.83 1174.11,-88.95 1184.42,-76.12"/>
<polygon fill="black" stroke="black" points="1105.39,-160.33 1100.92,-169.94 1110.41,-165.22 1105.39,-160.33"/>
</g>
<!-- system_cpu0_toL2Bus_mem_side_ports -->
<g id="node15" class="node">
<title>system_cpu0_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1000,-206C1000,-206 906,-206 906,-206 900,-206 894,-200 894,-194 894,-194 894,-182 894,-182 894,-176 900,-170 906,-170 906,-170 1000,-170 1000,-170 1006,-170 1012,-176 1012,-182 1012,-182 1012,-194 1012,-194 1012,-200 1006,-206 1000,-206"/>
<text text-anchor="middle" x="953" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu0_l2cache_cpu_side -->
<g id="node16" class="node">
<title>system_cpu0_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M733.5,-76C733.5,-76 686.5,-76 686.5,-76 680.5,-76 674.5,-70 674.5,-64 674.5,-64 674.5,-52 674.5,-52 674.5,-46 680.5,-40 686.5,-40 686.5,-40 733.5,-40 733.5,-40 739.5,-40 745.5,-46 745.5,-52 745.5,-52 745.5,-64 745.5,-64 745.5,-70 739.5,-76 733.5,-76"/>
<text text-anchor="middle" x="710" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_toL2Bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu0_toL2Bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M931.45,-169.89C919.8,-161.47 904.79,-151.88 890,-146 834.59,-123.97 808.84,-153.16 758,-122 743.43,-113.07 731.69,-97.96 723.47,-84.77"/>
<polygon fill="black" stroke="black" points="726.43,-82.9 718.35,-76.05 720.39,-86.45 726.43,-82.9"/>
</g>
<!-- system_cpu0_l2cache_mem_side -->
<g id="node17" class="node">
<title>system_cpu0_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M644,-76C644,-76 588,-76 588,-76 582,-76 576,-70 576,-64 576,-64 576,-52 576,-52 576,-46 582,-40 588,-40 588,-40 644,-40 644,-40 650,-40 656,-46 656,-52 656,-52 656,-64 656,-64 656,-70 650,-76 644,-76"/>
<text text-anchor="middle" x="616" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node18" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1850,-206C1850,-206 1788,-206 1788,-206 1782,-206 1776,-200 1776,-194 1776,-194 1776,-182 1776,-182 1776,-176 1782,-170 1788,-170 1788,-170 1850,-170 1850,-170 1856,-170 1862,-176 1862,-182 1862,-182 1862,-194 1862,-194 1862,-200 1856,-206 1850,-206"/>
<text text-anchor="middle" x="1819" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2009.5,-76C2009.5,-76 1962.5,-76 1962.5,-76 1956.5,-76 1950.5,-70 1950.5,-64 1950.5,-64 1950.5,-52 1950.5,-52 1950.5,-46 1956.5,-40 1962.5,-40 1962.5,-40 2009.5,-40 2009.5,-40 2015.5,-40 2021.5,-46 2021.5,-52 2021.5,-52 2021.5,-64 2021.5,-64 2021.5,-70 2015.5,-76 2009.5,-76"/>
<text text-anchor="middle" x="1986" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1836.43,-169.71C1845.3,-161.64 1856.6,-152.43 1868,-146 1896.65,-129.84 1911.33,-141.24 1938,-122 1951.46,-112.29 1962.9,-97.73 1971.23,-85.05"/>
<polygon fill="black" stroke="black" points="1974.4,-86.59 1976.73,-76.25 1968.46,-82.88 1974.4,-86.59"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node19" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1745.5,-206C1745.5,-206 1678.5,-206 1678.5,-206 1672.5,-206 1666.5,-200 1666.5,-194 1666.5,-194 1666.5,-182 1666.5,-182 1666.5,-176 1672.5,-170 1678.5,-170 1678.5,-170 1745.5,-170 1745.5,-170 1751.5,-170 1757.5,-176 1757.5,-182 1757.5,-182 1757.5,-194 1757.5,-194 1757.5,-200 1751.5,-206 1745.5,-206"/>
<text text-anchor="middle" x="1712" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1815.5,-76C1815.5,-76 1768.5,-76 1768.5,-76 1762.5,-76 1756.5,-70 1756.5,-64 1756.5,-64 1756.5,-52 1756.5,-52 1756.5,-46 1762.5,-40 1768.5,-40 1768.5,-40 1815.5,-40 1815.5,-40 1821.5,-40 1827.5,-46 1827.5,-52 1827.5,-52 1827.5,-64 1827.5,-64 1827.5,-70 1821.5,-76 1815.5,-76"/>
<text text-anchor="middle" x="1792" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1722.79,-169.74C1736.39,-147.98 1759.89,-110.38 1775.69,-85.1"/>
<polygon fill="black" stroke="black" points="1778.79,-86.73 1781.13,-76.4 1772.86,-83.02 1778.79,-86.73"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2480,-206C2480,-206 2450,-206 2450,-206 2444,-206 2438,-200 2438,-194 2438,-194 2438,-182 2438,-182 2438,-176 2444,-170 2450,-170 2450,-170 2480,-170 2480,-170 2486,-170 2492,-176 2492,-182 2492,-182 2492,-194 2492,-194 2492,-200 2486,-206 2480,-206"/>
<text text-anchor="middle" x="2465" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2495.5,-76C2495.5,-76 2448.5,-76 2448.5,-76 2442.5,-76 2436.5,-70 2436.5,-64 2436.5,-64 2436.5,-52 2436.5,-52 2436.5,-46 2442.5,-40 2448.5,-40 2448.5,-40 2495.5,-40 2495.5,-40 2501.5,-40 2507.5,-46 2507.5,-52 2507.5,-52 2507.5,-64 2507.5,-64 2507.5,-70 2501.5,-76 2495.5,-76"/>
<text text-anchor="middle" x="2472" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2465.94,-169.74C2467.11,-148.36 2469.12,-111.69 2470.5,-86.44"/>
<polygon fill="black" stroke="black" points="2474,-86.57 2471.05,-76.4 2467.01,-86.19 2474,-86.57"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node21" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2293,-206C2293,-206 2263,-206 2263,-206 2257,-206 2251,-200 2251,-194 2251,-194 2251,-182 2251,-182 2251,-176 2257,-170 2263,-170 2263,-170 2293,-170 2293,-170 2299,-170 2305,-176 2305,-182 2305,-182 2305,-194 2305,-194 2305,-200 2299,-206 2293,-206"/>
<text text-anchor="middle" x="2278" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2301.5,-76C2301.5,-76 2254.5,-76 2254.5,-76 2248.5,-76 2242.5,-70 2242.5,-64 2242.5,-64 2242.5,-52 2242.5,-52 2242.5,-46 2248.5,-40 2254.5,-40 2254.5,-40 2301.5,-40 2301.5,-40 2307.5,-40 2313.5,-46 2313.5,-52 2313.5,-52 2313.5,-64 2313.5,-64 2313.5,-70 2307.5,-76 2301.5,-76"/>
<text text-anchor="middle" x="2278" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2278,-169.74C2278,-148.36 2278,-111.69 2278,-86.44"/>
<polygon fill="black" stroke="black" points="2281.5,-86.4 2278,-76.4 2274.5,-86.4 2281.5,-86.4"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node23" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2108,-76C2108,-76 2052,-76 2052,-76 2046,-76 2040,-70 2040,-64 2040,-64 2040,-52 2040,-52 2040,-46 2046,-40 2052,-40 2052,-40 2108,-40 2108,-40 2114,-40 2120,-46 2120,-52 2120,-52 2120,-64 2120,-64 2120,-70 2114,-76 2108,-76"/>
<text text-anchor="middle" x="2080" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node25" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1914,-76C1914,-76 1858,-76 1858,-76 1852,-76 1846,-70 1846,-64 1846,-64 1846,-52 1846,-52 1846,-46 1852,-40 1858,-40 1858,-40 1914,-40 1914,-40 1920,-40 1926,-46 1926,-52 1926,-52 1926,-64 1926,-64 1926,-70 1920,-76 1914,-76"/>
<text text-anchor="middle" x="1886" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node27" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2406,-76C2406,-76 2350,-76 2350,-76 2344,-76 2338,-70 2338,-64 2338,-64 2338,-52 2338,-52 2338,-46 2344,-40 2350,-40 2350,-40 2406,-40 2406,-40 2412,-40 2418,-46 2418,-52 2418,-52 2418,-64 2418,-64 2418,-70 2412,-76 2406,-76"/>
<text text-anchor="middle" x="2378" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node29" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2212,-76C2212,-76 2156,-76 2156,-76 2150,-76 2144,-70 2144,-64 2144,-64 2144,-52 2144,-52 2144,-46 2150,-40 2156,-40 2156,-40 2212,-40 2212,-40 2218,-40 2224,-46 2224,-52 2224,-52 2224,-64 2224,-64 2224,-70 2218,-76 2212,-76"/>
<text text-anchor="middle" x="2184" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports -->
<g id="node30" class="node">
<title>system_cpu1_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2112,-206C2112,-206 2028,-206 2028,-206 2022,-206 2016,-200 2016,-194 2016,-194 2016,-182 2016,-182 2016,-176 2022,-170 2028,-170 2028,-170 2112,-170 2112,-170 2118,-170 2124,-176 2124,-182 2124,-182 2124,-194 2124,-194 2124,-200 2118,-206 2112,-206"/>
<text text-anchor="middle" x="2070" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge15" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M2072.13,-159.72C2074.1,-134.52 2076.97,-97.84 2078.64,-76.4"/>
<polygon fill="black" stroke="black" points="2068.64,-159.5 2071.35,-169.74 2075.62,-160.04 2068.64,-159.5"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge16" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2038.05,-164.07C2028.36,-157.71 2017.5,-151.15 2007,-146 1977.85,-131.71 1964.65,-140.54 1938,-122 1920.54,-109.85 1905.69,-90.31 1896.38,-76.21"/>
<polygon fill="black" stroke="black" points="2036.32,-167.13 2046.57,-169.81 2040.23,-161.32 2036.32,-167.13"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge17" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2107.33,-165.11C2120.98,-157.99 2136.81,-150.71 2152,-146 2226.57,-122.9 2257.83,-160.04 2326,-122 2344.95,-111.43 2359.82,-90.99 2368.72,-76.25"/>
<polygon fill="black" stroke="black" points="2105.41,-162.17 2098.26,-169.99 2108.72,-168.34 2105.41,-162.17"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge18" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2094.18,-162.48C2105.82,-150.47 2119.86,-135.68 2132,-122 2145.46,-106.83 2160.11,-88.95 2170.42,-76.12"/>
<polygon fill="black" stroke="black" points="2091.39,-160.33 2086.92,-169.94 2096.41,-165.22 2091.39,-160.33"/>
</g>
<!-- system_cpu1_toL2Bus_mem_side_ports -->
<g id="node31" class="node">
<title>system_cpu1_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1986,-206C1986,-206 1892,-206 1892,-206 1886,-206 1880,-200 1880,-194 1880,-194 1880,-182 1880,-182 1880,-176 1886,-170 1892,-170 1892,-170 1986,-170 1986,-170 1992,-170 1998,-176 1998,-182 1998,-182 1998,-194 1998,-194 1998,-200 1992,-206 1986,-206"/>
<text text-anchor="middle" x="1939" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu1_l2cache_cpu_side -->
<g id="node32" class="node">
<title>system_cpu1_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1719.5,-76C1719.5,-76 1672.5,-76 1672.5,-76 1666.5,-76 1660.5,-70 1660.5,-64 1660.5,-64 1660.5,-52 1660.5,-52 1660.5,-46 1666.5,-40 1672.5,-40 1672.5,-40 1719.5,-40 1719.5,-40 1725.5,-40 1731.5,-46 1731.5,-52 1731.5,-52 1731.5,-64 1731.5,-64 1731.5,-70 1725.5,-76 1719.5,-76"/>
<text text-anchor="middle" x="1696" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_toL2Bus_mem_side_ports&#45;&gt;system_cpu1_l2cache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu1_toL2Bus_mem_side_ports&#45;&gt;system_cpu1_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M1917.45,-169.89C1905.8,-161.47 1890.79,-151.88 1876,-146 1820.59,-123.97 1794.84,-153.16 1744,-122 1729.43,-113.07 1717.69,-97.96 1709.47,-84.77"/>
<polygon fill="black" stroke="black" points="1712.43,-82.9 1704.35,-76.05 1706.39,-86.45 1712.43,-82.9"/>
</g>
<!-- system_cpu1_l2cache_mem_side -->
<g id="node33" class="node">
<title>system_cpu1_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1630,-76C1630,-76 1574,-76 1574,-76 1568,-76 1562,-70 1562,-64 1562,-64 1562,-52 1562,-52 1562,-46 1568,-40 1574,-40 1574,-40 1630,-40 1630,-40 1636,-40 1642,-46 1642,-52 1642,-52 1642,-64 1642,-64 1642,-70 1636,-76 1630,-76"/>
<text text-anchor="middle" x="1602" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l3_mem_side -->
<g id="node37" class="node">
<title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M271,-76C271,-76 215,-76 215,-76 209,-76 203,-70 203,-64 203,-64 203,-52 203,-52 203,-46 209,-40 215,-40 215,-40 271,-40 271,-40 277,-40 283,-46 283,-52 283,-52 283,-64 283,-64 283,-70 277,-76 271,-76"/>
<text text-anchor="middle" x="243" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side -->
<g id="edge20" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side</title>
<path fill="none" stroke="black" d="M226.48,-159.72C230.61,-134.52 236.63,-97.84 240.15,-76.4"/>
<polygon fill="black" stroke="black" points="223,-159.3 224.83,-169.74 229.91,-160.44 223,-159.3"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node35" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M138,-206C138,-206 44,-206 44,-206 38,-206 32,-200 32,-194 32,-194 32,-182 32,-182 32,-176 38,-170 44,-170 44,-170 138,-170 138,-170 144,-170 150,-176 150,-182 150,-182 150,-194 150,-194 150,-200 144,-206 138,-206"/>
<text text-anchor="middle" x="91" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node40" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M106,-76C106,-76 76,-76 76,-76 70,-76 64,-70 64,-64 64,-64 64,-52 64,-52 64,-46 70,-40 76,-40 76,-40 106,-40 106,-40 112,-40 118,-46 118,-52 118,-52 118,-64 118,-64 118,-70 112,-76 106,-76"/>
<text text-anchor="middle" x="91" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge21" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M91,-169.74C91,-148.36 91,-111.69 91,-86.44"/>
<polygon fill="black" stroke="black" points="94.5,-86.4 91,-76.4 87.5,-86.4 94.5,-86.4"/>
</g>
<!-- system_l3_cpu_side -->
<g id="node36" class="node">
<title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M360.5,-76C360.5,-76 313.5,-76 313.5,-76 307.5,-76 301.5,-70 301.5,-64 301.5,-64 301.5,-52 301.5,-52 301.5,-46 307.5,-40 313.5,-40 313.5,-40 360.5,-40 360.5,-40 366.5,-40 372.5,-46 372.5,-52 372.5,-52 372.5,-64 372.5,-64 372.5,-70 366.5,-76 360.5,-76"/>
<text text-anchor="middle" x="337" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol3bus_cpu_side_ports -->
<g id="node38" class="node">
<title>system_tol3bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M532,-206C532,-206 448,-206 448,-206 442,-206 436,-200 436,-194 436,-194 436,-182 436,-182 436,-176 442,-170 448,-170 448,-170 532,-170 532,-170 538,-170 544,-176 544,-182 544,-182 544,-194 544,-194 544,-200 538,-206 532,-206"/>
<text text-anchor="middle" x="490" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side -->
<g id="edge22" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M514.24,-162.37C539.06,-137.16 577.01,-98.6 598.87,-76.4"/>
<polygon fill="black" stroke="black" points="511.51,-160.16 506.99,-169.74 516.5,-165.07 511.51,-160.16"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu1_l2cache_mem_side -->
<g id="edge23" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu1_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M519.19,-164.23C530.12,-156.99 543.05,-149.87 556,-146 660.15,-114.9 1433.29,-162.91 1534,-122 1557.26,-112.55 1577.42,-91.22 1589.63,-76"/>
<polygon fill="black" stroke="black" points="517.1,-161.42 510.88,-169.99 521.09,-167.16 517.1,-161.42"/>
</g>
<!-- system_tol3bus_mem_side_ports -->
<g id="node39" class="node">
<title>system_tol3bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M406,-206C406,-206 312,-206 312,-206 306,-206 300,-200 300,-194 300,-194 300,-182 300,-182 300,-176 306,-170 312,-170 312,-170 406,-170 406,-170 412,-170 418,-176 418,-182 418,-182 418,-194 418,-194 418,-200 412,-206 406,-206"/>
<text text-anchor="middle" x="359" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side -->
<g id="edge24" class="edge">
<title>system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M356.03,-169.74C352.36,-148.36 346.06,-111.69 341.72,-86.44"/>
<polygon fill="black" stroke="black" points="345.13,-85.66 339.99,-76.4 338.23,-86.85 345.13,-85.66"/>
</g>
</g>
</svg>
