can_split_can_top_split_0_0.v,verilog,xil_defaultlib,../../../bd/can_split/ip/can_split_can_top_split_0_0/sim/can_split_can_top_split_0_0.v,
can_split_can_top_split_1_0.v,verilog,xil_defaultlib,../../../bd/can_split/ip/can_split_can_top_split_1_0/sim/can_split_can_top_split_1_0.v,
can_split_can_transceiver_0_0.v,verilog,xil_defaultlib,../../../bd/can_split/ip/can_split_can_transceiver_0_0/sim/can_split_can_transceiver_0_0.v,
can_split_can_transceiver_0_1.v,verilog,xil_defaultlib,../../../bd/can_split/ip/can_split_can_transceiver_0_1/sim/can_split_can_transceiver_0_1.v,
can_split.v,verilog,xil_defaultlib,../../../bd/can_split/sim/can_split.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
