<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><link rel="stylesheet" type="text/css" href="style.css"/><a class="dashingAutolink" name="autolink-283"></a><a class="dashAnchor" name="//apple_ref/cpp/Instruction/MOVMSKPS"></a><title>MOVMSKPS</title></head><body><header><nav><ul><li><a href="index.html">Index</a></li><li>May 2019</li></ul></nav></header><h1>MOVMSKPS
		&mdash; Extract Packed Single-Precision Floating-Point Sign Mask</h1>

<table>
<tbody><tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32-bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>NP 0F 50 /<em>r</em> MOVMSKPS <em>reg</em>, <em>xmm</em></td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Extract 4-bit sign mask from <em>xmm</em> and store in <em>reg</em>. The upper bits of <em>r32</em> or <em>r64</em> are filled with zeros.</td></tr>
<tr>
<td>VEX.128.0F.WIG 50 /r VMOVMSKPS <em>reg, xmm2</em></td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Extract 4-bit sign mask from <em>xmm2</em> and store in reg. The upper bits of <em>r32</em> or <em>r64</em> are zeroed.</td></tr>
<tr>
<td>VEX.256.0F.WIG 50 /r VMOVMSKPS <em>reg, ymm2</em></td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Extract 8-bit sign mask from ymm2 and store in reg. The upper bits of <em>r32</em> or <em>r64</em> are zeroed.</td></tr></tbody></table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<sup>1</sup><a class="anchor" href="MOVMSKPS.html#instruction-operand-encoding">
			&para;
		</a></h2>
<blockquote>
<p>1. ModRM.MOD = 011B required</p></blockquote>
<table>
<tbody><tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr></tbody></table>
<h2 id="description">Description<a class="anchor" href="MOVMSKPS.html#description">
			&para;
		</a></h2>
<p>Extracts the sign bits from the packed single-precision floating-point values in the source operand (second operand), formats them into a 4- or 8-bit mask, and stores the mask in the destination operand (first operand). The source operand is an XMM or YMM register, and the destination operand is a general-purpose register. The mask is stored in the 4 or 8 low-order bits of the destination operand. The upper bits of the destination operand beyond the mask are filled with zeros.</p>
<p>In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. The default operand size is 64-bit in 64-bit mode.</p>
<p>128-bit versions: The source operand is a YMM register. The destination operand is a general purpose register.</p>
<p>VEX.256 encoded version: The source operand is a YMM register. The destination operand is a general purpose register.</p>
<p>Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.</p>
<h2 id="operation">Operation<a class="anchor" href="MOVMSKPS.html#operation">
			&para;
		</a></h2>
<pre>DEST[0] &larr; SRC[31];
DEST[1] &larr; SRC[63];
DEST[2] &larr; SRC[95];
DEST[3] &larr; SRC[127];
IF DEST = r32
    THEN DEST[31:4] &larr; ZeroExtend;
    ELSE DEST[63:4] &larr; ZeroExtend;
FI;
</pre>
<h3 id="-v-movmskps--128-bit-version-">(V)MOVMSKPS (128-bit version)<a class="anchor" href="MOVMSKPS.html#-v-movmskps--128-bit-version-">
			&para;
		</a></h3>
<pre>DEST[0] &larr; SRC[31]
DEST[1] &larr; SRC[63]
DEST[2] &larr; SRC[95]
DEST[3] &larr; SRC[127]
IF DEST = r32
    THEN DEST[31:4]&larr;0;
    ELSE DEST[63:4]&larr;0;
FI
</pre>
<h3 id="vmovmskps--vex-256-encoded-version-">VMOVMSKPS (VEX.256 encoded version)<a class="anchor" href="MOVMSKPS.html#vmovmskps--vex-256-encoded-version-">
			&para;
		</a></h3>
<pre>DEST[0] &larr; SRC[31]
DEST[1] &larr; SRC[63]
DEST[2] &larr; SRC[95]
DEST[3] &larr; SRC[127]
DEST[4] &larr; SRC[159]
DEST[5] &larr; SRC[191]
DEST[6] &larr; SRC[223]
DEST[7] &larr; SRC[255]
IF DEST = r32
    THEN DEST[31:8]&larr;0;
    ELSE DEST[63:8]&larr;0;
FI
</pre>
<h2 id="intel-c-c++-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent<a class="anchor" href="MOVMSKPS.html#intel-c-c++-compiler-intrinsic-equivalent">
			&para;
		</a></h2>
<pre>int _mm_movemask_ps(__m128 a)
</pre>
<pre>int _mm256_movemask_ps(__m256 a)
</pre>
<h2 class="exceptions" id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions<a class="anchor" href="MOVMSKPS.html#simd-floating-point-exceptions">
			&para;
		</a></h2>
<p>None.</p>
<h2 class="exceptions" id="other-exceptions">Other Exceptions<a class="anchor" href="MOVMSKPS.html#other-exceptions">
			&para;
		</a></h2>
<p>See Exceptions Type 7; additionally</p>
<table>
<tbody><tr>
<td>#UD</td>
<td>If VEX.vvvv =Ì¸ 1111B.</td></tr></tbody></table><footer><p>
		This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
		inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
		ways. Refer to <a href="https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf">Intel&reg; 64 and IA-32 Architectures Software Developer&rsquo;s Manual</a> for anything serious.
	</p></footer>
</body></html>