# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 2
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-5.10"
module \latchn
  attribute \src "dut.sv:1.23-1.24"
  wire input 1 \d
  attribute \src "dut.sv:1.26-1.29"
  wire input 2 \clk
  attribute \src "dut.sv:1.31-1.33"
  wire input 3 \en
  attribute \src "dut.sv:1.46-1.47"
  wire output 4 \q
  attribute \src "dut.sv:2.2-4.11"
  wire $0\q
  attribute \src "dut.sv:3.8-3.11"
  wire $logic_not$dut.sv:3.8-3.11$1_Y
  attribute \src "dut.sv:3.8-3.11"
  cell $logic_not $logic_not$dut.sv:3.8-3.11$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \en
    connect \Y $logic_not$dut.sv:3.8-3.11$1_Y
  end
  attribute \src "dut.sv:2.2-4.11"
  process $proc$dut.sv:2$1
    assign $0\q \q
    attribute \src "dut.sv:3.3-4.11"
    switch $logic_not$dut.sv:3.8-3.11$1_Y
    attribute \src "dut.sv:3.3-4.11"
      case 1'1
        assign $0\q \d
    attribute \src "dut.sv:3.3-4.11"
      case 
    end
    sync always
      update \q $0\q
  end
end
