

================================================================
== Vitis HLS Report for 'acd_inversion_Pipeline_inv_d_loop'
================================================================
* Date:           Sun Nov 23 17:36:24 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        OMP_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  22.00 ns|  12.725 ns|     5.94 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.308 us|  0.308 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- inv_d_loop  |       12|       12|         6|          1|          1|     8|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      26|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        0|      43|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      36|    -|
|Register         |        -|     -|      403|      64|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|      403|     169|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1968|  1968|  1045440|  522720|  128|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+----------------+---------+----+---+----+-----+
    |       Instance       |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+----------------+---------+----+---+----+-----+
    |mux_8_3_32_1_1_U1116  |mux_8_3_32_1_1  |        0|   0|  0|  43|    0|
    +----------------------+----------------+---------+----+---+----+-----+
    |Total                 |                |        0|   0|  0|  43|    0|
    +----------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln143_fu_235_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln143_fu_229_p2  |      icmp|   0|  0|  12|           4|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|           9|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_8_fu_76                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |D_inv_1_fu_84                     |  32|   0|   32|          0|
    |D_inv_2_fu_88                     |  32|   0|   32|          0|
    |D_inv_3_fu_92                     |  32|   0|   32|          0|
    |D_inv_4_fu_96                     |  32|   0|   32|          0|
    |D_inv_5_fu_100                    |  32|   0|   32|          0|
    |D_inv_6_fu_104                    |  32|   0|   32|          0|
    |D_inv_7_fu_108                    |  32|   0|   32|          0|
    |D_inv_fu_80                       |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_8_fu_76                         |   4|   0|    4|          0|
    |icmp_ln143_reg_400                |   1|   0|    1|          0|
    |trunc_ln143_reg_404               |   3|   0|    3|          0|
    |icmp_ln143_reg_400                |  64|  32|    1|          0|
    |trunc_ln143_reg_404               |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 403|  64|  279|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  acd_inversion_Pipeline_inv_d_loop|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  acd_inversion_Pipeline_inv_d_loop|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  acd_inversion_Pipeline_inv_d_loop|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  acd_inversion_Pipeline_inv_d_loop|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  acd_inversion_Pipeline_inv_d_loop|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  acd_inversion_Pipeline_inv_d_loop|  return value|
|grp_fu_3300_p_din0   |  out|   32|  ap_ctrl_hs|  acd_inversion_Pipeline_inv_d_loop|  return value|
|grp_fu_3300_p_din1   |  out|   32|  ap_ctrl_hs|  acd_inversion_Pipeline_inv_d_loop|  return value|
|grp_fu_3300_p_dout0  |   in|   32|  ap_ctrl_hs|  acd_inversion_Pipeline_inv_d_loop|  return value|
|grp_fu_3300_p_ce     |  out|    1|  ap_ctrl_hs|  acd_inversion_Pipeline_inv_d_loop|  return value|
|D                    |   in|   32|     ap_none|                                  D|        scalar|
|D_1                  |   in|   32|     ap_none|                                D_1|        scalar|
|D_2                  |   in|   32|     ap_none|                                D_2|        scalar|
|D_3                  |   in|   32|     ap_none|                                D_3|        scalar|
|D_4                  |   in|   32|     ap_none|                                D_4|        scalar|
|D_5                  |   in|   32|     ap_none|                                D_5|        scalar|
|D_6                  |   in|   32|     ap_none|                                D_6|        scalar|
|D_7                  |   in|   32|     ap_none|                                D_7|        scalar|
|D_inv_7_out          |  out|   32|      ap_vld|                        D_inv_7_out|       pointer|
|D_inv_7_out_ap_vld   |  out|    1|      ap_vld|                        D_inv_7_out|       pointer|
|D_inv_6_out          |  out|   32|      ap_vld|                        D_inv_6_out|       pointer|
|D_inv_6_out_ap_vld   |  out|    1|      ap_vld|                        D_inv_6_out|       pointer|
|D_inv_5_out          |  out|   32|      ap_vld|                        D_inv_5_out|       pointer|
|D_inv_5_out_ap_vld   |  out|    1|      ap_vld|                        D_inv_5_out|       pointer|
|D_inv_4_out          |  out|   32|      ap_vld|                        D_inv_4_out|       pointer|
|D_inv_4_out_ap_vld   |  out|    1|      ap_vld|                        D_inv_4_out|       pointer|
|D_inv_3_out          |  out|   32|      ap_vld|                        D_inv_3_out|       pointer|
|D_inv_3_out_ap_vld   |  out|    1|      ap_vld|                        D_inv_3_out|       pointer|
|D_inv_2_out          |  out|   32|      ap_vld|                        D_inv_2_out|       pointer|
|D_inv_2_out_ap_vld   |  out|    1|      ap_vld|                        D_inv_2_out|       pointer|
|D_inv_1_out          |  out|   32|      ap_vld|                        D_inv_1_out|       pointer|
|D_inv_1_out_ap_vld   |  out|    1|      ap_vld|                        D_inv_1_out|       pointer|
|D_inv_out            |  out|   32|      ap_vld|                          D_inv_out|       pointer|
|D_inv_out_ap_vld     |  out|    1|      ap_vld|                          D_inv_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 12.7>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1"   --->   Operation 9 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%D_inv = alloca i32 1"   --->   Operation 10 'alloca' 'D_inv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%D_inv_1 = alloca i32 1"   --->   Operation 11 'alloca' 'D_inv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%D_inv_2 = alloca i32 1"   --->   Operation 12 'alloca' 'D_inv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%D_inv_3 = alloca i32 1"   --->   Operation 13 'alloca' 'D_inv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%D_inv_4 = alloca i32 1"   --->   Operation 14 'alloca' 'D_inv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%D_inv_5 = alloca i32 1"   --->   Operation 15 'alloca' 'D_inv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%D_inv_6 = alloca i32 1"   --->   Operation 16 'alloca' 'D_inv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%D_inv_7 = alloca i32 1"   --->   Operation 17 'alloca' 'D_inv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%D_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_7"   --->   Operation 18 'read' 'D_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%D_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_6"   --->   Operation 19 'read' 'D_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%D_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_5"   --->   Operation 20 'read' 'D_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%D_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_4"   --->   Operation 21 'read' 'D_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%D_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_3"   --->   Operation 22 'read' 'D_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%D_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_2"   --->   Operation 23 'read' 'D_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%D_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D_1"   --->   Operation 24 'read' 'D_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%D_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %D"   --->   Operation 25 'read' 'D_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i_8"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc108"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = load i4 %i_8" [src_omp.cpp:143]   --->   Operation 28 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln143 = icmp_eq  i4 %i, i4 8" [src_omp.cpp:143]   --->   Operation 29 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%add_ln143 = add i4 %i, i4 1" [src_omp.cpp:143]   --->   Operation 30 'add' 'add_ln143' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %for.inc108.split, void %VITIS_LOOP_149_5.preheader.exitStub" [src_omp.cpp:143]   --->   Operation 31 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i4 %i" [src_omp.cpp:143]   --->   Operation 32 'trunc' 'trunc_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.72ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %D_read, i32 %D_1_read, i32 %D_2_read, i32 %D_3_read, i32 %D_4_read, i32 %D_5_read, i32 %D_6_read, i32 %D_7_read, i3 %trunc_ln143" [src_omp.cpp:145]   --->   Operation 33 'mux' 'tmp_s' <Predicate = (!icmp_ln143)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.77ns)   --->   Input mux for Operation 34 '%D_inv_8 = fdiv i32 1, i32 %tmp_s'
ST_1 : Operation 34 [6/6] (11.2ns)   --->   "%D_inv_8 = fdiv i32 1, i32 %tmp_s" [src_omp.cpp:145]   --->   Operation 34 'fdiv' 'D_inv_8' <Predicate = (!icmp_ln143)> <Delay = 11.2> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.73ns)   --->   "%switch_ln145 = switch i3 %trunc_ln143, void %arrayidx107.case.7, i3 0, void %for.inc108.split.arrayidx107.exit_crit_edge9, i3 1, void %arrayidx107.case.1, i3 2, void %arrayidx107.case.2, i3 3, void %arrayidx107.case.3, i3 4, void %arrayidx107.case.4, i3 5, void %arrayidx107.case.5, i3 6, void %for.inc108.split.arrayidx107.exit_crit_edge" [src_omp.cpp:145]   --->   Operation 35 'switch' 'switch_ln145' <Predicate = (!icmp_ln143)> <Delay = 0.73>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln143 = store i4 %add_ln143, i4 %i_8" [src_omp.cpp:143]   --->   Operation 36 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln143 = br void %for.inc108" [src_omp.cpp:143]   --->   Operation 37 'br' 'br_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 12.0>
ST_2 : Operation 38 [5/6] (12.0ns)   --->   "%D_inv_8 = fdiv i32 1, i32 %tmp_s" [src_omp.cpp:145]   --->   Operation 38 'fdiv' 'D_inv_8' <Predicate = true> <Delay = 12.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.0>
ST_3 : Operation 39 [4/6] (12.0ns)   --->   "%D_inv_8 = fdiv i32 1, i32 %tmp_s" [src_omp.cpp:145]   --->   Operation 39 'fdiv' 'D_inv_8' <Predicate = true> <Delay = 12.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.0>
ST_4 : Operation 40 [3/6] (12.0ns)   --->   "%D_inv_8 = fdiv i32 1, i32 %tmp_s" [src_omp.cpp:145]   --->   Operation 40 'fdiv' 'D_inv_8' <Predicate = true> <Delay = 12.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.0>
ST_5 : Operation 41 [2/6] (12.0ns)   --->   "%D_inv_8 = fdiv i32 1, i32 %tmp_s" [src_omp.cpp:145]   --->   Operation 41 'fdiv' 'D_inv_8' <Predicate = true> <Delay = 12.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%D_inv_load = load i32 %D_inv"   --->   Operation 62 'load' 'D_inv_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%D_inv_1_load = load i32 %D_inv_1"   --->   Operation 63 'load' 'D_inv_1_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%D_inv_2_load = load i32 %D_inv_2"   --->   Operation 64 'load' 'D_inv_2_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%D_inv_3_load = load i32 %D_inv_3"   --->   Operation 65 'load' 'D_inv_3_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%D_inv_4_load = load i32 %D_inv_4"   --->   Operation 66 'load' 'D_inv_4_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%D_inv_5_load = load i32 %D_inv_5"   --->   Operation 67 'load' 'D_inv_5_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%D_inv_6_load = load i32 %D_inv_6"   --->   Operation 68 'load' 'D_inv_6_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%D_inv_7_load = load i32 %D_inv_7"   --->   Operation 69 'load' 'D_inv_7_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_7_out, i32 %D_inv_7_load"   --->   Operation 70 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_6_out, i32 %D_inv_6_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_5_out, i32 %D_inv_5_load"   --->   Operation 72 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_4_out, i32 %D_inv_4_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_3_out, i32 %D_inv_3_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_2_out, i32 %D_inv_2_load"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_1_out, i32 %D_inv_1_load"   --->   Operation 76 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %D_inv_out, i32 %D_inv_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 12.0>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln144 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [src_omp.cpp:144]   --->   Operation 42 'specpipeline' 'specpipeline_ln144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src_omp.cpp:107]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src_omp.cpp:143]   --->   Operation 44 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/6] (12.0ns)   --->   "%D_inv_8 = fdiv i32 1, i32 %tmp_s" [src_omp.cpp:145]   --->   Operation 45 'fdiv' 'D_inv_8' <Predicate = true> <Delay = 12.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv_6" [src_omp.cpp:145]   --->   Operation 46 'store' 'store_ln145' <Predicate = (trunc_ln143 == 6)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 47 'br' 'br_ln145' <Predicate = (trunc_ln143 == 6)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv_5" [src_omp.cpp:145]   --->   Operation 48 'store' 'store_ln145' <Predicate = (trunc_ln143 == 5)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 49 'br' 'br_ln145' <Predicate = (trunc_ln143 == 5)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv_4" [src_omp.cpp:145]   --->   Operation 50 'store' 'store_ln145' <Predicate = (trunc_ln143 == 4)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 51 'br' 'br_ln145' <Predicate = (trunc_ln143 == 4)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv_3" [src_omp.cpp:145]   --->   Operation 52 'store' 'store_ln145' <Predicate = (trunc_ln143 == 3)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 53 'br' 'br_ln145' <Predicate = (trunc_ln143 == 3)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv_2" [src_omp.cpp:145]   --->   Operation 54 'store' 'store_ln145' <Predicate = (trunc_ln143 == 2)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 55 'br' 'br_ln145' <Predicate = (trunc_ln143 == 2)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv_1" [src_omp.cpp:145]   --->   Operation 56 'store' 'store_ln145' <Predicate = (trunc_ln143 == 1)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 57 'br' 'br_ln145' <Predicate = (trunc_ln143 == 1)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv" [src_omp.cpp:145]   --->   Operation 58 'store' 'store_ln145' <Predicate = (trunc_ln143 == 0)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 59 'br' 'br_ln145' <Predicate = (trunc_ln143 == 0)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %D_inv_8, i32 %D_inv_7" [src_omp.cpp:145]   --->   Operation 60 'store' 'store_ln145' <Predicate = (trunc_ln143 == 7)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx107.exit" [src_omp.cpp:145]   --->   Operation 61 'br' 'br_ln145' <Predicate = (trunc_ln143 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ D]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D_inv_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ D_inv_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ D_inv_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ D_inv_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ D_inv_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ D_inv_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ D_inv_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ D_inv_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_8                     (alloca           ) [ 0100000]
D_inv                   (alloca           ) [ 0111111]
D_inv_1                 (alloca           ) [ 0111111]
D_inv_2                 (alloca           ) [ 0111111]
D_inv_3                 (alloca           ) [ 0111111]
D_inv_4                 (alloca           ) [ 0111111]
D_inv_5                 (alloca           ) [ 0111111]
D_inv_6                 (alloca           ) [ 0111111]
D_inv_7                 (alloca           ) [ 0111111]
D_7_read                (read             ) [ 0000000]
D_6_read                (read             ) [ 0000000]
D_5_read                (read             ) [ 0000000]
D_4_read                (read             ) [ 0000000]
D_3_read                (read             ) [ 0000000]
D_2_read                (read             ) [ 0000000]
D_1_read                (read             ) [ 0000000]
D_read                  (read             ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
i                       (load             ) [ 0000000]
icmp_ln143              (icmp             ) [ 0111110]
add_ln143               (add              ) [ 0000000]
br_ln143                (br               ) [ 0000000]
trunc_ln143             (trunc            ) [ 0111111]
tmp_s                   (mux              ) [ 0111111]
switch_ln145            (switch           ) [ 0000000]
store_ln143             (store            ) [ 0000000]
br_ln143                (br               ) [ 0000000]
specpipeline_ln144      (specpipeline     ) [ 0000000]
speclooptripcount_ln107 (speclooptripcount) [ 0000000]
specloopname_ln143      (specloopname     ) [ 0000000]
D_inv_8                 (fdiv             ) [ 0000000]
store_ln145             (store            ) [ 0000000]
br_ln145                (br               ) [ 0000000]
store_ln145             (store            ) [ 0000000]
br_ln145                (br               ) [ 0000000]
store_ln145             (store            ) [ 0000000]
br_ln145                (br               ) [ 0000000]
store_ln145             (store            ) [ 0000000]
br_ln145                (br               ) [ 0000000]
store_ln145             (store            ) [ 0000000]
br_ln145                (br               ) [ 0000000]
store_ln145             (store            ) [ 0000000]
br_ln145                (br               ) [ 0000000]
store_ln145             (store            ) [ 0000000]
br_ln145                (br               ) [ 0000000]
store_ln145             (store            ) [ 0000000]
br_ln145                (br               ) [ 0000000]
D_inv_load              (load             ) [ 0000000]
D_inv_1_load            (load             ) [ 0000000]
D_inv_2_load            (load             ) [ 0000000]
D_inv_3_load            (load             ) [ 0000000]
D_inv_4_load            (load             ) [ 0000000]
D_inv_5_load            (load             ) [ 0000000]
D_inv_6_load            (load             ) [ 0000000]
D_inv_7_load            (load             ) [ 0000000]
write_ln0               (write            ) [ 0000000]
write_ln0               (write            ) [ 0000000]
write_ln0               (write            ) [ 0000000]
write_ln0               (write            ) [ 0000000]
write_ln0               (write            ) [ 0000000]
write_ln0               (write            ) [ 0000000]
write_ln0               (write            ) [ 0000000]
write_ln0               (write            ) [ 0000000]
ret_ln0                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="D">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="D_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="D_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="D_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="D_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="D_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="D_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="D_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="D_inv_7_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_inv_7_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="D_inv_6_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_inv_6_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="D_inv_5_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_inv_5_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="D_inv_4_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_inv_4_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="D_inv_3_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_inv_3_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="D_inv_2_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_inv_2_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="D_inv_1_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_inv_1_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="D_inv_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_inv_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8f32.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_8_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="D_inv_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_inv/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="D_inv_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_inv_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="D_inv_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_inv_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="D_inv_3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_inv_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="D_inv_4_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_inv_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="D_inv_5_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_inv_5/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="D_inv_6_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_inv_6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="D_inv_7_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_inv_7/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="D_7_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_7_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="D_6_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_6_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="D_5_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_5_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="D_4_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_4_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="D_3_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_3_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="D_2_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_2_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="D_1_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_1_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="D_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln0_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln0_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln0_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="write_ln0_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln0_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="write_ln0_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln0_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="write_ln0_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="D_inv_8/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln0_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="i_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln143_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln143_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln143_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln143/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="32" slack="0"/>
<pin id="249" dir="0" index="3" bw="32" slack="0"/>
<pin id="250" dir="0" index="4" bw="32" slack="0"/>
<pin id="251" dir="0" index="5" bw="32" slack="0"/>
<pin id="252" dir="0" index="6" bw="32" slack="0"/>
<pin id="253" dir="0" index="7" bw="32" slack="0"/>
<pin id="254" dir="0" index="8" bw="32" slack="0"/>
<pin id="255" dir="0" index="9" bw="3" slack="0"/>
<pin id="256" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln143_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln145_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="5"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln145_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="5"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln145_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="5"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln145_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="5"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln145_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="5"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln145_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="5"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln145_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="5"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln145_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="5"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="D_inv_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="4"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_inv_load/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="D_inv_1_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="4"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_inv_1_load/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="D_inv_2_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="4"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_inv_2_load/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="D_inv_3_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="4"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_inv_3_load/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="D_inv_4_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="4"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_inv_4_load/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="D_inv_5_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="4"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_inv_5_load/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="D_inv_6_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="4"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_inv_6_load/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="D_inv_7_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="4"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_inv_7_load/5 "/>
</bind>
</comp>

<comp id="345" class="1005" name="i_8_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="352" class="1005" name="D_inv_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="4"/>
<pin id="354" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="D_inv "/>
</bind>
</comp>

<comp id="358" class="1005" name="D_inv_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="4"/>
<pin id="360" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="D_inv_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="D_inv_2_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="4"/>
<pin id="366" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="D_inv_2 "/>
</bind>
</comp>

<comp id="370" class="1005" name="D_inv_3_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="4"/>
<pin id="372" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="D_inv_3 "/>
</bind>
</comp>

<comp id="376" class="1005" name="D_inv_4_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="4"/>
<pin id="378" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="D_inv_4 "/>
</bind>
</comp>

<comp id="382" class="1005" name="D_inv_5_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="4"/>
<pin id="384" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="D_inv_5 "/>
</bind>
</comp>

<comp id="388" class="1005" name="D_inv_6_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="4"/>
<pin id="390" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="D_inv_6 "/>
</bind>
</comp>

<comp id="394" class="1005" name="D_inv_7_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="4"/>
<pin id="396" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="D_inv_7 "/>
</bind>
</comp>

<comp id="400" class="1005" name="icmp_ln143_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="4"/>
<pin id="402" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln143 "/>
</bind>
</comp>

<comp id="404" class="1005" name="trunc_ln143_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="5"/>
<pin id="406" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln143 "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_s_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="74" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="74" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="74" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="74" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="74" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="74" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="74" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="74" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="226" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="226" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="258"><net_src comp="154" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="259"><net_src comp="148" pin="2"/><net_sink comp="245" pin=2"/></net>

<net id="260"><net_src comp="142" pin="2"/><net_sink comp="245" pin=3"/></net>

<net id="261"><net_src comp="136" pin="2"/><net_sink comp="245" pin=4"/></net>

<net id="262"><net_src comp="130" pin="2"/><net_sink comp="245" pin=5"/></net>

<net id="263"><net_src comp="124" pin="2"/><net_sink comp="245" pin=6"/></net>

<net id="264"><net_src comp="118" pin="2"/><net_sink comp="245" pin=7"/></net>

<net id="265"><net_src comp="112" pin="2"/><net_sink comp="245" pin=8"/></net>

<net id="266"><net_src comp="241" pin="1"/><net_sink comp="245" pin=9"/></net>

<net id="267"><net_src comp="245" pin="10"/><net_sink comp="216" pin=1"/></net>

<net id="272"><net_src comp="235" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="216" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="216" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="216" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="216" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="216" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="216" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="216" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="216" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="348"><net_src comp="76" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="355"><net_src comp="80" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="361"><net_src comp="84" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="367"><net_src comp="88" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="373"><net_src comp="92" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="379"><net_src comp="96" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="385"><net_src comp="100" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="391"><net_src comp="104" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="397"><net_src comp="108" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="403"><net_src comp="229" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="241" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="245" pin="10"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="216" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: D_inv_7_out | {5 }
	Port: D_inv_6_out | {5 }
	Port: D_inv_5_out | {5 }
	Port: D_inv_4_out | {5 }
	Port: D_inv_3_out | {5 }
	Port: D_inv_2_out | {5 }
	Port: D_inv_1_out | {5 }
	Port: D_inv_out | {5 }
 - Input state : 
	Port: acd_inversion_Pipeline_inv_d_loop : D | {1 }
	Port: acd_inversion_Pipeline_inv_d_loop : D_1 | {1 }
	Port: acd_inversion_Pipeline_inv_d_loop : D_2 | {1 }
	Port: acd_inversion_Pipeline_inv_d_loop : D_3 | {1 }
	Port: acd_inversion_Pipeline_inv_d_loop : D_4 | {1 }
	Port: acd_inversion_Pipeline_inv_d_loop : D_5 | {1 }
	Port: acd_inversion_Pipeline_inv_d_loop : D_6 | {1 }
	Port: acd_inversion_Pipeline_inv_d_loop : D_7 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln143 : 2
		add_ln143 : 2
		br_ln143 : 3
		trunc_ln143 : 2
		tmp_s : 3
		D_inv_8 : 4
		switch_ln145 : 3
		store_ln143 : 3
	State 2
	State 3
	State 4
	State 5
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 6
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    mux   |      tmp_s_fu_245      |    0    |    43   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln143_fu_229   |    0    |    12   |
|----------|------------------------|---------|---------|
|    add   |    add_ln143_fu_235    |    0    |    12   |
|----------|------------------------|---------|---------|
|          |  D_7_read_read_fu_112  |    0    |    0    |
|          |  D_6_read_read_fu_118  |    0    |    0    |
|          |  D_5_read_read_fu_124  |    0    |    0    |
|   read   |  D_4_read_read_fu_130  |    0    |    0    |
|          |  D_3_read_read_fu_136  |    0    |    0    |
|          |  D_2_read_read_fu_142  |    0    |    0    |
|          |  D_1_read_read_fu_148  |    0    |    0    |
|          |   D_read_read_fu_154   |    0    |    0    |
|----------|------------------------|---------|---------|
|          | write_ln0_write_fu_160 |    0    |    0    |
|          | write_ln0_write_fu_167 |    0    |    0    |
|          | write_ln0_write_fu_174 |    0    |    0    |
|   write  | write_ln0_write_fu_181 |    0    |    0    |
|          | write_ln0_write_fu_188 |    0    |    0    |
|          | write_ln0_write_fu_195 |    0    |    0    |
|          | write_ln0_write_fu_202 |    0    |    0    |
|          | write_ln0_write_fu_209 |    0    |    0    |
|----------|------------------------|---------|---------|
|   fdiv   |       grp_fu_216       |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln143_fu_241   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    67   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  D_inv_1_reg_358  |   32   |
|  D_inv_2_reg_364  |   32   |
|  D_inv_3_reg_370  |   32   |
|  D_inv_4_reg_376  |   32   |
|  D_inv_5_reg_382  |   32   |
|  D_inv_6_reg_388  |   32   |
|  D_inv_7_reg_394  |   32   |
|   D_inv_reg_352   |   32   |
|    i_8_reg_345    |    4   |
| icmp_ln143_reg_400|    1   |
|   tmp_s_reg_408   |   32   |
|trunc_ln143_reg_404|    3   |
+-------------------+--------+
|       Total       |   296  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_216 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   67   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   296  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   296  |   76   |
+-----------+--------+--------+--------+
