{"Source Block": ["hdl/library/common/ad_mux.v@65:75@HdlStmAssign", "wire [NUM_STAGES*DW+CH_W-1:0] mux_in;\nwire [NUM_STAGES*CLOG2_CH_CNT-1:0] ch_sel_pln;\n\n\nassign mux_in[DW-1:0] = data_in;\nassign ch_sel_pln[CLOG2_CH_CNT-1:0] = ch_sel;\n\ngenvar i;\ngenvar j;\n\ngenerate\n"], "Clone Blocks": [["hdl/library/common/ad_mux.v@64:74", "\nwire [NUM_STAGES*DW+CH_W-1:0] mux_in;\nwire [NUM_STAGES*CLOG2_CH_CNT-1:0] ch_sel_pln;\n\n\nassign mux_in[DW-1:0] = data_in;\nassign ch_sel_pln[CLOG2_CH_CNT-1:0] = ch_sel;\n\ngenvar i;\ngenvar j;\n\n"]], "Diff Content": {"Delete": [[70, "assign ch_sel_pln[CLOG2_CH_CNT-1:0] = ch_sel;\n"]], "Add": [[70, "  wire [NUM_STAGES*DW+CH_W-1:0] mux_in;\n"], [70, "  wire [NUM_STAGES*CLOG2_CH_CNT-1:0] ch_sel_pln;\n"]]}}