Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: OK_SPI_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OK_SPI_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OK_SPI_top"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : OK_SPI_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM6310-LX45"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\MBImager\Documents\MBImager_ams\ISE_projects\OK_SPI\shift_out.v" into library work
Parsing module <shift_out>.
Analyzing Verilog file "C:\Users\MBImager\Documents\MBImager_ams\ISE_projects\OK_SPI\shift_in.v" into library work
Parsing module <shift_in>.
Analyzing Verilog file "C:\Program Files\Opal Kelly\FrontPanelUSB\FrontPanelHDL\XEM6310-LX45\okLibrary.v" into library work
Parsing module <okHost>.
Parsing module <okCoreHarness>.
Parsing module <okWireIn>.
Parsing module <okWireOut>.
Parsing module <okTriggerIn>.
Parsing module <okTriggerOut>.
Parsing module <okPipeIn>.
Parsing module <okPipeOut>.
Parsing module <okBTPipeIn>.
Parsing module <okBTPipeOut>.
Parsing module <okRegisterBridge>.
Parsing module <okWireOR>.
Analyzing Verilog file "C:\Users\MBImager\Documents\MBImager_ams\ISE_projects\OK_SPI\OK_SPI_top.v" into library work
Parsing module <OK_SPI_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\MBImager\Documents\MBImager_ams\ISE_projects\OK_SPI\OK_SPI_top.v" Line 108: Port okAA is not connected to this instance

Elaborating module <OK_SPI_top>.

Elaborating module <IBUFGDS>.

Elaborating module <shift_in>.
WARNING:HDLCompiler:413 - "C:\Users\MBImager\Documents\MBImager_ams\ISE_projects\OK_SPI\shift_in.v" Line 36: Result of 65-bit expression is truncated to fit in 64-bit target.

Elaborating module <shift_out>.

Elaborating module <okWireOR(N=4)>.
WARNING:HDLCompiler:1016 - "C:\Program Files\Opal Kelly\FrontPanelUSB\FrontPanelHDL\XEM6310-LX45\okLibrary.v" Line 39: Port CLK180 is not connected to this instance

Elaborating module <okHost>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKIN_PERIOD=9.92,CLKOUT_PHASE_SHIFT="FIXED",PHASE_SHIFT="-24",CLK_FEEDBACK="1X",DESKEW_ADJUST="SOURCE_SYNCHRONOUS",STARTUP_WAIT="FALSE")>.

Elaborating module <BUFG>.

Elaborating module <IOBUF>.

Elaborating module <FDRE>.

Elaborating module <okCoreHarness>.

Elaborating module <okWireIn>.

Elaborating module <okWireOut>.
WARNING:HDLCompiler:189 - "C:\Users\MBImager\Documents\MBImager_ams\ISE_projects\OK_SPI\OK_SPI_top.v" Line 121: Size mismatch in connection of port <ep_datain>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:\Users\MBImager\Documents\MBImager_ams\ISE_projects\OK_SPI\OK_SPI_top.v" Line 122: Size mismatch in connection of port <ep_datain>. Formal port size is 32-bit while actual signal size is 64-bit.

Elaborating module <okTriggerIn>.
WARNING:HDLCompiler:189 - "C:\Users\MBImager\Documents\MBImager_ams\ISE_projects\OK_SPI\OK_SPI_top.v" Line 124: Size mismatch in connection of port <ep_trigger>. Formal port size is 32-bit while actual signal size is 16-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <OK_SPI_top>.
    Related source file is "C:\Users\MBImager\Documents\MBImager_ams\ISE_projects\OK_SPI\OK_SPI_top.v".
INFO:Xst:3210 - "C:\Users\MBImager\Documents\MBImager_ams\ISE_projects\OK_SPI\OK_SPI_top.v" line 108: Output port <okClk> of the instance <host> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <spi_c>.
    Found 1-bit register for signal <spi_s>.
    Found 32-bit register for signal <cntr>.
    Found 1-bit register for signal <en>.
    Found 32-bit register for signal <slow_clk_cntr>.
    Found 32-bit subtractor for signal <slow_clk_cntr[31]_GND_1_o_sub_4_OUT> created at line 87.
    Found 32-bit subtractor for signal <cntr[31]_GND_1_o_sub_9_OUT> created at line 99.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <OK_SPI_top> synthesized.

Synthesizing Unit <shift_in>.
    Related source file is "C:\Users\MBImager\Documents\MBImager_ams\ISE_projects\OK_SPI\shift_in.v".
    Found 64-bit register for signal <contents>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <shift_in> synthesized.

Synthesizing Unit <shift_out>.
    Related source file is "C:\Users\MBImager\Documents\MBImager_ams\ISE_projects\OK_SPI\shift_out.v".
    Found 64-bit register for signal <contents>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <shift_out> synthesized.

Synthesizing Unit <okWireOR>.
    Related source file is "C:\Program Files\Opal Kelly\FrontPanelUSB\FrontPanelHDL\XEM6310-LX45\okLibrary.v".
        N = 4
    Summary:
	no macro.
Unit <okWireOR> synthesized.

Synthesizing Unit <okHost>.
    Related source file is "C:\Program Files\Opal Kelly\FrontPanelUSB\FrontPanelHDL\XEM6310-LX45\okLibrary.v".
    Set property "IOB = TRUE" for instance <iob_regs[0].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[0].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[0].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[1].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[1].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[1].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[2].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[2].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[2].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[3].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[3].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[3].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[4].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[4].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[4].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[5].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[5].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[5].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[6].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[6].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[6].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[7].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[7].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[7].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[8].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[8].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[8].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[9].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[9].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[9].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[10].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[10].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[10].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[11].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[11].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[11].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[12].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[12].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[12].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[13].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[13].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[13].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[14].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[14].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[14].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[15].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[15].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[15].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[16].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[16].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[16].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[17].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[17].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[17].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[18].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[18].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[18].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[19].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[19].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[19].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[20].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[20].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[20].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[21].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[21].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[21].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[22].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[22].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[22].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[23].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[23].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[23].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[24].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[24].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[24].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[25].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[25].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[25].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[26].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[26].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[26].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[27].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[27].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[27].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[28].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[28].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[28].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[29].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[29].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[29].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[30].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[30].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[30].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[31].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[31].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[31].regvalid>.
    Set property "IOB = TRUE" for instance <regctrlout0>.
    Set property "IOB = TRUE" for instance <regctrlout1>.
    Set property "IOB = TRUE" for instance <regctrlout2>.
    Set property "IOB = TRUE" for instance <regctrlin0a>.
    Set property "IOB = TRUE" for instance <regctrlin1a>.
    Set property "IOB = TRUE" for instance <regctrlin2a>.
    Set property "IOB = TRUE" for instance <regctrlin3a>.
    Summary:
	no macro.
Unit <okHost> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit subtractor                                     : 2
# Registers                                            : 7
 1-bit register                                        : 3
 32-bit register                                       : 2
 64-bit register                                       : 2
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 2
 64-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM6310-LX45/okWireIn.ngc>.
Reading core <../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM6310-LX45/okWireOut.ngc>.
Reading core <../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM6310-LX45/okTriggerIn.ngc>.
Reading core <../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM6310-LX45/okCoreHarness.ngc>.
Reading core <../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM6310-LX45/TFIFO64x8a_64x8b.ngc>.
Loading core <okWireIn> for timing and area information for instance <data_in>.
Loading core <okWireIn> for timing and area information for instance <data_in2>.
Loading core <okWireIn> for timing and area information for instance <control_in>.
Loading core <okWireIn> for timing and area information for instance <clk_control>.
Loading core <okWireOut> for timing and area information for instance <data_out>.
Loading core <okWireOut> for timing and area information for instance <data_out2>.
Loading core <okWireOut> for timing and area information for instance <debug>.
Loading core <okWireOut> for timing and area information for instance <shift_debug>.
Loading core <okTriggerIn> for timing and area information for instance <start>.
Loading core <TFIFO64x8a_64x8b> for timing and area information for instance <core0/a0/cb0>.
Loading core <okCoreHarness> for timing and area information for instance <core0>.

Synthesizing (advanced) Unit <OK_SPI_top>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
The following registers are absorbed into counter <slow_clk_cntr>: 1 register on signal <slow_clk_cntr>.
Unit <OK_SPI_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit down counter                                   : 2
# Registers                                            : 234
 Flip-Flops                                            : 234
# Multiplexers                                         : 64
 1-bit 2-to-1 multiplexer                              : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shift_in> ...

Optimizing unit <OK_SPI_top> ...

Optimizing unit <okHost> ...

Optimizing unit <shift_out> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OK_SPI_top, actual ratio is 4.
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <host/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <host/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 298
 Flip-Flops                                            : 298

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : OK_SPI_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1933
#      GND                         : 7
#      INV                         : 74
#      LUT1                        : 102
#      LUT2                        : 264
#      LUT3                        : 161
#      LUT4                        : 208
#      LUT5                        : 142
#      LUT6                        : 474
#      LUT6_2                      : 50
#      MUXCY                       : 224
#      MUXF7                       : 2
#      VCC                         : 2
#      XORCY                       : 223
# FlipFlops/Latches                : 1578
#      FD                          : 167
#      FDC                         : 191
#      FDCE                        : 157
#      FDE                         : 374
#      FDP                         : 33
#      FDPE                        : 8
#      FDR                         : 33
#      FDRE                        : 613
#      FDSE                        : 2
# RAMS                             : 18
#      RAM128X1S                   : 8
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAM64X1D                    : 2
#      RAMB16BWER                  : 2
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 56
#      IBUF                        : 5
#      IBUFG                       : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 33
#      OBUF                        : 16
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      DNA_PORT                    : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1475  out of  54576     2%  
 Number of Slice LUTs:                 1520  out of  27288     5%  
    Number used as Logic:              1475  out of  27288     5%  
    Number used as Memory:               45  out of   6408     0%  
       Number used as RAM:               44
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2250
   Number with an unused Flip Flop:     775  out of   2250    34%  
   Number with an unused LUT:           730  out of   2250    32%  
   Number of fully used LUT-FF pairs:   745  out of   2250    33%  
   Number of unique control sets:        59

IO Utilization: 
 Number of IOs:                          57
 Number of bonded IOBs:                  56  out of    316    17%  
    IOB Flip Flops/Latches:             103

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    116     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                      | Load  |
-----------------------------------+------------------------------------------------------------+-------+
slow_clk                           | BUFG                                                       | 258   |
sys_clkp                           | IBUFGDS+BUFG                                               | 33    |
okUH<0>                            | DCM_SP:CLK0                                                | 1306  |
host/core0/okHE<41>                | NONE(host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom)| 1     |
-----------------------------------+------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.960ns (Maximum Frequency: 100.402MHz)
   Minimum input arrival time before clock: 2.127ns
   Maximum output required time after clock: 4.240ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'slow_clk'
  Clock period: 9.960ns (frequency: 100.402MHz)
  Total number of paths / destination ports: 2755 / 449
-------------------------------------------------------------------------
Delay:               4.980ns (Levels of Logic = 2)
  Source:            start/ep_trigger_0 (FF)
  Destination:       out/contents_63 (FF)
  Source Clock:      slow_clk rising
  Destination Clock: slow_clk falling

  Data Path: start/ep_trigger_0 to out/contents_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            166   0.525   2.380  ep_trigger_0 (ep_trigger<0>)
     end scope: 'start:ep_trigger<0>'
     LUT2:I1->O           32   0.254   1.519  out/_n0015_inv1 (out/_n0015_inv)
     FDE:CE                    0.302          out/contents_0
    ----------------------------------------
    Total                      4.980ns (1.081ns logic, 3.899ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clkp'
  Clock period: 5.425ns (frequency: 184.340MHz)
  Total number of paths / destination ports: 1585 / 33
-------------------------------------------------------------------------
Delay:               5.425ns (Levels of Logic = 3)
  Source:            slow_clk_cntr_13 (FF)
  Destination:       slow_clk_cntr_0 (FF)
  Source Clock:      sys_clkp rising
  Destination Clock: sys_clkp rising

  Data Path: slow_clk_cntr_13 to slow_clk_cntr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  slow_clk_cntr_13 (slow_clk_cntr_13)
     LUT6:I0->O            1   0.254   1.137  slow_clk_cntr[31]_GND_1_o_equal_3_o<31>1 (slow_clk_cntr[31]_GND_1_o_equal_3_o<31>)
     LUT6:I0->O           33   0.254   1.765  slow_clk_cntr[31]_GND_1_o_equal_3_o<31>7 (slow_clk_cntr[31]_GND_1_o_equal_3_o)
     LUT3:I0->O            1   0.235   0.000  Mcount_slow_clk_cntr_eqn_311 (Mcount_slow_clk_cntr_eqn_31)
     FD:D                      0.074          slow_clk_cntr_31
    ----------------------------------------
    Total                      5.425ns (1.342ns logic, 4.083ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'okUH<0>'
  Clock period: 8.895ns (frequency: 112.422MHz)
  Total number of paths / destination ports: 28020 / 2151
-------------------------------------------------------------------------
Delay:               8.895ns (Levels of Logic = 8)
  Source:            host/core0/core0/ti_addr_1 (FF)
  Destination:       host/core0/core0/hi_dataout_31 (FF)
  Source Clock:      okUH<0> rising +-24
  Destination Clock: okUH<0> rising +-24

  Data Path: host/core0/core0/ti_addr_1 to host/core0/core0/hi_dataout_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.525   1.585  core0/ti_addr_1 (okHE<33>)
     end scope: 'host/core0:okHE<33>'
     begin scope: 'data_out2:okHE<33>'
     LUT6:I1->O            1   0.254   1.137  ti_addr[7]_ep_addr[7]_equal_5_o81 (ti_addr[7]_ep_addr[7]_equal_5_o8)
     LUT6:I0->O           32   0.254   1.628  ti_addr[7]_ep_addr[7]_equal_5_o83 (ti_addr[7]_ep_addr[7]_equal_5_o)
     LUT2:I0->O            1   0.250   0.958  Mmux_okEH<31:0>321 (okEH<9>)
     end scope: 'data_out2:okEH<9>'
     LUT4:I0->O            1   0.254   0.790  wireOR/okEH<74>1 (okEH<9>)
     begin scope: 'host/core0:okEH<9>'
     LUT4:I2->O            1   0.250   0.682  core0/state[5]_hi_dataout[31]_select_144_OUT<9>_SW0 (N72)
     LUT6:I5->O            1   0.254   0.000  core0/state[5]_hi_dataout[31]_select_144_OUT<9> (core0/state[5]_hi_dataout[31]_select_144_OUT<9>)
     FDE:D                     0.074          core0/hi_dataout_9
    ----------------------------------------
    Total                      8.895ns (2.115ns logic, 6.780ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'host/core0/okHE<41>'
  Clock period: 3.081ns (frequency: 324.570MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.081ns (Levels of Logic = 0)
  Source:            host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Source Clock:      host/core0/okHE<41> rising
  Destination Clock: host/core0/okHE<41> rising

  Data Path: host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB15    1   2.100   0.681  core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (core0/a0/pm0/n0016<15>)
     RAMB16BWER:DIB15          0.300          core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    ----------------------------------------
    Total                      3.081ns (2.400ns logic, 0.681ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'okUH<0>'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              2.127ns (Levels of Logic = 2)
  Source:            spi_dq1 (PAD)
  Destination:       debug/wirehold_4 (FF)
  Destination Clock: okUH<0> rising +-24

  Data Path: spi_dq1 to debug/wirehold_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  spi_dq1_IBUF (spi_dq1_IBUF)
     begin scope: 'debug:ep_datain<4>'
     FDRE:D                    0.074          wirehold_4
    ----------------------------------------
    Total                      2.127ns (1.402ns logic, 0.725ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'slow_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.127ns (Levels of Logic = 1)
  Source:            spi_dq1 (PAD)
  Destination:       in/contents_0 (FF)
  Destination Clock: slow_clk rising

  Data Path: spi_dq1 to in/contents_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  spi_dq1_IBUF (spi_dq1_IBUF)
     FDRE:D                    0.074          in/contents_0
    ----------------------------------------
    Total                      2.127ns (1.402ns logic, 0.725ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'okUH<0>'
  Total number of paths / destination ports: 78 / 46
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 2)
  Source:            data_in2/ep_dataout_31 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      okUH<0> rising +-24

  Data Path: data_in2/ep_dataout_31 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   0.725  ep_dataout_31 (ep_dataout<31>)
     end scope: 'data_in2:ep_dataout<31>'
     OBUF:I->O                 2.912          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slow_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.240ns (Levels of Logic = 1)
  Source:            ss_i (FF)
  Destination:       spi_s (PAD)
  Source Clock:      slow_clk rising

  Data Path: ss_i to spi_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   0.803  ss_i (ss_i)
     OBUF:I->O                 2.912          spi_s_OBUF (spi_s)
    ----------------------------------------
    Total                      4.240ns (3.437ns logic, 0.803ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clkp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            slow_clk (FF)
  Destination:       spi_c (PAD)
  Source Clock:      sys_clkp rising

  Data Path: slow_clk to spi_c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  slow_clk (slow_clk)
     OBUF:I->O                 2.912          spi_c_OBUF (spi_c)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock host/core0/okHE<41>
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
host/core0/okHE<41>|    3.081|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock okUH<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |    8.895|         |         |         |
slow_clk       |    2.559|    1.324|         |         |
sys_clkp       |    1.364|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock slow_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |    2.654|         |    1.683|         |
slow_clk       |    6.167|         |    4.980|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |    1.639|         |         |         |
sys_clkp       |    5.425|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.66 secs
 
--> 

Total memory usage is 255972 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :   16 (   0 filtered)

