# simpleRISC_processor

This code featured implementation of simple RISC processor with verilog HDL. The testbench has not been created.
