
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.379391                       # Number of seconds simulated
sim_ticks                                379391190750                       # Number of ticks simulated
final_tick                               437218964500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71922                       # Simulator instruction rate (inst/s)
host_op_rate                                   142375                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11375596                       # Simulator tick rate (ticks/s)
host_mem_usage                               18149332                       # Number of bytes of host memory used
host_seconds                                 33351.33                       # Real time elapsed on the host
sim_insts                                  2398700082                       # Number of instructions simulated
sim_ops                                    4748408528                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus_10.inst       631296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_10.data     60622464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.inst       653376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.data     60690560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.inst       653184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.data     60613696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.inst       639808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.data     60642944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         245147328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_10.inst       631296                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_11.inst       653376                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_12.inst       653184                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_13.inst       639808                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      2577664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     97455104                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       97455104                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.inst         9864                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.data       947226                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.inst        10209                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.data       948290                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.inst        10206                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.data       947089                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.inst         9997                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.data       947546                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3830427                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1522736                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1522736                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus_10.inst      1663971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_10.data    159788802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.inst      1722170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.data    159968290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.inst      1721664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.data    159765692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.inst      1686407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.data    159842784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            646159779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_10.inst      1663971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_11.inst      1722170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_12.inst      1721664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_13.inst      1686407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         6794212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     256872343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           256872343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     256872343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.inst      1663971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.data    159788802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.inst      1722170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.data    159968290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.inst      1721664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.data    159765692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.inst      1686407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.data    159842784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           903032122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1522736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.inst::samples      9864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.data::samples    947102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.inst::samples     10209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.data::samples    948171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.inst::samples     10206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.data::samples    946976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.inst::samples      9997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.data::samples    947433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.032480643460                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        88169                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        88170                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            9009138                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1435276                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3830427                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1522736                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3830427                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1522736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM             245117312                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  30016                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               97451456                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              245147328                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            97455104                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                   469                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           120747                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           117837                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           119588                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           118204                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           120181                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           121104                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           116399                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           118612                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           118904                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           118933                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          118051                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          122004                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          121781                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          119675                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          120285                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          120131                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16          122779                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17          122135                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18          115546                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19          120250                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20          120941                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21          119757                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22          117446                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23          118190                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24          120538                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25          120490                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26          116851                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27          122197                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28          120856                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29          121574                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30          118719                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31          119253                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            47550                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            46059                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            46992                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            46820                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            47669                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            47530                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            47055                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            47481                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            47077                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            47212                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           47945                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           47149                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           48496                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           47237                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           48491                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           47985                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16           48320                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17           47225                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18           45909                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19           46844                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20           48682                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21           47118                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22           47906                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23           47589                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24           47431                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25           47965                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26           47699                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27           49076                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28           48935                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29           48175                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30           47241                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31           47816                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                 379391135499                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3830427                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1522736                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2538123                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 935814                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 261049                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  63819                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                  16026                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   6753                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   3662                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                   2172                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                   1242                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                    656                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                   333                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                   180                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    97                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                    24                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                 45808                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                 49247                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                 75569                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                 85457                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                 88245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                 89463                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                 90130                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                 90379                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                 90535                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                 90594                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                 90540                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                 90512                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                 90792                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                 91121                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                 92161                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                 90934                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                 89772                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                 89537                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                   923                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                   383                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                   205                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                   121                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                    81                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                    59                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                    39                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                    20                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2129965                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   160.832540                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   114.877610                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   179.393482                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127      1099352     51.61%     51.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       628252     29.50%     81.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       214535     10.07%     91.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        78110      3.67%     94.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        30541      1.43%     96.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        16177      0.76%     97.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        12249      0.58%     97.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        10577      0.50%     98.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        40172      1.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2129965                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        88170                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     43.438335                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    23.544830                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   968.216254                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095        88150     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4096-8191           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8192-12287            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12288-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::139264-143359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176128-180223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        88170                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        88169                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.269913                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.225919                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.241195                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           39173     44.43%     44.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2235      2.53%     46.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           33602     38.11%     85.08% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19           10673     12.11%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            2068      2.35%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             325      0.37%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              58      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23              22      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        88169                       # Writes before turning the bus around for reads
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.inst       631296                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.data     60614528                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.inst       653376                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.data     60682944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.inst       653184                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.data     60606464                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.inst       639808                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.data     60635712                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     97451456                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus_10.inst 1663971.160616622772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_10.data 159767884.647437602282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.inst 1722169.665321887936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.data 159948215.666364938021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.inst 1721663.591367929010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.data 159746629.541371345520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.inst 1686407.105908797355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.data 159823721.473691076040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 256862727.380024164915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.inst         9864                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.data       947226                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.inst        10209                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.data       948290                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.inst        10206                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.data       947089                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.inst         9997                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.data       947546                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1522736                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.inst    439329466                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.data  35885469080                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.inst    456723435                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.data  36009133899                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.inst    453639832                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.data  36140526983                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.inst    443764304                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.data  35860994922                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 21281375029193                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.inst     44538.67                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.data     37884.80                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.inst     44737.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.data     37972.70                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.inst     44448.35                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.data     38159.59                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.inst     44389.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.data     37846.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  13975748.28                       # Per-master write average memory access latency
system.mem_ctrls0.totQLat                 77286532041                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat           145689581921                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat               14400642080                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    20179.47                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38039.47                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      646.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      256.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   646.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   256.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.30                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.80                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.38                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     56.89                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                 2536348                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 686309                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.22                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.07                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     70872.33                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   60.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy            2766090872.160000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy           5091057626.880010                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy            2567582928                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        22939332187.210407                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy        53660008148.879921                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy        720707589.503946                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy   106238695802.879913                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy   2134626297.598529                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy    294701291.280000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          196413898393.342743                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           517.708115                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime        286343394609                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE    324474390                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF  12641200000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    785733870                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN   8894308359                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT  80082125001                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN 276663352380                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy            2783900694.960114                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy           5104596965.760081                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy            2585139120                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        22960563572.410469                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        53501756122.079796                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy        725485743.359951                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy   106451328314.879410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy   2144539387.198852                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy    180763026.480000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          196439565843.839417                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           517.775770                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime        286600279645                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE    314775250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF  12652900000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    447270500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN   8935498175                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT  79823239105                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN 277217510970                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus_10.inst       642816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_10.data     60605760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.inst       639296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.data     60689728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.inst       657856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.data     60643904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.inst       647552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.data     60653440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         245180352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_10.inst       642816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_11.inst       639296                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_12.inst       657856                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_13.inst       647552                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total      2587520                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     97444544                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       97444544                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.inst        10044                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.data       946965                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.inst         9989                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.data       948277                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.inst        10279                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.data       947561                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.inst        10118                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.data       947710                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3830943                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1522571                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1522571                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus_10.inst      1694336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_10.data    159744774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.inst      1685058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.data    159966097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.inst      1733978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.data    159845314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.inst      1706819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.data    159870449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            646246824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_10.inst      1694336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_11.inst      1685058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_12.inst      1733978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_13.inst      1706819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         6820190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     256844509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           256844509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     256844509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.inst      1694336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.data    159744774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.inst      1685058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.data    159966097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.inst      1733978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.data    159845314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.inst      1706819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.data    159870449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           903091333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1522571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.inst::samples     10044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.data::samples    946853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.inst::samples      9989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.data::samples    948165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.inst::samples     10279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.data::samples    947457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.inst::samples     10118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.data::samples    947586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.031432098540                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        88154                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        88154                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            9010928                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1434922                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3830944                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1522571                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3830944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1522571                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM             245151424                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  28992                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               97441344                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              245180416                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            97444544                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                   453                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           120795                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           117813                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           119500                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           117973                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           120004                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           120734                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           116179                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           118985                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           118866                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           119129                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          117981                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          122027                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          121894                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          119393                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          120123                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          120691                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16          122439                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17          122127                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18          115604                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19          120261                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20          121201                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21          119748                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22          117397                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23          118594                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24          120300                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25          120357                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26          116759                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27          122468                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28          120831                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29          121610                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30          119015                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31          119693                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            47561                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            46015                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            47110                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            46853                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            47696                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            47564                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            47101                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            47489                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            47093                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            47198                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           47921                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           47179                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           48593                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           47137                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           48461                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           47913                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16           48272                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17           47329                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18           45934                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19           46749                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20           48733                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21           47047                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22           47828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23           47623                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24           47429                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25           48056                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26           47734                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27           48910                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28           48915                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29           48066                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30           47198                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31           47814                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                 379391148750                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3830944                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1522571                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2537638                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 936960                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 260469                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  64074                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                  16133                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   6800                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                   3694                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                   2153                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                   1241                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                    706                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                   355                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                   171                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    76                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                    16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 45848                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 49308                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                 75401                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                 85471                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                 88355                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                 89442                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                 90088                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                 90475                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                 90533                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                 90630                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                 90510                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                 90560                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                 90707                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                 91164                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                 92175                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                 91006                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                 89795                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                 89509                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                   829                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                   306                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                   146                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                   104                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                    57                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                    37                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                    28                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2129355                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   160.890005                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   114.874518                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   179.613018                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127      1099651     51.64%     51.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       627305     29.46%     81.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       214753     10.09%     91.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        77607      3.64%     94.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        30555      1.43%     96.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        16336      0.77%     97.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        12132      0.57%     97.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        10514      0.49%     98.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        40502      1.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2129355                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        88154                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     43.452231                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    23.529938                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   940.070984                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095        88131     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4096-8191           14      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8192-12287            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16384-20479            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20480-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::118784-122879            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::135168-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::172032-176127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        88154                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        88154                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.271150                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.227198                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.240090                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           39190     44.46%     44.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2136      2.42%     46.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           33495     38.00%     84.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           10932     12.40%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1983      2.25%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             334      0.38%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              63      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              16      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        88154                       # Writes before turning the bus around for reads
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.inst       642816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.data     60598592                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.inst       639296                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.data     60682560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.inst       657856                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.data     60637248                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.inst       647552                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.data     60645504                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     97441344                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus_10.inst 1694335.597854152322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_10.data 159725880.509259045124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.inst 1685057.575364907272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.data 159947203.518457025290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.inst 1733978.057580927154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.data 159827770.065322756767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.inst 1706818.755385136697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.data 159849531.245342969894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 256836074.151782333851                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.inst        10044                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.data       946965                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.inst         9989                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.data       948278                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.inst        10279                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.data       947561                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.inst        10118                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.data       947710                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1522571                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.inst    444194913                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.data  35899954613                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.inst    450001672                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.data  36031621629                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.inst    461271493                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.data  36172793302                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.inst    458633839                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.data  35856167932                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 21334646341620                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.inst     44224.90                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.data     37910.54                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.inst     45049.72                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.data     37996.90                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.inst     44875.13                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.data     38174.63                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.inst     45328.51                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.data     37834.54                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  14012250.56                       # Per-master write average memory access latency
system.mem_ctrls1.totQLat                 77362070133                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat           145774639393                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat               14402646160                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    20196.38                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38056.38                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      646.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      256.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   646.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   256.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.31                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.80                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.38                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     57.03                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                 2536698                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 686948                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                66.22                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.12                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     70867.67                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   60.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy            2763477375.120047                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy           5090128560.960035                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy            2568063456                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        22942163038.570415                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy        53777644651.919830                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy        718896310.271944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy   106113599339.520309                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy   2174243462.398472                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy    273547997.520000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          196422454144.750275                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           517.730667                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime        286148374438                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE    320714901                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF  12642760000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    751577040                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN   9059408771                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT  80279313051                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN 276337420237                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy            2784940361.280087                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy           5106944920.320062                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy            2584147608                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        22958204529.610462                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        53641701509.760277                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy        726277870.079952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy   106503463933.441132                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy   2045298398.398832                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy    195211386.720000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          196547901249.166351                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           518.061320                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime        286359647973                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE    318254880                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF  12651600000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    484668890                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN   8522065196                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT  80061691147                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN 277352913887                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                  206                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::OFF  379391194000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250055763                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3906040                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            64.017717                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     2.496429                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data   509.503571                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.004876                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.995124                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1940464384                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1940464384                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data    161446284                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      161446284                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data     73643390                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      73643390                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus_10.data           10                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           10                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data    235089674                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       235089674                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data    235089684                       # number of overall hits
system.cpu0.dcache.overall_hits::total      235089684                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data      6043454                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6043454                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data       901781                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       901781                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus_10.data        34938                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        34938                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data      6945235                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6945235                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data      6980173                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6980173                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data 332284414000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 332284414000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data  59176473680                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  59176473680                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data 391460887680                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 391460887680                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data 391460887680                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 391460887680                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data    167489738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    167489738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data     74545171                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     74545171                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus_10.data        34948                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        34948                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data    242034909                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    242034909                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data    242069857                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    242069857                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.036083                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036083                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.012097                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.012097                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus_10.data     0.999714                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.999714                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.028695                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028695                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.028835                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028835                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data 54982.533829                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54982.533829                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data 65621.779212                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65621.779212                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 56363.951354                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56363.951354                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 56081.831737                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56081.831737                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4967965                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2314                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            48127                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   103.226152                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   154.266667                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1592350                       # number of writebacks
system.cpu0.dcache.writebacks::total          1592350                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data      2838637                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2838637                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data        31236                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        31236                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data      2869873                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2869873                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data      2869873                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2869873                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data      3204817                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3204817                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data       870545                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       870545                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus_10.data        34936                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        34936                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data      4075362                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4075362                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data      4110298                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4110298                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data 146752615000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 146752615000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data  55768593434                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  55768593434                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_10.data   4016121750                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   4016121750                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data 202521208434                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 202521208434                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data 206537330184                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 206537330184                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.019134                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.019134                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.011678                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.011678                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_10.data     0.999657                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.999657                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.016838                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016838                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.016980                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.016980                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data 45791.262028                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45791.262028                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data 64061.700928                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64061.700928                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_10.data 114956.541962                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 114956.541962                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 49694.041519                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 49694.041519                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 50248.748432                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50248.748432                       # average overall mshr miss latency
system.cpu0.dcache.replacements               3905528                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.474712                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          207607720                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          9731993                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            21.332498                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.979110                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst   505.495602                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005819                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.987296                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993115                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1376037313                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1376037313                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst    160222047                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      160222047                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst    160222047                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       160222047                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst    160222047                       # number of overall hits
system.cpu0.icache.overall_hits::total      160222047                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst     10566182                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     10566182                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst     10566182                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      10566182                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst     10566182                       # number of overall misses
system.cpu0.icache.overall_misses::total     10566182                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst  65149868652                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  65149868652                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst  65149868652                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  65149868652                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst  65149868652                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  65149868652                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst    170788229                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    170788229                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst    170788229                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    170788229                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst    170788229                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    170788229                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.061867                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.061867                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.061867                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.061867                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.061867                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.061867                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst  6165.885525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6165.885525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst  6165.885525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6165.885525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst  6165.885525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6165.885525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        59865                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3605                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    16.606103                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      9730529                       # number of writebacks
system.cpu0.icache.writebacks::total          9730529                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst       834701                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       834701                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst       834701                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       834701                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst       834701                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       834701                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst      9731481                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      9731481                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst      9731481                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      9731481                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst      9731481                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      9731481                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst  52002460421                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  52002460421                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst  52002460421                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  52002460421                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst  52002460421                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  52002460421                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.056980                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.056980                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.056980                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.056980                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.056980                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.056980                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst  5343.735493                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  5343.735493                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst  5343.735493                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  5343.735493                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst  5343.735493                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  5343.735493                       # average overall mshr miss latency
system.cpu0.icache.replacements               9730529                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          27878979                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         3256631                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            8.560681                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   185.845688                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst    15.135340                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data    11.769590                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst   752.662175                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data  3130.587207                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.045372                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.003695                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.002873                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.183755                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.764304                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          602                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3373                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       113117047                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      113117047                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1592350                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1592350                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::.writebacks      9724786                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      9724786                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus_10.data       204809                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       204809                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus_10.data        82247                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        82247                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus_10.inst      9273421                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total      9273421                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data      1175878                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1175878                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.inst      9273421                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data      1258125                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total       10531546                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.inst      9273421                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data      1258125                       # number of overall hits
system.cpu0.l2cache.overall_hits::total      10531546                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus_10.data          301                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          301                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data       585887                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       585887                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst       456519                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total       456519                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data      2061516                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      2061516                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst       456519                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data      2647403                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      3103922                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst       456519                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data      2647403                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      3103922                       # number of overall misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus_10.data       342000                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total       342000                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data  53934744500                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  53934744500                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst   9597656500                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total   9597656500                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data 142627633250                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 142627633250                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst   9597656500                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data 196562377750                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 206160034250                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst   9597656500                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data 196562377750                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 206160034250                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1592350                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1592350                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      9724786                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      9724786                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus_10.data       205110                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       205110                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data       668134                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       668134                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst      9729940                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total      9729940                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data      3237394                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      3237394                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst      9729940                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data      3905528                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     13635468                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst      9729940                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data      3905528                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     13635468                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus_10.data     0.001468                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.001468                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.876900                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.876900                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst     0.046919                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.046919                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.636783                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.636783                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst     0.046919                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.677860                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.227636                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst     0.046919                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.677860                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.227636                       # miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_10.data  1136.212625                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  1136.212625                       # average UpgradeReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 92056.564662                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 92056.564662                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 21023.564189                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 21023.564189                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 69185.799795                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 69185.799795                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 21023.564189                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 74247.244469                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 66419.205847                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 21023.564189                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 74247.244469                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 66419.205847                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1236061                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1236061                       # number of writebacks
system.cpu0.l2cache.ReadExReq_mshr_hits::.switch_cpus_10.data           39                       # number of ReadExReq MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_hits::total           39                       # number of ReadExReq MSHR hits
system.cpu0.l2cache.ReadCleanReq_mshr_hits::.switch_cpus_10.inst           29                       # number of ReadCleanReq MSHR hits
system.cpu0.l2cache.ReadCleanReq_mshr_hits::total           29                       # number of ReadCleanReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus_10.data           23                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total           23                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus_10.inst           29                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus_10.data           62                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus_10.inst           29                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus_10.data           62                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu0.l2cache.CleanEvict_mshr_misses::.writebacks        99797                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total        99797                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus_10.data          301                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          301                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data       585848                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       585848                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst       456490                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total       456490                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data      2061493                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      2061493                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst       456490                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data      2647341                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      3103831                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst       456490                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data      2647341                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      3103831                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_10.data      4549750                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      4549750                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data  52175536750                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  52175536750                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst   8226133500                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total   8226133500                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data 136442253750                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 136442253750                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst   8226133500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data 188617790500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 196843924000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst   8226133500                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data 188617790500                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 196843924000                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_10.data     0.001468                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.001468                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.876842                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.876842                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst     0.046916                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.046916                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.636775                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.636775                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.046916                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.677845                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.227629                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.046916                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.677845                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.227629                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_10.data 15115.448505                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15115.448505                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 89059.852982                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 89059.852982                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 18020.402418                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 18020.402418                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 66186.134879                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66186.134879                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 18020.402418                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 71248.014706                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 63419.665568                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 18020.402418                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 71248.014706                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 63419.665568                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              3252535                       # number of replacements
system.cpu0.tol2bus.snoop_filter.tot_requests     27478176                       # Total number of requests made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_requests     13838456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_requests        32165                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.snoop_filter.tot_snoops       260061                       # Total number of snoops made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_snoops       255709                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_snoops         4352                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu0.tol2bus.trans_dist::ReadResp     12968875                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackDirty      2828570                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackClean      9730529                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::CleanEvict      4338705                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeReq       205110                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeResp       205110                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExReq       668134                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExResp       668134                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadCleanReq      9731481                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadSharedReq      3237394                       # Transaction distribution
system.cpu0.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side     29191950                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     12126804                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count::total         41318754                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side   1245470016                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    351864192                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size::total        1597334208                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.snoops                    3263288                       # Total snoops (count)
system.cpu0.tol2bus.snoopTraffic             79216704                       # Total snoop traffic (bytes)
system.cpu0.tol2bus.snoop_fanout::samples     17103866                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::mean       0.017341                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::stdev      0.132475                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::0          16811613     98.29%     98.29% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::1            287901      1.68%     99.97% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::2              4352      0.03%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::total      17103866                       # Request fanout histogram
system.cpu0.tol2bus.reqLayer0.occupancy   12530983749                       # Layer occupancy (ticks)
system.cpu0.tol2bus.reqLayer0.utilization          3.3                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer0.occupancy   7299205611                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer0.utilization          1.9                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer1.occupancy   2982041254                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                  206                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::OFF  379391194000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          249987801                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3903566                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            64.040880                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     2.602959                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data   509.397041                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.005084                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.994916                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1939998654                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1939998654                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data    161424814                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      161424814                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     73606105                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      73606105                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus_11.data           11                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           11                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data    235030919                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       235030919                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data    235030930                       # number of overall hits
system.cpu1.dcache.overall_hits::total      235030930                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data      6050969                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6050969                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data       895114                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       895114                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus_11.data        34937                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        34937                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data      6946083                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6946083                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data      6981020                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6981020                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data 332801504750                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 332801504750                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data  59109557196                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  59109557196                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data 391911061946                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 391911061946                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data 391911061946                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 391911061946                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data    167475783                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    167475783                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     74501219                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     74501219                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus_11.data        34948                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        34948                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data    241977002                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    241977002                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data    242011950                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    242011950                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.036130                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036130                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.012015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012015                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus_11.data     0.999685                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.999685                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.028706                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028706                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.028846                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028846                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 54999.704138                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54999.704138                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data 66035.786722                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66035.786722                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 56421.880065                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56421.880065                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 56139.512843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56139.512843                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5062705                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2379                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            48487                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             28                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   104.413657                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.964286                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1592087                       # number of writebacks
system.cpu1.dcache.writebacks::total          1592087                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data      2847915                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2847915                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus_11.data        31209                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        31209                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data      2879124                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2879124                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data      2879124                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2879124                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data      3203054                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3203054                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data       863905                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       863905                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus_11.data        34936                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        34936                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data      4066959                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4066959                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data      4101895                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      4101895                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data 146695627500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 146695627500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data  55725848449                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55725848449                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_11.data   4174141750                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   4174141750                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data 202421475949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 202421475949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data 206595617699                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 206595617699                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.019125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.019125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.011596                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.011596                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_11.data     0.999657                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.999657                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.016807                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.016807                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.016949                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.016949                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 45798.674484                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45798.674484                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data 64504.602299                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64504.602299                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_11.data 119479.669968                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 119479.669968                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 49772.194888                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 49772.194888                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 50365.896177                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 50365.896177                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3903054                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          508.797734                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          207524670                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          9733903                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            21.319780                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.633660                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst   506.164074                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005144                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.988602                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993746                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1375377199                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1375377199                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst    160137087                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      160137087                       # number of ReadReq hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst    160137087                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       160137087                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst    160137087                       # number of overall hits
system.cpu1.icache.overall_hits::total      160137087                       # number of overall hits
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst     10568389                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     10568389                       # number of ReadReq misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst     10568389                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      10568389                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst     10568389                       # number of overall misses
system.cpu1.icache.overall_misses::total     10568389                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst  65001915642                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  65001915642                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst  65001915642                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  65001915642                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst  65001915642                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  65001915642                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst    170705476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    170705476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst    170705476                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    170705476                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst    170705476                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    170705476                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.061910                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.061910                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.061910                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.061910                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.061910                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.061910                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst  6150.598321                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6150.598321                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst  6150.598321                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6150.598321                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst  6150.598321                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6150.598321                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        60099                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             3439                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    17.475720                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      9732535                       # number of writebacks
system.cpu1.icache.writebacks::total          9732535                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst       834998                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       834998                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst       834998                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       834998                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst       834998                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       834998                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst      9733391                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      9733391                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst      9733391                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      9733391                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst      9733391                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      9733391                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst  51885168407                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  51885168407                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst  51885168407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  51885168407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst  51885168407                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  51885168407                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.057019                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.057019                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.057019                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.057019                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.057019                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.057019                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst  5330.636405                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  5330.636405                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst  5330.636405                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  5330.636405                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst  5330.636405                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  5330.636405                       # average overall mshr miss latency
system.cpu1.icache.replacements               9732535                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          27898336                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         3209332                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            8.692879                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   186.724205                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst    15.479256                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data    13.951377                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst   749.844086                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data  3130.001076                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.045587                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.003779                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.003406                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.183067                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.764160                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          945                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2983                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       113041764                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      113041764                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1592087                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1592087                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::.writebacks      9726722                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      9726722                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus_11.data       198893                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       198893                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data        85854                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        85854                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::.switch_cpus_11.inst      9286853                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total      9286853                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data      1188204                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1188204                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.inst      9286853                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data      1274058                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total       10560911                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.inst      9286853                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data      1274058                       # number of overall hits
system.cpu1.l2cache.overall_hits::total      10560911                       # number of overall hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus_11.data          213                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total          213                       # number of UpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data       581505                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       581505                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst       445012                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total       445012                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data      2047492                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      2047492                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst       445012                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data      2628997                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      3074009                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst       445012                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data      2628997                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      3074009                       # number of overall misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus_11.data       602750                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total       602750                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data  53904496500                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  53904496500                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst   9433612000                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total   9433612000                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data 142701741000                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 142701741000                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst   9433612000                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data 196606237500                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 206039849500                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst   9433612000                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data 196606237500                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 206039849500                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1592087                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1592087                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      9726722                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      9726722                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus_11.data       199106                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       199106                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data       667359                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       667359                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst      9731865                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total      9731865                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data      3235696                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      3235696                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst      9731865                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data      3903055                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     13634920                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst      9731865                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data      3903055                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     13634920                       # number of overall (read+write) accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus_11.data     0.001070                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.001070                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.871353                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.871353                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst     0.045727                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.045727                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.632783                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.632783                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst     0.045727                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.673574                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.225451                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst     0.045727                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.673574                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.225451                       # miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_11.data  2829.812207                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total  2829.812207                       # average UpgradeReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data 92698.251090                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 92698.251090                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 21198.556443                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 21198.556443                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 69695.872316                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 69695.872316                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 21198.556443                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 74783.743572                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 67026.430144                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 21198.556443                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 74783.743572                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 67026.430144                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1216896                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1216896                       # number of writebacks
system.cpu1.l2cache.ReadExReq_mshr_hits::.switch_cpus_11.data           36                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total           36                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadCleanReq_mshr_hits::.switch_cpus_11.inst           23                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.ReadCleanReq_mshr_hits::total           23                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus_11.data           22                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total           22                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus_11.inst           23                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus_11.data           58                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus_11.inst           23                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus_11.data           58                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu1.l2cache.CleanEvict_mshr_misses::.writebacks        96529                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total        96529                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus_11.data          213                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total          213                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data       581469                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       581469                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst       444989                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total       444989                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data      2047470                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      2047470                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst       444989                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data      2628939                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      3073928                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst       444989                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data      2628939                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      3073928                       # number of overall MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_11.data      3306000                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total      3306000                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data  52159013500                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  52159013500                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst   8097359250                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total   8097359250                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data 136558367750                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 136558367750                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst   8097359250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data 188717381250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 196814740500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst   8097359250                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data 188717381250                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 196814740500                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_11.data     0.001070                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.001070                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.871299                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.871299                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst     0.045725                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.045725                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.632776                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.632776                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.045725                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.673559                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.225445                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.045725                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.673559                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.225445                       # mshr miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_11.data 15521.126761                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15521.126761                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 89702.139753                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 89702.139753                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 18196.762729                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 18196.762729                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 66696.150737                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66696.150737                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 18196.762729                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 71784.617768                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 64027.114656                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 18196.762729                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 71784.617768                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 64027.114656                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              3205236                       # number of replacements
system.cpu1.tol2bus.snoop_filter.tot_requests     27471141                       # Total number of requests made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_requests     13833379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_requests        24276                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.snoop_filter.tot_snoops       237440                       # Total number of snoops made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_snoops       236340                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_snoops         1100                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu1.tol2bus.trans_dist::ReadResp     12969086                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackDirty      2809148                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackClean      9732535                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::CleanEvict      4308490                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeReq       199106                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeResp       199106                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExReq       667359                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExResp       667359                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadCleanReq      9733391                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadSharedReq      3235696                       # Transaction distribution
system.cpu1.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     29197791                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     12107375                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count::total         41305166                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side   1245721600                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    351689024                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size::total        1597410624                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.snoops                    3216110                       # Total snoops (count)
system.cpu1.tol2bus.snoopTraffic             77989568                       # Total snoop traffic (bytes)
system.cpu1.tol2bus.snoop_fanout::samples     17050136                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::mean       0.015415                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::stdev      0.123718                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::0          16788414     98.46%     98.46% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::1            260622      1.53%     99.99% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::2              1100      0.01%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::total      17050136                       # Request fanout histogram
system.cpu1.tol2bus.reqLayer0.occupancy   12530096499                       # Layer occupancy (ticks)
system.cpu1.tol2bus.reqLayer0.utilization          3.3                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer0.occupancy   7300568640                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer0.utilization          1.9                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer1.occupancy   2978635452                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                  206                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::OFF  379391194000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          249768017                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3900366                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            64.037072                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.526409                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus_12.data   509.473591                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.004934                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus_12.data     0.995066                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          366                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1938288734                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1938288734                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::.switch_cpus_12.data    161302137                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      161302137                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus_12.data     73507151                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      73507151                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus_12.data           10                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           10                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::.switch_cpus_12.data    234809288                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       234809288                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus_12.data    234809298                       # number of overall hits
system.cpu2.dcache.overall_hits::total      234809298                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus_12.data      6054631                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6054631                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus_12.data       899745                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       899745                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus_12.data        34936                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        34936                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::.switch_cpus_12.data      6954376                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       6954376                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.switch_cpus_12.data      6989312                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6989312                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus_12.data 334522868250                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 334522868250                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus_12.data  59387220925                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  59387220925                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::.switch_cpus_12.data 393910089175                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 393910089175                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus_12.data 393910089175                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 393910089175                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::.switch_cpus_12.data    167356768                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    167356768                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus_12.data     74406896                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     74406896                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus_12.data        34946                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        34946                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::.switch_cpus_12.data    241763664                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    241763664                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus_12.data    241798610                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    241798610                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus_12.data     0.036178                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036178                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus_12.data     0.012092                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.012092                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus_12.data     0.999714                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.999714                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus_12.data     0.028765                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.028765                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus_12.data     0.028906                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028906                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus_12.data 55250.744141                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55250.744141                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus_12.data 66004.502303                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 66004.502303                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus_12.data 56642.046558                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 56642.046558                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus_12.data 56358.921905                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 56358.921905                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5090070                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         3717                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            48064                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             33                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   105.901922                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   112.636364                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1584494                       # number of writebacks
system.cpu2.dcache.writebacks::total          1584494                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus_12.data      2854896                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2854896                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus_12.data        31055                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        31055                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::.switch_cpus_12.data      2885951                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2885951                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus_12.data      2885951                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2885951                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus_12.data      3199735                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3199735                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus_12.data       868690                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       868690                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus_12.data        34936                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        34936                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::.switch_cpus_12.data      4068425                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4068425                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus_12.data      4103361                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      4103361                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus_12.data 147030070250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 147030070250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus_12.data  56004193178                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  56004193178                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_12.data   4185991500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   4185991500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus_12.data 203034263428                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 203034263428                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus_12.data 207220254928                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 207220254928                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus_12.data     0.019119                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.019119                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus_12.data     0.011675                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.011675                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_12.data     0.999714                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.999714                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus_12.data     0.016828                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016828                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus_12.data     0.016970                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016970                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.data 45950.702246                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45950.702246                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_12.data 64469.710919                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64469.710919                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_12.data 119818.854477                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 119818.854477                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 49904.880495                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 49904.880495                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 50500.127804                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 50500.127804                       # average overall mshr miss latency
system.cpu2.dcache.replacements               3899854                       # number of replacements
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.707871                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          207455118                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          9737570                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            21.304609                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.725515                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus_12.inst   505.982356                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005323                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus_12.inst     0.988247                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993570                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1374839706                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1374839706                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::.switch_cpus_12.inst    160063868                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      160063868                       # number of ReadReq hits
system.cpu2.icache.demand_hits::.switch_cpus_12.inst    160063868                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       160063868                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.switch_cpus_12.inst    160063868                       # number of overall hits
system.cpu2.icache.overall_hits::total      160063868                       # number of overall hits
system.cpu2.icache.ReadReq_misses::.switch_cpus_12.inst     10573963                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     10573963                       # number of ReadReq misses
system.cpu2.icache.demand_misses::.switch_cpus_12.inst     10573963                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      10573963                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.switch_cpus_12.inst     10573963                       # number of overall misses
system.cpu2.icache.overall_misses::total     10573963                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus_12.inst  65263392913                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  65263392913                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::.switch_cpus_12.inst  65263392913                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  65263392913                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus_12.inst  65263392913                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  65263392913                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::.switch_cpus_12.inst    170637831                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    170637831                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::.switch_cpus_12.inst    170637831                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    170637831                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus_12.inst    170637831                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    170637831                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus_12.inst     0.061967                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.061967                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus_12.inst     0.061967                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.061967                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus_12.inst     0.061967                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.061967                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus_12.inst  6172.084479                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  6172.084479                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus_12.inst  6172.084479                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  6172.084479                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus_12.inst  6172.084479                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  6172.084479                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        58498                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs             3495                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    16.737625                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks      9736208                       # number of writebacks
system.cpu2.icache.writebacks::total          9736208                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus_12.inst       836905                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       836905                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::.switch_cpus_12.inst       836905                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       836905                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus_12.inst       836905                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       836905                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus_12.inst      9737058                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      9737058                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::.switch_cpus_12.inst      9737058                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      9737058                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus_12.inst      9737058                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      9737058                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus_12.inst  52096274176                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  52096274176                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus_12.inst  52096274176                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  52096274176                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus_12.inst  52096274176                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  52096274176                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus_12.inst     0.057063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.057063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.057063                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.057063                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.057063                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.057063                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.inst  5350.309526                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  5350.309526                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst  5350.309526                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  5350.309526                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst  5350.309526                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  5350.309526                       # average overall mshr miss latency
system.cpu2.icache.replacements               9736208                       # number of replacements
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          27884667                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         3256175                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            8.563627                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   186.175741                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst    14.752186                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     9.363087                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.inst   753.432986                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.data  3132.276001                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.045453                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.003602                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.002286                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.inst     0.183944                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.data     0.764716                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          875                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3070                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       113114335                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      113114335                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1584494                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1584494                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::.writebacks      9730544                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      9730544                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus_12.data       203678                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       203678                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus_12.data        78664                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        78664                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::.switch_cpus_12.inst      9278132                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total      9278132                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus_12.data      1160876                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1160876                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.inst      9278132                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.data      1239540                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total       10517672                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.inst      9278132                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.data      1239540                       # number of overall hits
system.cpu2.l2cache.overall_hits::total      10517672                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus_12.data          266                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total          266                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus_12.data       588827                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       588827                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::.switch_cpus_12.inst       457480                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total       457480                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus_12.data      2071488                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      2071488                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.inst       457480                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.data      2660315                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      3117795                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.inst       457480                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.data      2660315                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      3117795                       # number of overall misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus_12.data       709750                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total       709750                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus_12.data  54182066250                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  54182066250                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::.switch_cpus_12.inst   9668694250                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total   9668694250                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus_12.data 143140674500                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 143140674500                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.inst   9668694250                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.data 197322740750                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 206991435000                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.inst   9668694250                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.data 197322740750                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 206991435000                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1584494                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1584494                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      9730544                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      9730544                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus_12.data       203944                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       203944                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus_12.data       667491                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       667491                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::.switch_cpus_12.inst      9735612                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total      9735612                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus_12.data      3232364                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      3232364                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.inst      9735612                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.data      3899855                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     13635467                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.inst      9735612                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.data      3899855                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     13635467                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus_12.data     0.001304                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.001304                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus_12.data     0.882150                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.882150                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::.switch_cpus_12.inst     0.046990                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.046990                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.640859                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.640859                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.inst     0.046990                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.data     0.682157                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.228653                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.inst     0.046990                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.data     0.682157                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.228653                       # miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_12.data  2668.233083                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total  2668.233083                       # average UpgradeReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_12.data 92016.952772                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 92016.952772                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_12.inst 21134.681844                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 21134.681844                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 69100.412119                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 69100.412119                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.inst 21134.681844                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.data 74172.697876                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 66390.328742                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.inst 21134.681844                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.data 74172.697876                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 66390.328742                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1233505                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1233505                       # number of writebacks
system.cpu2.l2cache.ReadExReq_mshr_hits::.switch_cpus_12.data           21                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_hits::total           21                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadCleanReq_mshr_hits::.switch_cpus_12.inst           20                       # number of ReadCleanReq MSHR hits
system.cpu2.l2cache.ReadCleanReq_mshr_hits::total           20                       # number of ReadCleanReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus_12.data           24                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total           24                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus_12.inst           20                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus_12.data           45                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total           65                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus_12.inst           20                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus_12.data           45                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total           65                       # number of overall MSHR hits
system.cpu2.l2cache.CleanEvict_mshr_misses::.writebacks       108899                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total       108899                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus_12.data          266                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total          266                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus_12.data       588806                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       588806                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_12.inst       457460                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total       457460                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_12.data      2071464                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      2071464                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.inst       457460                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.data      2660270                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      3117730                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.inst       457460                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.data      2660270                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      3117730                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_12.data      4004000                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total      4004000                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_12.data  52414429000                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  52414429000                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_12.inst   8295071500                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total   8295071500                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data 136925398250                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 136925398250                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.inst   8295071500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.data 189339827250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 197634898750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.inst   8295071500                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.data 189339827250                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 197634898750                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_12.data     0.001304                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.001304                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.882118                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.882118                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_12.inst     0.046988                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.046988                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.640851                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.640851                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.046988                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.data     0.682146                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.228649                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.046988                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.data     0.682146                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.228649                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_12.data 15052.631579                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15052.631579                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 89018.163877                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 89018.163877                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_12.inst 18132.889214                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 18132.889214                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 66100.785845                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66100.785845                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 18132.889214                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 71173.161841                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 63390.639584                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 18132.889214                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 71173.161841                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 63390.639584                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              3252079                       # number of replacements
system.cpu2.tol2bus.snoop_filter.tot_requests     27476919                       # Total number of requests made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_requests     13837959                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_requests        24848                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.snoop_filter.tot_snoops       253684                       # Total number of snoops made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_snoops       251772                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_snoops         1912                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu2.tol2bus.trans_dist::ReadResp     12969421                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackDirty      2818136                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackClean      9736208                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::CleanEvict      4343212                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeReq       203944                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeResp       203944                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExReq       667491                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExResp       667491                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadCleanReq      9737058                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadSharedReq      3232364                       # Transaction distribution
system.cpu2.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side     29208878                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side     12107451                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count::total         41316329                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side   1246196480                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side    350998272                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size::total        1597194752                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.snoops                    3262940                       # Total snoops (count)
system.cpu2.tol2bus.snoopTraffic             79045632                       # Total snoop traffic (bytes)
system.cpu2.tol2bus.snoop_fanout::samples     17102351                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::mean       0.016398                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::stdev      0.127879                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::0          16823812     98.37%     98.37% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::1            276627      1.62%     99.99% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::2              1912      0.01%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::total      17102351                       # Request fanout histogram
system.cpu2.tol2bus.reqLayer0.occupancy   12529581497                       # Layer occupancy (ticks)
system.cpu2.tol2bus.reqLayer0.utilization          3.3                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer0.occupancy   7303301709                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer0.utilization          1.9                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer1.occupancy   2977488529                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                  206                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::OFF  379391194000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          250138059                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          3906899                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            64.024706                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.575116                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus_13.data   509.424884                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.005030                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus_13.data     0.994970                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          406                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1941304883                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1941304883                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::.switch_cpus_13.data    161556487                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      161556487                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus_13.data     73616744                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      73616744                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus_13.data           10                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           10                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::.switch_cpus_13.data    235173231                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       235173231                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus_13.data    235173241                       # number of overall hits
system.cpu3.dcache.overall_hits::total      235173241                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::.switch_cpus_13.data      6066948                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6066948                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus_13.data       899687                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       899687                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus_13.data        34936                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        34936                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::.switch_cpus_13.data      6966635                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       6966635                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.switch_cpus_13.data      7001571                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7001571                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus_13.data 332890844500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 332890844500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus_13.data  59149035671                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  59149035671                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::.switch_cpus_13.data 392039880171                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 392039880171                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus_13.data 392039880171                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 392039880171                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::.switch_cpus_13.data    167623435                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    167623435                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus_13.data     74516431                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     74516431                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus_13.data        34946                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        34946                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::.switch_cpus_13.data    242139866                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    242139866                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus_13.data    242174812                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    242174812                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus_13.data     0.036194                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.036194                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus_13.data     0.012074                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.012074                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus_13.data     0.999714                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.999714                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus_13.data     0.028771                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028771                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus_13.data     0.028911                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028911                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus_13.data 54869.572724                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54869.572724                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus_13.data 65744.015053                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 65744.015053                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus_13.data 56273.922801                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 56273.922801                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus_13.data 55993.130709                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 55993.130709                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5096577                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         3384                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            48785                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             36                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   104.470165                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           94                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1587384                       # number of writebacks
system.cpu3.dcache.writebacks::total          1587384                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus_13.data      2860998                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2860998                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus_13.data        31377                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        31377                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::.switch_cpus_13.data      2892375                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2892375                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus_13.data      2892375                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2892375                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus_13.data      3205950                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3205950                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus_13.data       868310                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       868310                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus_13.data        34936                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        34936                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::.switch_cpus_13.data      4074260                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4074260                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus_13.data      4109196                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      4109196                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus_13.data 146709402750                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 146709402750                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus_13.data  55749630174                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  55749630174                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_13.data   4217705750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   4217705750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus_13.data 202459032924                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 202459032924                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus_13.data 206676738674                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 206676738674                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus_13.data     0.019126                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.019126                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus_13.data     0.011653                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.011653                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_13.data     0.999714                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.999714                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus_13.data     0.016826                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.016826                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus_13.data     0.016968                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.016968                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.data 45761.600384                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 45761.600384                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_13.data 64204.754263                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64204.754263                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_13.data 120726.635848                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 120726.635848                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 49692.222127                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 49692.222127                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 50296.150068                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 50296.150068                       # average overall mshr miss latency
system.cpu3.dcache.replacements               3906387                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.762615                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          207765141                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          9738140                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            21.335198                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.603210                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus_13.inst   506.159405                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005084                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus_13.inst     0.988593                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.993677                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1377331172                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1377331172                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::.switch_cpus_13.inst    160373321                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      160373321                       # number of ReadReq hits
system.cpu3.icache.demand_hits::.switch_cpus_13.inst    160373321                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       160373321                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.switch_cpus_13.inst    160373321                       # number of overall hits
system.cpu3.icache.overall_hits::total      160373321                       # number of overall hits
system.cpu3.icache.ReadReq_misses::.switch_cpus_13.inst     10575872                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total     10575872                       # number of ReadReq misses
system.cpu3.icache.demand_misses::.switch_cpus_13.inst     10575872                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total      10575872                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.switch_cpus_13.inst     10575872                       # number of overall misses
system.cpu3.icache.overall_misses::total     10575872                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus_13.inst  65239907876                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  65239907876                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::.switch_cpus_13.inst  65239907876                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  65239907876                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus_13.inst  65239907876                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  65239907876                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::.switch_cpus_13.inst    170949193                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    170949193                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::.switch_cpus_13.inst    170949193                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    170949193                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus_13.inst    170949193                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    170949193                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus_13.inst     0.061866                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.061866                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus_13.inst     0.061866                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.061866                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus_13.inst     0.061866                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.061866                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus_13.inst  6168.749761                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  6168.749761                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus_13.inst  6168.749761                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  6168.749761                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus_13.inst  6168.749761                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  6168.749761                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        61064                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs             3562                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    17.143178                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks      9736845                       # number of writebacks
system.cpu3.icache.writebacks::total          9736845                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus_13.inst       838244                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       838244                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::.switch_cpus_13.inst       838244                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       838244                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus_13.inst       838244                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       838244                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus_13.inst      9737628                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      9737628                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::.switch_cpus_13.inst      9737628                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      9737628                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus_13.inst      9737628                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      9737628                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus_13.inst  52074352892                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  52074352892                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus_13.inst  52074352892                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  52074352892                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus_13.inst  52074352892                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  52074352892                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus_13.inst     0.056962                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.056962                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.056962                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.056962                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.056962                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.056962                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.inst  5347.745148                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  5347.745148                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst  5347.745148                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  5347.745148                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst  5347.745148                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  5347.745148                       # average overall mshr miss latency
system.cpu3.icache.replacements               9736845                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          27871771                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         3259265                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            8.551551                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   188.367430                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst    15.670964                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data    11.126948                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.inst   750.147531                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.data  3130.687127                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.045988                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.003826                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.002717                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.inst     0.183141                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.data     0.764328                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          955                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3031                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       113168417                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      113168417                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1587384                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1587384                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::.writebacks      9730888                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      9730888                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus_13.data       202824                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       202824                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus_13.data        80893                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        80893                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::.switch_cpus_13.inst      9278348                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total      9278348                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus_13.data      1167050                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1167050                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.inst      9278348                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.data      1247943                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total       10526291                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.inst      9278348                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.data      1247943                       # number of overall hits
system.cpu3.l2cache.overall_hits::total      10526291                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus_13.data          387                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total          387                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus_13.data       586920                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       586920                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::.switch_cpus_13.inst       457704                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total       457704                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus_13.data      2071525                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      2071525                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.inst       457704                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.data      2658445                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      3116149                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.inst       457704                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.data      2658445                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      3116149                       # number of overall misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus_13.data       290250                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total       290250                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus_13.data  53926384000                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  53926384000                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::.switch_cpus_13.inst   9645258500                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total   9645258500                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus_13.data 142820302500                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 142820302500                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.inst   9645258500                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.data 196746686500                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 206391945000                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.inst   9645258500                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.data 196746686500                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 206391945000                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1587384                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1587384                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      9730888                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      9730888                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus_13.data       203211                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       203211                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus_13.data       667813                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       667813                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::.switch_cpus_13.inst      9736052                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total      9736052                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus_13.data      3238575                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      3238575                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.inst      9736052                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.data      3906388                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     13642440                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.inst      9736052                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.data      3906388                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     13642440                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus_13.data     0.001904                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.001904                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus_13.data     0.878869                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.878869                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::.switch_cpus_13.inst     0.047011                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.047011                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.639641                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.639641                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.inst     0.047011                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.data     0.680538                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.228416                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.inst     0.047011                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.data     0.680538                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.228416                       # miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_13.data          750                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total          750                       # average UpgradeReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_13.data 91880.297144                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 91880.297144                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_13.inst 21073.135695                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 21073.135695                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 68944.522755                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 68944.522755                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.inst 21073.135695                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.data 74008.183920                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 66233.015494                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.inst 21073.135695                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.data 74008.183920                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 66233.015494                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1231836                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1231836                       # number of writebacks
system.cpu3.l2cache.ReadExReq_mshr_hits::.switch_cpus_13.data           31                       # number of ReadExReq MSHR hits
system.cpu3.l2cache.ReadExReq_mshr_hits::total           31                       # number of ReadExReq MSHR hits
system.cpu3.l2cache.ReadCleanReq_mshr_hits::.switch_cpus_13.inst           28                       # number of ReadCleanReq MSHR hits
system.cpu3.l2cache.ReadCleanReq_mshr_hits::total           28                       # number of ReadCleanReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_hits::.switch_cpus_13.data           18                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_hits::total           18                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus_13.inst           28                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus_13.data           49                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus_13.inst           28                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus_13.data           49                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu3.l2cache.CleanEvict_mshr_misses::.writebacks       109657                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total       109657                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus_13.data          387                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total          387                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus_13.data       586889                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       586889                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_13.inst       457676                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total       457676                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_13.data      2071507                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      2071507                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.inst       457676                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.data      2658396                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      3116072                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.inst       457676                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.data      2658396                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      3116072                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_13.data      5737000                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total      5737000                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_13.data  52164353250                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  52164353250                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_13.inst   8270715750                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total   8270715750                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data 136605113000                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 136605113000                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.inst   8270715750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.data 188769466250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 197040182000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.inst   8270715750                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.data 188769466250                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 197040182000                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_13.data     0.001904                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.001904                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.878822                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.878822                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_13.inst     0.047008                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.047008                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.639635                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.639635                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.047008                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.data     0.680525                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.228410                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.047008                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.data     0.680525                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.228410                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_13.data 14824.289406                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14824.289406                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 88882.826650                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 88882.826650                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_13.inst 18071.115265                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 18071.115265                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 65944.799125                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 65944.799125                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 18071.115265                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 71008.783586                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 63233.513860                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 18071.115265                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 71008.783586                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 63233.513860                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              3255169                       # number of replacements
system.cpu3.tol2bus.snoop_filter.tot_requests     27490459                       # Total number of requests made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_requests     13845007                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_requests        24880                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.snoop_filter.tot_snoops       258728                       # Total number of snoops made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_snoops       257087                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_snoops         1641                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.cpu3.tol2bus.trans_dist::ReadResp     12976203                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackDirty      2819374                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackClean      9736845                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::CleanEvict      4351313                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeReq       203211                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeResp       203211                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExReq       667813                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExResp       667812                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadCleanReq      9737628                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadSharedReq      3238575                       # Transaction distribution
system.cpu3.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side     29210525                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side     12125584                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count::total         41336109                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side   1246265408                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side    351601344                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size::total        1597866752                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.snoops                    3265876                       # Total snoops (count)
system.cpu3.tol2bus.snoopTraffic             78948224                       # Total snoop traffic (bytes)
system.cpu3.tol2bus.snoop_fanout::samples     17111527                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::mean       0.016672                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::stdev      0.128784                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::0          16827893     98.34%     98.34% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::1            281993      1.65%     99.99% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::2              1641      0.01%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::total      17111527                       # Request fanout histogram
system.cpu3.tol2bus.reqLayer0.occupancy   12534729748                       # Layer occupancy (ticks)
system.cpu3.tol2bus.reqLayer0.utilization          3.3                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer0.occupancy   7303678164                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer0.utilization          1.9                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer1.occupancy   2982265784                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                       131072                       # Cycle average of tags in use
system.l3.tags.total_refs                    25309939                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   7797164                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.246044                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     232.495916                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu0.inst       37.418825                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu0.data      755.744908                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu1.inst       36.109644                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu1.data      766.060491                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu2.inst       35.520865                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu2.data      736.284667                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu3.inst       35.132753                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu3.data      751.721357                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.inst  1303.880431                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.data 30725.878361                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.inst  1303.448902                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.data 30621.522363                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.inst  1299.783433                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.data 30506.133539                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.inst  1302.461238                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.data 30622.402308                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.001774                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu0.inst       0.000285                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu0.data       0.005766                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu1.inst       0.000275                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu1.data       0.005845                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu2.inst       0.000271                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu2.data       0.005617                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu3.inst       0.000268                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu3.data       0.005735                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.inst     0.009948                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.data     0.234420                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.inst     0.009945                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.data     0.233624                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.inst     0.009917                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.data     0.232743                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.inst     0.009937                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.data     0.233630                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         2094                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        19158                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        97641                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        11973                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 405772700                       # Number of tag accesses
system.l3.tags.data_accesses                405772700                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::.writebacks      4918298                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          4918298                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::.switch_cpus_10.data          290                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_11.data          201                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_12.data          258                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_13.data          379                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1128                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::.switch_cpus_10.data        40251                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_11.data        34504                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_12.data        41271                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_13.data        40597                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                156623                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_10.inst       436582                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_10.data       712899                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_11.inst       424791                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_11.data       697867                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.inst       436975                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.data       724348                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_13.inst       437561                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_13.data       722542                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           4593565                       # number of ReadSharedReq hits
system.l3.demand_hits::.switch_cpus_10.inst       436582                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_10.data       753150                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_11.inst       424791                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_11.data       732371                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.inst       436975                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.data       765619                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_13.inst       437561                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_13.data       763139                       # number of demand (read+write) hits
system.l3.demand_hits::total                  4750188                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_10.inst       436582                       # number of overall hits
system.l3.overall_hits::.switch_cpus_10.data       753150                       # number of overall hits
system.l3.overall_hits::.switch_cpus_11.inst       424791                       # number of overall hits
system.l3.overall_hits::.switch_cpus_11.data       732371                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.inst       436975                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.data       765619                       # number of overall hits
system.l3.overall_hits::.switch_cpus_13.inst       437561                       # number of overall hits
system.l3.overall_hits::.switch_cpus_13.data       763139                       # number of overall hits
system.l3.overall_hits::total                 4750188                       # number of overall hits
system.l3.UpgradeReq_misses::.switch_cpus_10.data           11                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::.switch_cpus_11.data           12                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::.switch_cpus_12.data            9                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::.switch_cpus_13.data            8                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 40                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::.switch_cpus_10.data       545597                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_11.data       546965                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_12.data       547534                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_13.data       546292                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             2186388                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.inst        19908                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.data      1348594                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.inst        20198                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.data      1349603                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.inst        20485                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.data      1347116                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.inst        20115                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.data      1348965                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         5474984                       # number of ReadSharedReq misses
system.l3.demand_misses::.switch_cpus_10.inst        19908                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_10.data      1894191                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.inst        20198                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.data      1896568                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.inst        20485                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.data      1894650                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.inst        20115                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.data      1895257                       # number of demand (read+write) misses
system.l3.demand_misses::total                7661372                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_10.inst        19908                       # number of overall misses
system.l3.overall_misses::.switch_cpus_10.data      1894191                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.inst        20198                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.data      1896568                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.inst        20485                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.data      1894650                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.inst        20115                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.data      1895257                       # number of overall misses
system.l3.overall_misses::total               7661372                       # number of overall misses
system.l3.UpgradeReq_miss_latency::.switch_cpus_10.data        29750                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::.switch_cpus_11.data        60500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::.switch_cpus_12.data        30750                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total       121000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_10.data  49687097000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_11.data  49748086000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_12.data  49904792250                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_13.data  49669023500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  199008998750                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.inst   1930506500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.data 121535477500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.inst   1968767500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.data 121864065500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.inst   1991682250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.data 121861555000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.inst   1960109750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.data 121560479500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 494672643500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.inst   1930506500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.data 171222574500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.inst   1968767500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.data 171612151500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.inst   1991682250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.data 171766347250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.inst   1960109750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.data 171229503000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     693681642250                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.inst   1930506500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.data 171222574500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.inst   1968767500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.data 171612151500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.inst   1991682250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.data 171766347250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.inst   1960109750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.data 171229503000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    693681642250                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::.writebacks      4918298                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      4918298                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_10.data          301                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_11.data          213                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_12.data          267                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_13.data          387                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1168                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_10.data       585848                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_11.data       581469                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_12.data       588805                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_13.data       586889                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2343011                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.inst       456490                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.data      2061493                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.inst       444989                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.data      2047470                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.inst       457460                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.data      2071464                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.inst       457676                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.data      2071507                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total      10068549                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::.switch_cpus_10.inst       456490                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_10.data      2647341                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.inst       444989                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.data      2628939                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.inst       457460                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.data      2660269                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.inst       457676                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.data      2658396                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             12411560                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.inst       456490                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.data      2647341                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.inst       444989                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.data      2628939                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.inst       457460                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.data      2660269                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.inst       457676                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.data      2658396                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            12411560                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_10.data     0.036545                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_11.data     0.056338                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_12.data     0.033708                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_13.data     0.020672                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.034247                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_10.data     0.931294                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_11.data     0.940661                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_12.data     0.929907                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_13.data     0.930827                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.933153                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.inst     0.043611                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.654183                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.inst     0.045390                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.659156                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.inst     0.044780                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.650321                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.inst     0.043950                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.651200                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.543771                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::.switch_cpus_10.inst     0.043611                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_10.data     0.715507                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.inst     0.045390                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.data     0.721420                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.inst     0.044780                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.data     0.712202                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.inst     0.043950                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.data     0.712933                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.617277                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_10.inst     0.043611                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_10.data     0.715507                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.inst     0.045390                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.data     0.721420                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.inst     0.044780                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.data     0.712202                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.inst     0.043950                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.data     0.712933                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.617277                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_10.data  2704.545455                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_11.data  5041.666667                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_12.data  3416.666667                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total         3025                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_10.data 91069.226920                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_11.data 90952.960427                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_12.data 91144.645355                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_13.data 90920.283475                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 91021.812574                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst 96971.393410                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 90120.138085                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 97473.388454                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 90296.231929                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.inst 97226.372956                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 90461.070168                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.inst 97445.177728                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 90113.886943                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 90351.431803                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.inst 96971.393410                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.data 90393.510739                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.inst 97473.388454                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.data 90485.630623                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.inst 97226.372956                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.data 90658.616235                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.inst 97445.177728                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.data 90346.324008                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 90542.743813                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.inst 96971.393410                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.data 90393.510739                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.inst 97473.388454                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.data 90485.630623                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.inst 97226.372956                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.data 90658.616235                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.inst 97445.177728                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.data 90346.324008                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 90542.743813                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             3045308                       # number of writebacks
system.l3.writebacks::total                   3045308                       # number of writebacks
system.l3.CleanEvict_mshr_misses::.writebacks        34212                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         34212                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_10.data           11                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_11.data           12                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_12.data            9                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_13.data            8                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            40                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_10.data       545597                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_11.data       546965                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_12.data       547534                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_13.data       546292                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        2186388                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.inst        19908                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.data      1348594                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.inst        20198                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.data      1349603                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.inst        20485                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.data      1347116                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.inst        20115                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.data      1348965                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      5474984                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.inst        19908                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.data      1894191                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.inst        20198                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.data      1896568                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.inst        20485                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.data      1894650                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.inst        20115                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.data      1895257                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           7661372                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.inst        19908                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.data      1894191                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.inst        20198                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.data      1896568                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.inst        20485                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.data      1894650                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.inst        20115                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.data      1895257                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          7661372                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_10.data       216250                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_11.data       232500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_12.data       176750                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_13.data       159500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       785000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_10.data  43958328251                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_11.data  44004953500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_12.data  44155685250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_13.data  43932968000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 176051935001                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst   1721472500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data 107375240500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst   1756688251                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data 107693244251                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.inst   1776589750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data 107716836751                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.inst   1748902250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data 107396346751                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 437185321004                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.inst   1721472500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.data 151333568751                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.inst   1756688251                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.data 151698197751                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.inst   1776589750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.data 151872522001                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.inst   1748902250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.data 151329314751                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 613237256005                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.inst   1721472500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.data 151333568751                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.inst   1756688251                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.data 151698197751                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.inst   1776589750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.data 151872522001                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.inst   1748902250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.data 151329314751                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 613237256005                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_10.data     0.036545                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_11.data     0.056338                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_12.data     0.033708                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_13.data     0.020672                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.034247                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.931294                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.940661                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.929907                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.930827                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.933153                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst     0.043611                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.654183                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst     0.045390                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.659156                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.inst     0.044780                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.650321                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.inst     0.043950                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.651200                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.543771                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.inst     0.043611                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.data     0.715507                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.inst     0.045390                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.data     0.721420                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.inst     0.044780                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.data     0.712202                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.inst     0.043950                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.data     0.712933                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.617277                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.inst     0.043611                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.data     0.715507                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.inst     0.045390                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.data     0.721420                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.inst     0.044780                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.data     0.712202                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.inst     0.043950                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.data     0.712933                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.617277                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_10.data 19659.090909                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_11.data        19375                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_12.data 19638.888889                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_13.data 19937.500000                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19625                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 80569.226464                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 80452.960427                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 80644.645355                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 80420.302695                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 80521.817263                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 86471.393410                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 79620.138085                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 86973.376126                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 79796.239525                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.inst 86726.372956                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 79961.069983                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.inst 86945.177728                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 79613.886758                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 79851.433539                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 86471.393410                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.data 79893.510607                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 86973.376126                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.data 79985.636028                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 86726.372956                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.data 80158.616104                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 86945.177728                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.data 79846.329417                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 80042.746391                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 86471.393410                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.data 79893.510607                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 86973.376126                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.data 79985.636028                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 86726.372956                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.data 80158.616104                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 86945.177728                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.data 79846.329417                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 80042.746391                       # average overall mshr miss latency
system.l3.replacements                        7666092                       # number of replacements
system.membus.snoop_filter.tot_requests      15325415                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      7664347                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5474983                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3045307                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4618697                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               40                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2186387                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2186387                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5474984                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port     11492518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port     11494267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     22986785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22986785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port    342602432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port    342624896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    685227328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               685227328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7661411                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7661411    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7661411                       # Request fanout histogram
system.membus.reqLayer8.occupancy         16849555884                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               4.4                       # Layer utilization (%)
system.membus.reqLayer9.occupancy         16850624482                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        41464883109                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.pwrStateResidencyTicks::OFF 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.pwrStateResidencyTicks::OFF 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.pwrStateResidencyTicks::OFF 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.branchPred.lookups    268079230                       # Number of BP lookups
system.switch_cpus_10.branchPred.condPredicted    268079230                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.condIncorrect     40192583                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.BTBLookups    228554513                       # Number of BTB lookups
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.usedRAS     27475208                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPred.RASInCorrect      8047383                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.indirectLookups    228554513                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectHits     51804500                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectMisses    176750013                       # Number of indirect misses.
system.switch_cpus_10.branchPredindirectMispredicted     27482967                       # Number of mispredicted indirect branches.
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses        199178683                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses        101235311                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses            5412444                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses            1847109                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses        171584358                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses            1523800                       # TLB misses on write requests
system.switch_cpus_10.pwrStateResidencyTicks::OFF 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles            1517564763                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.fetch.icacheStallCycles    611977089                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.Insts          1160681723                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.Branches        268079230                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.predictedBranches     79279708                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.Cycles          835798101                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.SquashCycles     81661174                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.TlbCycles           10841                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_10.fetch.MiscStallCycles       593435                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.PendingTrapStallCycles      4938018                       # Number of stall cycles due to pending traps
system.switch_cpus_10.fetch.PendingQuiesceStallCycles          382                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles         3917                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.CacheLines      170788262                       # Number of cache lines fetched
system.switch_cpus_10.fetch.IcacheSquashes     20204994                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.ItlbSquashes           17                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_10.fetch.rateDist::samples   1494152370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     1.537395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     2.980910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0    1142828382     76.49%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1      19204090      1.29%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2      17107450      1.14%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3      14520042      0.97%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4      21093956      1.41%     81.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5      20048632      1.34%     82.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6      21163433      1.42%     84.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7      16967580      1.14%     85.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8     221218805     14.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total   1494152370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.branchRate       0.176651                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.rate             0.764832                       # Number of inst fetches per cycle
system.switch_cpus_10.decode.IdleCycles     535664799                       # Number of cycles decode is idle
system.switch_cpus_10.decode.BlockedCycles    597221407                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.RunCycles      312078641                       # Number of cycles decode is running
system.switch_cpus_10.decode.UnblockCycles      8356932                       # Number of cycles decode is unblocking
system.switch_cpus_10.decode.SquashCycles     40830587                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.DecodedInsts   2132475514                       # Number of instructions handled by decode
system.switch_cpus_10.rename.SquashCycles     40830587                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.IdleCycles     554833052                       # Number of cycles rename is idle
system.switch_cpus_10.rename.BlockCycles    529839869                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.serializeStallCycles         8802                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.RunCycles      298341042                       # Number of cycles rename is running
system.switch_cpus_10.rename.UnblockCycles     70299014                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.RenamedInsts   2009635934                       # Number of instructions processed by rename
system.switch_cpus_10.rename.ROBFullEvents      1536657                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.IQFullEvents     16492345                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.LQFullEvents      1037261                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.SQFullEvents     50062196                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus_10.rename.RenamedOperands   2215264038                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RenameLookups   4918073129                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.int_rename_lookups   3084571302                       # Number of integer rename lookups
system.switch_cpus_10.rename.fp_rename_lookups      7026192                       # Number of floating rename lookups
system.switch_cpus_10.rename.CommittedMaps   1103063791                       # Number of HB maps that are committed
system.switch_cpus_10.rename.UndoneMaps    1112200188                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.serializingInsts          266                       # count of serializing insts renamed
system.switch_cpus_10.rename.tempSerializingInsts          266                       # count of temporary serializing insts renamed
system.switch_cpus_10.rename.skidInsts       61987163                       # count of insts added to the skid buffer
system.switch_cpus_10.memDep0.insertedLoads    248595087                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores    122670364                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.conflictingLoads      8864597                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores      6891056                       # Number of conflicting stores.
system.switch_cpus_10.iq.iqInstsAdded      1816330334                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqNonSpecInstsAdded       720540                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_10.iq.iqInstsIssued     1550804891                       # Number of instructions issued
system.switch_cpus_10.iq.iqSquashedInstsIssued      3392526                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedInstsExamined    826343267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedOperandsExamined   1138871692                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.iqSquashedNonSpecRemoved       704113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_10.iq.issued_per_cycle::samples   1494152370                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     1.037916                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     1.842478                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0   1004661401     67.24%     67.24% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1    115154520      7.71%     74.95% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2    108941804      7.29%     82.24% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3     79193494      5.30%     87.54% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4     62761082      4.20%     91.74% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5     50854770      3.40%     95.14% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6     42192957      2.82%     97.97% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7     21428375      1.43%     99.40% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8      8963967      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total   1494152370                       # Number of insts issued each cycle
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu     13359288     92.05%     92.05% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     92.05% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     92.05% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%     92.05% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     92.05% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     92.05% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     92.05% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     92.05% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     92.05% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     92.05% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     92.05% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd           12      0.00%     92.05% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     92.05% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu          245      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt          315      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc            5      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            2      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead       725915      5.00%     97.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite       389553      2.68%     99.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead         2641      0.02%     99.76% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite        34426      0.24%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.FU_type_0::No_OpClass     15902138      1.03%      1.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu   1200300715     77.40%     78.42% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult      1506782      0.10%     78.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv     13181330      0.85%     79.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd       653412      0.04%     79.41% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            1      0.00%     79.41% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd        86855      0.01%     79.42% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     79.42% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu        74192      0.00%     79.42% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp            0      0.00%     79.42% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt       181779      0.01%     79.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc      1372107      0.09%     79.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     79.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     79.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift        11705      0.00%     79.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     79.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd        20832      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            2      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt          215      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult           26      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead    210242536     13.56%     93.08% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite    105120245      6.78%     99.86% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead       547510      0.04%     99.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite      1602509      0.10%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total   1550804891                       # Type of FU issued
system.switch_cpus_10.iq.rate                1.021904                       # Inst issue rate
system.switch_cpus_10.iq.fu_busy_cnt         14512402                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.009358                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.int_inst_queue_reads   4604161714                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_writes   2635997402                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses   1446706080                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_reads      9505364                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_writes      7458303                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses      4204704                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.int_alu_accesses   1544646900                       # Number of integer alu accesses
system.switch_cpus_10.iq.fp_alu_accesses      4768255                       # Number of floating point alu accesses
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iew.lsq.thread0.forwLoads     26878133                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.squashedLoads    116824274                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses       503867                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation        65799                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.squashedStores     48125265                       # Number of stores squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads       131789                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked        84230                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewSquashCycles     40830587                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewBlockCycles    404522742                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewUnblockCycles     49527574                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.iewDispatchedInsts   1817050874                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewDispSquashedInsts     31537676                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispLoadInsts    248595087                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispStoreInsts    122670364                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts       241181                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewIQFullEvents      1516504                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewLSQFullEvents     47197109                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.memOrderViolationEvents        65799                       # Number of memory order violations
system.switch_cpus_10.iew.predictedTakenIncorrect     12490712                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.predictedNotTakenIncorrect     38317015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.branchMispredicts     50807727                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.iewExecutedInsts   1490991180                       # Number of executed instructions
system.switch_cpus_10.iew.iewExecLoadInsts    199085276                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts     59813709                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_refs         300292765                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_branches     152621824                       # Number of branches executed
system.switch_cpus_10.iew.exec_stores       101207489                       # Number of stores executed
system.switch_cpus_10.iew.exec_rate          0.982489                       # Inst execution rate
system.switch_cpus_10.iew.wb_sent          1462102969                       # cumulative count of insts sent to commit
system.switch_cpus_10.iew.wb_count         1450910784                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_producers     1009253446                       # num instructions producing a value
system.switch_cpus_10.iew.wb_consumers     1610073255                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_rate            0.956078                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_fanout          0.626837                       # average fanout of values written-back
system.switch_cpus_10.commit.commitSquashedInsts    826576757                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.commitNonSpecStalls        16427                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_10.commit.branchMispredicts     40781685                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.committed_per_cycle::samples   1359376227                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     0.728796                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     1.757229                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0   1050452478     77.27%     77.27% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1    102254924      7.52%     84.80% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2     46213158      3.40%     88.20% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3     62469674      4.60%     92.79% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4     28419926      2.09%     94.88% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5     11051951      0.81%     95.70% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6     10424030      0.77%     96.46% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7      7587011      0.56%     97.02% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8     40503075      2.98%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total   1359376227                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committedInsts    500000000                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps    990707578                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.refs           206315907                       # Number of memory references committed
system.switch_cpus_10.commit.loads          131770808                       # Number of loads committed
system.switch_cpus_10.commit.membars            10814                       # Number of memory barriers committed
system.switch_cpus_10.commit.branches       111648305                       # Number of branches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.commit.fp_insts         3579459                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.int_insts      985547679                       # Number of committed integer instructions.
system.switch_cpus_10.commit.function_calls     13106212                       # Number of function calls committed.
system.switch_cpus_10.commit.op_class_0::No_OpClass      3314998      0.33%      0.33% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu    765242767     77.24%     77.58% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult      1373353      0.14%     77.72% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv     12668323      1.28%     78.99% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd       172807      0.02%     79.01% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd        78582      0.01%     79.02% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu        54681      0.01%     79.02% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp            0      0.00%     79.02% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt       158280      0.02%     79.04% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc      1321855      0.13%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift         5993      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt           24      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult            8      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead    131611650     13.28%     92.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite     73092831      7.38%     99.84% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead       159158      0.02%     99.85% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite      1452268      0.15%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total    990707578                       # Class of committed instruction
system.switch_cpus_10.commit.bw_lim_events     40503075                       # number cycles where commit BW limit reached
system.switch_cpus_10.rob.rob_reads        3136157487                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes       3770836079                       # The number of ROB writes
system.switch_cpus_10.timesIdled              2164279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_10.idleCycles             23412393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.committedInsts        500000000                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps          990707578                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    3.035130                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              3.035130                       # CPI: Total CPI of All Threads
system.switch_cpus_10.ipc                    0.329475                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              0.329475                       # IPC: Total IPC of All Threads
system.switch_cpus_10.int_regfile_reads    2137572383                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes   1214959980                       # number of integer regfile writes
system.switch_cpus_10.fp_regfile_reads        5362484                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes       2540993                       # number of floating regfile writes
system.switch_cpus_10.cc_regfile_reads      599954803                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes     364922579                       # number of cc regfile writes
system.switch_cpus_10.misc_regfile_reads    644016807                       # number of misc regfile reads
system.switch_cpus_11.branchPred.lookups    268056959                       # Number of BP lookups
system.switch_cpus_11.branchPred.condPredicted    268056959                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.condIncorrect     40198440                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.BTBLookups    228705480                       # Number of BTB lookups
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.usedRAS     27449937                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPred.RASInCorrect      8042138                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.indirectLookups    228705480                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectHits     51750230                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectMisses    176955250                       # Number of indirect misses.
system.switch_cpus_11.branchPredindirectMispredicted     27494501                       # Number of mispredicted indirect branches.
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses        199131414                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses        101171852                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses            5422741                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses            1848967                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses        171502355                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses            1525449                       # TLB misses on write requests
system.switch_cpus_11.pwrStateResidencyTicks::OFF 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles            1517564763                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.fetch.icacheStallCycles    611710249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.Insts          1160570813                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.Branches        268056959                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.predictedBranches     79200167                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.Cycles          836186540                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.SquashCycles     81672592                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.TlbCycles           15294                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_11.fetch.MiscStallCycles       592820                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles      4945945                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.PendingQuiesceStallCycles          164                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles         3260                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.CacheLines      170705512                       # Number of cache lines fetched
system.switch_cpus_11.fetch.IcacheSquashes     20197550                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.ItlbSquashes           21                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_11.fetch.rateDist::samples   1494290568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     1.537048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     2.980792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0    1143043053     76.49%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1      19203964      1.29%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2      17100675      1.14%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3      14517825      0.97%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4      21072628      1.41%     81.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5      20014513      1.34%     82.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6      21127154      1.41%     84.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7      16974579      1.14%     85.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8     221236177     14.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total   1494290568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.branchRate       0.176636                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.rate             0.764759                       # Number of inst fetches per cycle
system.switch_cpus_11.decode.IdleCycles     535475557                       # Number of cycles decode is idle
system.switch_cpus_11.decode.BlockedCycles    597639313                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.RunCycles      311984711                       # Number of cycles decode is running
system.switch_cpus_11.decode.UnblockCycles      8354687                       # Number of cycles decode is unblocking
system.switch_cpus_11.decode.SquashCycles     40836296                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.DecodedInsts   2131942360                       # Number of instructions handled by decode
system.switch_cpus_11.rename.SquashCycles     40836296                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.IdleCycles     554651991                       # Number of cycles rename is idle
system.switch_cpus_11.rename.BlockCycles    529649189                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.serializeStallCycles         6343                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.RunCycles      298234977                       # Number of cycles rename is running
system.switch_cpus_11.rename.UnblockCycles     70911768                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.RenamedInsts   2008997756                       # Number of instructions processed by rename
system.switch_cpus_11.rename.ROBFullEvents      1539658                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.IQFullEvents     16538854                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.LQFullEvents      1102385                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.SQFullEvents     50608174                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus_11.rename.RenamedOperands   2214628551                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RenameLookups   4916614172                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.int_rename_lookups   3083543695                       # Number of integer rename lookups
system.switch_cpus_11.rename.fp_rename_lookups      7026120                       # Number of floating rename lookups
system.switch_cpus_11.rename.CommittedMaps   1102471566                       # Number of HB maps that are committed
system.switch_cpus_11.rename.UndoneMaps    1112156818                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.serializingInsts          349                       # count of serializing insts renamed
system.switch_cpus_11.rename.tempSerializingInsts          347                       # count of temporary serializing insts renamed
system.switch_cpus_11.rename.skidInsts       61962126                       # count of insts added to the skid buffer
system.switch_cpus_11.memDep0.insertedLoads    248532323                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores    122596128                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.conflictingLoads      8844624                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores      6894486                       # Number of conflicting stores.
system.switch_cpus_11.iq.iqInstsAdded      1815696414                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqNonSpecInstsAdded       718891                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqInstsIssued     1550207135                       # Number of instructions issued
system.switch_cpus_11.iq.iqSquashedInstsIssued      3383037                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedInstsExamined    826264971                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedOperandsExamined   1138936822                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved       702464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.issued_per_cycle::samples   1494290568                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     1.037420                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     1.842192                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0   1004988094     67.26%     67.26% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1    115111158      7.70%     74.96% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2    108904223      7.29%     82.25% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3     79172638      5.30%     87.54% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4     62722735      4.20%     91.74% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5     50808490      3.40%     95.14% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6     42203732      2.82%     97.97% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7     21422149      1.43%     99.40% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8      8957349      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total   1494290568                       # Number of insts issued each cycle
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu     13357062     92.14%     92.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     92.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            4      0.00%     92.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     92.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     92.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     92.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     92.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     92.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     92.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     92.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     92.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd           28      0.00%     92.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     92.14% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu          450      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt         1006      0.01%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc            4      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     92.15% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead       714817      4.93%     97.08% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite       387154      2.67%     99.76% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead         2571      0.02%     99.77% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite        32858      0.23%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.FU_type_0::No_OpClass     15906847      1.03%      1.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu   1199824439     77.40%     78.42% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult      1507255      0.10%     78.52% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv     13179360      0.85%     79.37% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd       653642      0.04%     79.41% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            1      0.00%     79.41% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd        86842      0.01%     79.42% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     79.42% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu        74153      0.00%     79.42% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp            0      0.00%     79.42% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt       181822      0.01%     79.44% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc      1370939      0.09%     79.52% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     79.52% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     79.52% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift        11743      0.00%     79.52% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.52% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     79.52% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd        20642      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt          216      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult           26      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead    210194412     13.56%     93.09% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite    105050263      6.78%     99.86% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead       546798      0.04%     99.90% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite      1597735      0.10%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total   1550207135                       # Type of FU issued
system.switch_cpus_11.iq.rate                1.021510                       # Inst issue rate
system.switch_cpus_11.iq.fu_busy_cnt         14495954                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.009351                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.int_inst_queue_reads   4603092957                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_writes   2635295968                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses   1446103880                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_reads      9490872                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_writes      7445227                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses      4198742                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.int_alu_accesses   1544035494                       # Number of integer alu accesses
system.switch_cpus_11.iq.fp_alu_accesses      4760748                       # Number of floating point alu accesses
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iew.lsq.thread0.forwLoads     26834792                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.squashedLoads    116835493                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses       504794                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation        65215                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.squashedStores     48094991                       # Number of stores squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads       132253                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked        85045                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewSquashCycles     40836296                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewBlockCycles    403229572                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewUnblockCycles     49127390                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.iewDispatchedInsts   1816415305                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewDispSquashedInsts     31612094                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispLoadInsts    248532323                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispStoreInsts    122596128                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts       240614                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewIQFullEvents      1508778                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewLSQFullEvents     46809675                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.memOrderViolationEvents        65215                       # Number of memory order violations
system.switch_cpus_11.iew.predictedTakenIncorrect     12480008                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.predictedNotTakenIncorrect     38329452                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.branchMispredicts     50809460                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.iewExecutedInsts   1490411468                       # Number of executed instructions
system.switch_cpus_11.iew.iewExecLoadInsts    199037541                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts     59795667                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_refs         300181213                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_branches     152552150                       # Number of branches executed
system.switch_cpus_11.iew.exec_stores       101143672                       # Number of stores executed
system.switch_cpus_11.iew.exec_rate          0.982107                       # Inst execution rate
system.switch_cpus_11.iew.wb_sent          1461513487                       # cumulative count of insts sent to commit
system.switch_cpus_11.iew.wb_count         1450302622                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_producers     1008828338                       # num instructions producing a value
system.switch_cpus_11.iew.wb_consumers     1609320771                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_rate            0.955678                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_fanout          0.626866                       # average fanout of values written-back
system.switch_cpus_11.commit.commitSquashedInsts    826494377                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.commitNonSpecStalls        16427                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.branchMispredicts     40787910                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.committed_per_cycle::samples   1359537612                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     0.728299                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     1.756601                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0   1050756258     77.29%     77.29% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1    102195168      7.52%     84.80% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2     46207576      3.40%     88.20% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3     62461154      4.59%     92.80% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4     28414848      2.09%     94.89% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5     11038871      0.81%     95.70% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6     10412270      0.77%     96.47% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      7582707      0.56%     97.02% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8     40468760      2.98%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total   1359537612                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committedInsts    499723777                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps    990150178                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.refs           206197940                       # Number of memory references committed
system.switch_cpus_11.commit.loads          131696809                       # Number of loads committed
system.switch_cpus_11.commit.membars            10814                       # Number of memory barriers committed
system.switch_cpus_11.commit.branches       111583478                       # Number of branches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.commit.fp_insts         3579157                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.int_insts      984992067                       # Number of committed integer instructions.
system.switch_cpus_11.commit.function_calls     13096329                       # Number of function calls committed.
system.switch_cpus_11.commit.op_class_0::No_OpClass      3313348      0.33%      0.33% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu    764809324     77.24%     77.58% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult      1372887      0.14%     77.72% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv     12664561      1.28%     78.99% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd       172793      0.02%     79.01% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd        78582      0.01%     79.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu        54681      0.01%     79.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp            0      0.00%     79.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt       158280      0.02%     79.04% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc      1321757      0.13%     79.17% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift         5993      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt           24      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult            8      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead    131537651     13.28%     92.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     73049039      7.38%     99.84% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead       159158      0.02%     99.85% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite      1452092      0.15%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total    990150178                       # Class of committed instruction
system.switch_cpus_11.commit.bw_lim_events     40468760                       # number cycles where commit BW limit reached
system.switch_cpus_11.rob.rob_reads        3135713407                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes       3769536118                       # The number of ROB writes
system.switch_cpus_11.timesIdled              2159975                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.idleCycles             23274195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.committedInsts        499723777                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps          990150178                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    3.036807                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              3.036807                       # CPI: Total CPI of All Threads
system.switch_cpus_11.ipc                    0.329293                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.329293                       # IPC: Total IPC of All Threads
system.switch_cpus_11.int_regfile_reads    2136600743                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes   1214490133                       # number of integer regfile writes
system.switch_cpus_11.fp_regfile_reads        5355122                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes       2538656                       # number of floating regfile writes
system.switch_cpus_11.cc_regfile_reads      599704922                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes     364786586                       # number of cc regfile writes
system.switch_cpus_11.misc_regfile_reads    643781570                       # number of misc regfile reads
system.switch_cpus_12.branchPred.lookups    268009677                       # Number of BP lookups
system.switch_cpus_12.branchPred.condPredicted    268009677                       # Number of conditional branches predicted
system.switch_cpus_12.branchPred.condIncorrect     40193244                       # Number of conditional branches incorrect
system.switch_cpus_12.branchPred.BTBLookups    228733016                       # Number of BTB lookups
system.switch_cpus_12.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_12.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_12.branchPred.usedRAS     27431254                       # Number of times the RAS was used to get a target.
system.switch_cpus_12.branchPred.RASInCorrect      8041967                       # Number of incorrect RAS predictions.
system.switch_cpus_12.branchPred.indirectLookups    228733016                       # Number of indirect predictor lookups.
system.switch_cpus_12.branchPred.indirectHits     51705215                       # Number of indirect target hits.
system.switch_cpus_12.branchPred.indirectMisses    177027801                       # Number of indirect misses.
system.switch_cpus_12.branchPredindirectMispredicted     27490317                       # Number of mispredicted indirect branches.
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses        199007595                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses        101142426                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses            5420401                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses            1846081                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses        171422009                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses            1512810                       # TLB misses on write requests
system.switch_cpus_12.pwrStateResidencyTicks::OFF 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles            1517564763                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.fetch.icacheStallCycles    611618087                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_12.fetch.Insts          1160072798                       # Number of instructions fetch has processed
system.switch_cpus_12.fetch.Branches        268009677                       # Number of branches that fetch encountered
system.switch_cpus_12.fetch.predictedBranches     79136469                       # Number of branches that fetch has predicted taken
system.switch_cpus_12.fetch.Cycles          836127320                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_12.fetch.SquashCycles     81641092                       # Number of cycles fetch has spent squashing
system.switch_cpus_12.fetch.TlbCycles           10953                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_12.fetch.MiscStallCycles       581373                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_12.fetch.PendingTrapStallCycles      4872075                       # Number of stall cycles due to pending traps
system.switch_cpus_12.fetch.PendingQuiesceStallCycles          121                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_12.fetch.IcacheWaitRetryStallCycles         3470                       # Number of stall cycles due to full MSHR
system.switch_cpus_12.fetch.CacheLines      170637865                       # Number of cache lines fetched
system.switch_cpus_12.fetch.IcacheSquashes     20202153                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_12.fetch.ItlbSquashes           16                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_12.fetch.rateDist::samples   1494033945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::mean     1.536651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::stdev     2.980537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::0    1142938692     76.50%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::1      19186537      1.28%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::2      17112606      1.15%     78.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::3      14524767      0.97%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::4      21049231      1.41%     81.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::5      19991858      1.34%     82.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::6      21105555      1.41%     84.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::7      16964714      1.14%     85.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::8     221159985     14.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::total   1494033945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.branchRate       0.176605                       # Number of branch fetches per cycle
system.switch_cpus_12.fetch.rate             0.764431                       # Number of inst fetches per cycle
system.switch_cpus_12.decode.IdleCycles     535311862                       # Number of cycles decode is idle
system.switch_cpus_12.decode.BlockedCycles    597723500                       # Number of cycles decode is blocked
system.switch_cpus_12.decode.RunCycles      311878205                       # Number of cycles decode is running
system.switch_cpus_12.decode.UnblockCycles      8299828                       # Number of cycles decode is unblocking
system.switch_cpus_12.decode.SquashCycles     40820546                       # Number of cycles decode is squashing
system.switch_cpus_12.decode.DecodedInsts   2130832244                       # Number of instructions handled by decode
system.switch_cpus_12.rename.SquashCycles     40820546                       # Number of cycles rename is squashing
system.switch_cpus_12.rename.IdleCycles     554465632                       # Number of cycles rename is idle
system.switch_cpus_12.rename.BlockCycles    529769253                       # Number of cycles rename is blocking
system.switch_cpus_12.rename.serializeStallCycles         6889                       # count of cycles rename stalled for serializing inst
system.switch_cpus_12.rename.RunCycles      298100516                       # Number of cycles rename is running
system.switch_cpus_12.rename.UnblockCycles     70871105                       # Number of cycles rename is unblocking
system.switch_cpus_12.rename.RenamedInsts   2008000896                       # Number of instructions processed by rename
system.switch_cpus_12.rename.ROBFullEvents      1551119                       # Number of times rename has blocked due to ROB full
system.switch_cpus_12.rename.IQFullEvents     16420574                       # Number of times rename has blocked due to IQ full
system.switch_cpus_12.rename.LQFullEvents      1073540                       # Number of times rename has blocked due to LQ full
system.switch_cpus_12.rename.SQFullEvents     50700262                       # Number of times rename has blocked due to SQ full
system.switch_cpus_12.rename.FullRegisterEvents            9                       # Number of times there has been no free registers
system.switch_cpus_12.rename.RenamedOperands   2213204654                       # Number of destination operands rename has renamed
system.switch_cpus_12.rename.RenameLookups   4914077830                       # Number of register rename lookups that rename has made
system.switch_cpus_12.rename.int_rename_lookups   3081550605                       # Number of integer rename lookups
system.switch_cpus_12.rename.fp_rename_lookups      7014421                       # Number of floating rename lookups
system.switch_cpus_12.rename.CommittedMaps   1101205468                       # Number of HB maps that are committed
system.switch_cpus_12.rename.UndoneMaps    1111999041                       # Number of HB maps that are undone due to squashing
system.switch_cpus_12.rename.serializingInsts          291                       # count of serializing insts renamed
system.switch_cpus_12.rename.tempSerializingInsts          293                       # count of temporary serializing insts renamed
system.switch_cpus_12.rename.skidInsts       61789626                       # count of insts added to the skid buffer
system.switch_cpus_12.memDep0.insertedLoads    248345120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.insertedStores    122579207                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.conflictingLoads      8748165                       # Number of conflicting loads.
system.switch_cpus_12.memDep0.conflictingStores      6645722                       # Number of conflicting stores.
system.switch_cpus_12.iq.iqInstsAdded      1814743459                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_12.iq.iqNonSpecInstsAdded       718694                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_12.iq.iqInstsIssued     1549447179                       # Number of instructions issued
system.switch_cpus_12.iq.iqSquashedInstsIssued      3396137                       # Number of squashed instructions issued
system.switch_cpus_12.iq.iqSquashedInstsExamined    826441320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_12.iq.iqSquashedOperandsExamined   1138310700                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_12.iq.iqSquashedNonSpecRemoved       702267                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_12.iq.issued_per_cycle::samples   1494033945                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::mean     1.037090                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::stdev     1.842138                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::0   1004987000     67.27%     67.27% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::1    115126023      7.71%     74.97% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::2    108779651      7.28%     82.25% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::3     79075931      5.29%     87.55% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::4     62710130      4.20%     91.74% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::5     50779761      3.40%     95.14% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::6     42198404      2.82%     97.97% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::7     21412048      1.43%     99.40% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::8      8964997      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::total   1494033945                       # Number of insts issued each cycle
system.switch_cpus_12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntAlu     13343595     92.24%     92.24% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntMult            0      0.00%     92.24% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntDiv            2      0.00%     92.24% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatAdd            0      0.00%     92.24% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCmp            0      0.00%     92.24% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCvt            0      0.00%     92.24% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMult            0      0.00%     92.24% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMultAcc            0      0.00%     92.24% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatDiv            0      0.00%     92.24% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMisc            0      0.00%     92.24% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatSqrt            0      0.00%     92.24% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAdd           28      0.00%     92.24% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAddAcc            0      0.00%     92.24% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAlu          432      0.00%     92.24% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCmp            0      0.00%     92.24% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCvt          999      0.01%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMisc            5      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMult            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMultAcc            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShift            4      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShiftAcc            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSqrt            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAdd            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAlu            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCmp            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCvt            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatDiv            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMisc            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMult            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatSqrt            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAes            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAesMix            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash2            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash2            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma2            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma3            0      0.00%     92.25% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemRead       696592      4.82%     97.06% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemWrite       388603      2.69%     99.75% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemRead         2560      0.02%     99.77% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemWrite        33486      0.23%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.FU_type_0::No_OpClass     15891666      1.03%      1.03% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntAlu   1199277182     77.40%     78.43% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntMult      1507903      0.10%     78.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntDiv     13136241      0.85%     79.37% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatAdd       649874      0.04%     79.41% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCmp            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCvt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMult            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMultAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatDiv            1      0.00%     79.41% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMisc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatSqrt            1      0.00%     79.41% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAdd        86983      0.01%     79.42% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAddAcc            0      0.00%     79.42% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAlu        74188      0.00%     79.42% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCmp            0      0.00%     79.42% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCvt       181944      0.01%     79.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMisc      1369353      0.09%     79.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMult            0      0.00%     79.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMultAcc            0      0.00%     79.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShift        11741      0.00%     79.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSqrt            0      0.00%     79.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAdd        20561      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCvt          328      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMult           32      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAes            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAesMix            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemRead    210064816     13.56%     93.08% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemWrite    105030653      6.78%     99.86% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemRead       545256      0.04%     99.90% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemWrite      1598456      0.10%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::total   1549447179                       # Type of FU issued
system.switch_cpus_12.iq.rate                1.021009                       # Inst issue rate
system.switch_cpus_12.iq.fu_busy_cnt         14466306                       # FU busy when requested
system.switch_cpus_12.iq.fu_busy_rate        0.009336                       # FU busy rate (busy events/executed inst)
system.switch_cpus_12.iq.int_inst_queue_reads   4601311612                       # Number of integer instruction queue reads
system.switch_cpus_12.iq.int_inst_queue_writes   2634540922                       # Number of integer instruction queue writes
system.switch_cpus_12.iq.int_inst_queue_wakeup_accesses   1445345930                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_12.iq.fp_inst_queue_reads      9479134                       # Number of floating instruction queue reads
system.switch_cpus_12.iq.fp_inst_queue_writes      7423487                       # Number of floating instruction queue writes
system.switch_cpus_12.iq.fp_inst_queue_wakeup_accesses      4195592                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_12.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_12.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_12.iq.int_alu_accesses   1543266542                       # Number of integer alu accesses
system.switch_cpus_12.iq.fp_alu_accesses      4755277                       # Number of floating point alu accesses
system.switch_cpus_12.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.iew.lsq.thread0.forwLoads     26833182                       # Number of loads that had data forwarded from stores
system.switch_cpus_12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.squashedLoads    116794639                       # Number of loads squashed
system.switch_cpus_12.iew.lsq.thread0.ignoredResponses       503831                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_12.iew.lsq.thread0.memOrderViolation        65235                       # Number of memory ordering violations
system.switch_cpus_12.iew.lsq.thread0.squashedStores     48172384                       # Number of stores squashed
system.switch_cpus_12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_12.iew.lsq.thread0.rescheduledLoads       132645                       # Number of loads that were rescheduled
system.switch_cpus_12.iew.lsq.thread0.cacheBlocked        83978                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_12.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_12.iew.iewSquashCycles     40820546                       # Number of cycles IEW is squashing
system.switch_cpus_12.iew.iewBlockCycles    403026395                       # Number of cycles IEW is blocking
system.switch_cpus_12.iew.iewUnblockCycles     49314313                       # Number of cycles IEW is unblocking
system.switch_cpus_12.iew.iewDispatchedInsts   1815462153                       # Number of instructions dispatched to IQ
system.switch_cpus_12.iew.iewDispSquashedInsts     31527922                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_12.iew.iewDispLoadInsts    248345120                       # Number of dispatched load instructions
system.switch_cpus_12.iew.iewDispStoreInsts    122579207                       # Number of dispatched store instructions
system.switch_cpus_12.iew.iewDispNonSpecInsts       240607                       # Number of dispatched non-speculative instructions
system.switch_cpus_12.iew.iewIQFullEvents      1519347                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_12.iew.iewLSQFullEvents     46987219                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_12.iew.memOrderViolationEvents        65235                       # Number of memory order violations
system.switch_cpus_12.iew.predictedTakenIncorrect     12480065                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_12.iew.predictedNotTakenIncorrect     38323224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_12.iew.branchMispredicts     50803289                       # Number of branch mispredicts detected at execute
system.switch_cpus_12.iew.iewExecutedInsts   1489609158                       # Number of executed instructions
system.switch_cpus_12.iew.iewExecLoadInsts    198914294                       # Number of load instructions executed
system.switch_cpus_12.iew.iewExecSquashedInsts     59838021                       # Number of squashed instructions skipped in execute
system.switch_cpus_12.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_12.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_12.iew.exec_refs         300028715                       # number of memory reference insts executed
system.switch_cpus_12.iew.exec_branches     152497436                       # Number of branches executed
system.switch_cpus_12.iew.exec_stores       101114421                       # Number of stores executed
system.switch_cpus_12.iew.exec_rate          0.981579                       # Inst execution rate
system.switch_cpus_12.iew.wb_sent          1460725766                       # cumulative count of insts sent to commit
system.switch_cpus_12.iew.wb_count         1449541522                       # cumulative count of insts written-back
system.switch_cpus_12.iew.wb_producers     1008237479                       # num instructions producing a value
system.switch_cpus_12.iew.wb_consumers     1608157428                       # num instructions consuming a value
system.switch_cpus_12.iew.wb_rate            0.955176                       # insts written-back per cycle
system.switch_cpus_12.iew.wb_fanout          0.626952                       # average fanout of values written-back
system.switch_cpus_12.commit.commitSquashedInsts    826673291                       # The number of squashed insts skipped by commit
system.switch_cpus_12.commit.commitNonSpecStalls        16427                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_12.commit.branchMispredicts     40772105                       # The number of times a branch was mispredicted
system.switch_cpus_12.commit.committed_per_cycle::samples   1359233471                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::mean     0.727631                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::stdev     1.756017                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::0   1050811872     77.31%     77.31% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::1    102106734      7.51%     84.82% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::2     46131016      3.39%     88.22% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::3     62364039      4.59%     92.80% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::4     28380393      2.09%     94.89% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::5     11033937      0.81%     95.70% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::6     10402413      0.77%     96.47% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::7      7570464      0.56%     97.03% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::8     40432603      2.97%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::total   1359233471                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committedInsts    499159349                       # Number of instructions committed
system.switch_cpus_12.commit.committedOps    989020690                       # Number of ops (including micro ops) committed
system.switch_cpus_12.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_12.commit.refs           205957269                       # Number of memory references committed
system.switch_cpus_12.commit.loads          131550461                       # Number of loads committed
system.switch_cpus_12.commit.membars            10814                       # Number of memory barriers committed
system.switch_cpus_12.commit.branches       111465575                       # Number of branches committed
system.switch_cpus_12.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_12.commit.fp_insts         3579157                       # Number of committed floating point instructions.
system.switch_cpus_12.commit.int_insts      983869091                       # Number of committed integer instructions.
system.switch_cpus_12.commit.function_calls     13076326                       # Number of function calls committed.
system.switch_cpus_12.commit.op_class_0::No_OpClass      3306836      0.33%      0.33% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntAlu    763966541     77.24%     77.58% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntMult      1372887      0.14%     77.72% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntDiv     12625039      1.28%     78.99% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatAdd       172793      0.02%     79.01% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCmp            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCvt            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMult            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMultAcc            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatDiv            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMisc            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatSqrt            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAdd        78582      0.01%     79.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAlu        54681      0.01%     79.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCmp            0      0.00%     79.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCvt       158280      0.02%     79.04% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMisc      1321757      0.13%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMult            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMultAcc            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShift         5993      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShiftAcc            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSqrt            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAdd            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAlu            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCvt           24      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatDiv            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMisc            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMult            8      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAes            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAesMix            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma3            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemRead    131391303     13.28%     92.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemWrite     72954716      7.38%     99.84% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemRead       159158      0.02%     99.85% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemWrite      1452092      0.15%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::total    989020690                       # Class of committed instruction
system.switch_cpus_12.commit.bw_lim_events     40432603                       # number cycles where commit BW limit reached
system.switch_cpus_12.rob.rob_reads        3134494849                       # The number of ROB reads
system.switch_cpus_12.rob.rob_writes       3767683095                       # The number of ROB writes
system.switch_cpus_12.timesIdled              2159690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_12.idleCycles             23530818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_12.committedInsts        499159349                       # Number of Instructions Simulated
system.switch_cpus_12.committedOps          989020690                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_12.cpi                    3.040241                       # CPI: Cycles Per Instruction
system.switch_cpus_12.cpi_total              3.040241                       # CPI: Total CPI of All Threads
system.switch_cpus_12.ipc                    0.328921                       # IPC: Instructions Per Cycle
system.switch_cpus_12.ipc_total              0.328921                       # IPC: Total IPC of All Threads
system.switch_cpus_12.int_regfile_reads    2135162337                       # number of integer regfile reads
system.switch_cpus_12.int_regfile_writes   1213713153                       # number of integer regfile writes
system.switch_cpus_12.fp_regfile_reads        5353054                       # number of floating regfile reads
system.switch_cpus_12.fp_regfile_writes       2535094                       # number of floating regfile writes
system.switch_cpus_12.cc_regfile_reads      599438317                       # number of cc regfile reads
system.switch_cpus_12.cc_regfile_writes     364576881                       # number of cc regfile writes
system.switch_cpus_12.misc_regfile_reads    643554572                       # number of misc regfile reads
system.switch_cpus_13.branchPred.lookups    268524376                       # Number of BP lookups
system.switch_cpus_13.branchPred.condPredicted    268524376                       # Number of conditional branches predicted
system.switch_cpus_13.branchPred.condIncorrect     40268000                       # Number of conditional branches incorrect
system.switch_cpus_13.branchPred.BTBLookups    229093817                       # Number of BTB lookups
system.switch_cpus_13.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_13.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_13.branchPred.usedRAS     27465511                       # Number of times the RAS was used to get a target.
system.switch_cpus_13.branchPred.RASInCorrect      8053459                       # Number of incorrect RAS predictions.
system.switch_cpus_13.branchPred.indirectLookups    229093817                       # Number of indirect predictor lookups.
system.switch_cpus_13.branchPred.indirectHits     51829836                       # Number of indirect target hits.
system.switch_cpus_13.branchPred.indirectMisses    177263981                       # Number of indirect misses.
system.switch_cpus_13.branchPredindirectMispredicted     27536270                       # Number of mispredicted indirect branches.
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses        199318936                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses        101256283                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses            5427863                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses            1847981                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses        171758432                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses            1539500                       # TLB misses on write requests
system.switch_cpus_13.pwrStateResidencyTicks::OFF 437218964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles            1517564763                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.fetch.icacheStallCycles    612512142                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_13.fetch.Insts          1162158162                       # Number of instructions fetch has processed
system.switch_cpus_13.fetch.Branches        268524376                       # Number of branches that fetch encountered
system.switch_cpus_13.fetch.predictedBranches     79295347                       # Number of branches that fetch has predicted taken
system.switch_cpus_13.fetch.Cycles          834975682                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_13.fetch.SquashCycles     81830318                       # Number of cycles fetch has spent squashing
system.switch_cpus_13.fetch.TlbCycles           15001                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_13.fetch.MiscStallCycles       601146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_13.fetch.PendingTrapStallCycles      5026499                       # Number of stall cycles due to pending traps
system.switch_cpus_13.fetch.PendingQuiesceStallCycles          301                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_13.fetch.IcacheWaitRetryStallCycles         4325                       # Number of stall cycles due to full MSHR
system.switch_cpus_13.fetch.CacheLines      170949235                       # Number of cache lines fetched
system.switch_cpus_13.fetch.IcacheSquashes     20225516                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_13.fetch.ItlbSquashes           22                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_13.fetch.rateDist::samples   1494050255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::mean     1.539466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::stdev     2.982517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::0    1142320288     76.46%     76.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::1      19220114      1.29%     77.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::2      17124134      1.15%     78.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::3      14518224      0.97%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::4      21108413      1.41%     81.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::5      20060288      1.34%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::6      21159808      1.42%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::7      16989990      1.14%     85.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::8     221548996     14.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::total   1494050255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.branchRate       0.176944                       # Number of branch fetches per cycle
system.switch_cpus_13.fetch.rate             0.765805                       # Number of inst fetches per cycle
system.switch_cpus_13.decode.IdleCycles     536133204                       # Number of cycles decode is idle
system.switch_cpus_13.decode.BlockedCycles    596231328                       # Number of cycles decode is blocked
system.switch_cpus_13.decode.RunCycles      312445036                       # Number of cycles decode is running
system.switch_cpus_13.decode.UnblockCycles      8325524                       # Number of cycles decode is unblocking
system.switch_cpus_13.decode.SquashCycles     40915159                       # Number of cycles decode is squashing
system.switch_cpus_13.decode.DecodedInsts   2134808846                       # Number of instructions handled by decode
system.switch_cpus_13.rename.SquashCycles     40915159                       # Number of cycles rename is squashing
system.switch_cpus_13.rename.IdleCycles     555326194                       # Number of cycles rename is idle
system.switch_cpus_13.rename.BlockCycles    529465746                       # Number of cycles rename is blocking
system.switch_cpus_13.rename.serializeStallCycles         6224                       # count of cycles rename stalled for serializing inst
system.switch_cpus_13.rename.RunCycles      298649666                       # Number of cycles rename is running
system.switch_cpus_13.rename.UnblockCycles     69687262                       # Number of cycles rename is unblocking
system.switch_cpus_13.rename.RenamedInsts   2011679506                       # Number of instructions processed by rename
system.switch_cpus_13.rename.ROBFullEvents      1540303                       # Number of times rename has blocked due to ROB full
system.switch_cpus_13.rename.IQFullEvents     16514838                       # Number of times rename has blocked due to IQ full
system.switch_cpus_13.rename.LQFullEvents      1154578                       # Number of times rename has blocked due to LQ full
system.switch_cpus_13.rename.SQFullEvents     49386859                       # Number of times rename has blocked due to SQ full
system.switch_cpus_13.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus_13.rename.RenamedOperands   2217586318                       # Number of destination operands rename has renamed
system.switch_cpus_13.rename.RenameLookups   4923188301                       # Number of register rename lookups that rename has made
system.switch_cpus_13.rename.int_rename_lookups   3087393565                       # Number of integer rename lookups
system.switch_cpus_13.rename.fp_rename_lookups      7024129                       # Number of floating rename lookups
system.switch_cpus_13.rename.CommittedMaps   1102672609                       # Number of HB maps that are committed
system.switch_cpus_13.rename.UndoneMaps    1114913683                       # Number of HB maps that are undone due to squashing
system.switch_cpus_13.rename.serializingInsts          296                       # count of serializing insts renamed
system.switch_cpus_13.rename.tempSerializingInsts          297                       # count of temporary serializing insts renamed
system.switch_cpus_13.rename.skidInsts       61899215                       # count of insts added to the skid buffer
system.switch_cpus_13.memDep0.insertedLoads    248821415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.insertedStores    122711090                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.conflictingLoads      8761042                       # Number of conflicting loads.
system.switch_cpus_13.memDep0.conflictingStores      6618394                       # Number of conflicting stores.
system.switch_cpus_13.iq.iqInstsAdded      1818075736                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_13.iq.iqNonSpecInstsAdded       719066                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_13.iq.iqInstsIssued     1551905088                       # Number of instructions issued
system.switch_cpus_13.iq.iqSquashedInstsIssued      3387088                       # Number of squashed instructions issued
system.switch_cpus_13.iq.iqSquashedInstsExamined    828456558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_13.iq.iqSquashedOperandsExamined   1141915334                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_13.iq.iqSquashedNonSpecRemoved       702639                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_13.iq.issued_per_cycle::samples   1494050255                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::mean     1.038723                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::stdev     1.842958                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::0   1004213854     67.21%     67.21% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::1    115264928      7.71%     74.93% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::2    108970074      7.29%     82.22% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::3     79243090      5.30%     87.53% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::4     62825316      4.21%     91.73% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::5     50881588      3.41%     95.14% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::6     42256343      2.83%     97.97% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::7     21437016      1.43%     99.40% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::8      8958046      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::total   1494050255                       # Number of insts issued each cycle
system.switch_cpus_13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntAlu     13341423     92.18%     92.18% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntMult            0      0.00%     92.18% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntDiv            6      0.00%     92.18% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatAdd            0      0.00%     92.18% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCmp            0      0.00%     92.18% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCvt            0      0.00%     92.18% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMult            0      0.00%     92.18% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMultAcc            0      0.00%     92.18% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatDiv            0      0.00%     92.18% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMisc            0      0.00%     92.18% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatSqrt            0      0.00%     92.18% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAdd           23      0.00%     92.18% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAddAcc            0      0.00%     92.18% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAlu          243      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCmp            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCvt          363      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMisc            4      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMult            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMultAcc            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShift            4      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShiftAcc            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSqrt            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAdd            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAlu            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCmp            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCvt            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatDiv            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMisc            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMult            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatSqrt            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAes            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAesMix            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash2            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash2            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma2            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma3            0      0.00%     92.19% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemRead       706666      4.88%     97.07% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemWrite       387048      2.67%     99.75% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemRead         2499      0.02%     99.76% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemWrite        34266      0.24%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.FU_type_0::No_OpClass     15964169      1.03%      1.03% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntAlu   1201170615     77.40%     78.43% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntMult      1506369      0.10%     78.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntDiv     13184680      0.85%     79.38% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatAdd       650818      0.04%     79.42% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCmp            0      0.00%     79.42% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCvt            2      0.00%     79.42% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMult            1      0.00%     79.42% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMultAcc            0      0.00%     79.42% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatDiv            0      0.00%     79.42% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMisc            0      0.00%     79.42% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatSqrt            0      0.00%     79.42% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAdd        86864      0.01%     79.42% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAddAcc            0      0.00%     79.42% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAlu        74449      0.00%     79.43% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCmp            0      0.00%     79.43% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCvt       181796      0.01%     79.44% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMisc      1370606      0.09%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMult            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMultAcc            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShift        11785      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSqrt            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAdd        20372      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCmp            2      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCvt          229      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMult           26      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAes            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAesMix            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemRead    210393646     13.56%     93.09% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemWrite    105145093      6.78%     99.86% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemRead       544805      0.04%     99.90% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemWrite      1598761      0.10%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::total   1551905088                       # Type of FU issued
system.switch_cpus_13.iq.rate                1.022629                       # Inst issue rate
system.switch_cpus_13.iq.fu_busy_cnt         14472545                       # FU busy when requested
system.switch_cpus_13.iq.fu_busy_rate        0.009326                       # FU busy rate (busy events/executed inst)
system.switch_cpus_13.iq.int_inst_queue_reads   4606236646                       # Number of integer instruction queue reads
system.switch_cpus_13.iq.int_inst_queue_writes   2639878588                       # Number of integer instruction queue writes
system.switch_cpus_13.iq.int_inst_queue_wakeup_accesses   1447632443                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_13.iq.fp_inst_queue_reads      9483416                       # Number of floating instruction queue reads
system.switch_cpus_13.iq.fp_inst_queue_writes      7434214                       # Number of floating instruction queue writes
system.switch_cpus_13.iq.fp_inst_queue_wakeup_accesses      4196186                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_13.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_13.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_13.iq.int_alu_accesses   1545656358                       # Number of integer alu accesses
system.switch_cpus_13.iq.fp_alu_accesses      4757106                       # Number of floating point alu accesses
system.switch_cpus_13.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.iew.lsq.thread0.forwLoads     26870115                       # Number of loads that had data forwarded from stores
system.switch_cpus_13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.squashedLoads    117099740                       # Number of loads squashed
system.switch_cpus_13.iew.lsq.thread0.ignoredResponses       503455                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_13.iew.lsq.thread0.memOrderViolation        65686                       # Number of memory ordering violations
system.switch_cpus_13.iew.lsq.thread0.squashedStores     48194741                       # Number of stores squashed
system.switch_cpus_13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_13.iew.lsq.thread0.rescheduledLoads       131977                       # Number of loads that were rescheduled
system.switch_cpus_13.iew.lsq.thread0.cacheBlocked        85102                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_13.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_13.iew.iewSquashCycles     40915159                       # Number of cycles IEW is squashing
system.switch_cpus_13.iew.iewBlockCycles    401639468                       # Number of cycles IEW is blocking
system.switch_cpus_13.iew.iewUnblockCycles     50512394                       # Number of cycles IEW is unblocking
system.switch_cpus_13.iew.iewDispatchedInsts   1818794802                       # Number of instructions dispatched to IQ
system.switch_cpus_13.iew.iewDispSquashedInsts     31606425                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_13.iew.iewDispLoadInsts    248821415                       # Number of dispatched load instructions
system.switch_cpus_13.iew.iewDispStoreInsts    122711090                       # Number of dispatched store instructions
system.switch_cpus_13.iew.iewDispNonSpecInsts       240693                       # Number of dispatched non-speculative instructions
system.switch_cpus_13.iew.iewIQFullEvents      1515235                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_13.iew.iewLSQFullEvents     48188083                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_13.iew.memOrderViolationEvents        65686                       # Number of memory order violations
system.switch_cpus_13.iew.predictedTakenIncorrect     12505708                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_13.iew.predictedNotTakenIncorrect     38404518                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_13.iew.branchMispredicts     50910226                       # Number of branch mispredicts detected at execute
system.switch_cpus_13.iew.iewExecutedInsts   1491977058                       # Number of executed instructions
system.switch_cpus_13.iew.iewExecLoadInsts    199225355                       # Number of load instructions executed
system.switch_cpus_13.iew.iewExecSquashedInsts     59928028                       # Number of squashed instructions skipped in execute
system.switch_cpus_13.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_13.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_13.iew.exec_refs         300453728                       # number of memory reference insts executed
system.switch_cpus_13.iew.exec_branches     152683158                       # Number of branches executed
system.switch_cpus_13.iew.exec_stores       101228373                       # Number of stores executed
system.switch_cpus_13.iew.exec_rate          0.983139                       # Inst execution rate
system.switch_cpus_13.iew.wb_sent          1463049421                       # cumulative count of insts sent to commit
system.switch_cpus_13.iew.wb_count         1451828629                       # cumulative count of insts written-back
system.switch_cpus_13.iew.wb_producers     1009914274                       # num instructions producing a value
system.switch_cpus_13.iew.wb_consumers     1610901197                       # num instructions consuming a value
system.switch_cpus_13.iew.wb_rate            0.956683                       # insts written-back per cycle
system.switch_cpus_13.iew.wb_fanout          0.626925                       # average fanout of values written-back
system.switch_cpus_13.commit.commitSquashedInsts    828688122                       # The number of squashed insts skipped by commit
system.switch_cpus_13.commit.commitNonSpecStalls        16427                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_13.commit.branchMispredicts     40866319                       # The number of times a branch was mispredicted
system.switch_cpus_13.commit.committed_per_cycle::samples   1358919434                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::mean     0.728769                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::stdev     1.756955                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::0   1050050851     77.27%     77.27% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::1    102233918      7.52%     84.79% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::2     46212362      3.40%     88.19% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::3     62479471      4.60%     92.79% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::4     28438658      2.09%     94.89% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::5     11037295      0.81%     95.70% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::6     10428748      0.77%     96.46% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::7      7577476      0.56%     97.02% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::8     40460655      2.98%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::total   1358919434                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committedInsts    499816948                       # Number of instructions committed
system.switch_cpus_13.commit.committedOps    990338222                       # Number of ops (including micro ops) committed
system.switch_cpus_13.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_13.commit.refs           206238018                       # Number of memory references committed
system.switch_cpus_13.commit.loads          131721669                       # Number of loads committed
system.switch_cpus_13.commit.membars            10814                       # Number of memory barriers committed
system.switch_cpus_13.commit.branches       111604828                       # Number of branches committed
system.switch_cpus_13.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_13.commit.fp_insts         3579340                       # Number of committed floating point instructions.
system.switch_cpus_13.commit.int_insts      985179413                       # Number of committed integer instructions.
system.switch_cpus_13.commit.function_calls     13099650                       # Number of function calls committed.
system.switch_cpus_13.commit.op_class_0::No_OpClass      3313983      0.33%      0.33% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntAlu    764954369     77.24%     77.58% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntMult      1373024      0.14%     77.72% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntDiv     12666654      1.28%     78.99% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatAdd       172800      0.02%     79.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCmp            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCvt            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMult            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMultAcc            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatDiv            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMisc            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatSqrt            0      0.00%     79.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAdd        78582      0.01%     79.02% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAlu        54681      0.01%     79.02% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCmp            0      0.00%     79.02% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCvt       158280      0.02%     79.04% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMisc      1321806      0.13%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMult            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMultAcc            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShift         5993      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShiftAcc            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSqrt            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAdd            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAlu            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCmp            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCvt           24      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatDiv            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMisc            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMult            8      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAes            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAesMix            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma2            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma3            0      0.00%     79.17% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemRead    131562511     13.28%     92.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemWrite     73064137      7.38%     99.84% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemRead       159158      0.02%     99.85% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemWrite      1452212      0.15%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::total    990338222                       # Class of committed instruction
system.switch_cpus_13.commit.bw_lim_events     40460655                       # number cycles where commit BW limit reached
system.switch_cpus_13.rob.rob_reads        3137485123                       # The number of ROB reads
system.switch_cpus_13.rob.rob_writes       3774676132                       # The number of ROB writes
system.switch_cpus_13.timesIdled              2164256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_13.idleCycles             23514508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_13.committedInsts        499816948                       # Number of Instructions Simulated
system.switch_cpus_13.committedOps          990338222                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_13.cpi                    3.036241                       # CPI: Cycles Per Instruction
system.switch_cpus_13.cpi_total              3.036241                       # CPI: Total CPI of All Threads
system.switch_cpus_13.ipc                    0.329355                       # IPC: Instructions Per Cycle
system.switch_cpus_13.ipc_total              0.329355                       # IPC: Total IPC of All Threads
system.switch_cpus_13.int_regfile_reads    2138456296                       # number of integer regfile reads
system.switch_cpus_13.int_regfile_writes   1215768367                       # number of integer regfile writes
system.switch_cpus_13.fp_regfile_reads        5355214                       # number of floating regfile reads
system.switch_cpus_13.fp_regfile_writes       2535509                       # number of floating regfile writes
system.switch_cpus_13.cc_regfile_reads      600082277                       # number of cc regfile reads
system.switch_cpus_13.cc_regfile_writes     365087059                       # number of cc regfile writes
system.switch_cpus_13.misc_regfile_reads    644452699                       # number of misc regfile reads
system.tol3bus.snoop_filter.tot_requests     24881663                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     12474391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops          37106                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops        37106                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 437218964500                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp          10068547                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      7963606                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        12171421                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1168                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1168                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2343011                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2343010                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq     10068549                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side      9327772                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side      9234760                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side      9368278                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side      9363578                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total              37294388                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side    277753088                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side    274612672                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side    278478912                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side    278266048                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total             1109110720                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         7666092                       # Total snoops (count)
system.tol3bus.snoopTraffic                 194899712                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         20078820                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.001848                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.042949                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               20041714     99.82%     99.82% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  37106      0.18%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           20078820                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         8679564750                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2328809539                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy        2306410338                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy        2339292264                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             0.6                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy        2338023241                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
