<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DIY Logging Volt/Ampmeter: STM32F103C8T6_powermeter-interface/Drivers/CMSIS/Include/core_armv8mbl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DIY Logging Volt/Ampmeter
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('core__armv8mbl_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">core_armv8mbl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__armv8mbl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span><span class="comment">/**</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file     core_armv8mbl.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief    CMSIS Armv8-M Baseline Core Peripheral Access Layer Header File</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @version  V5.0.7</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @date     22. June 2018</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Copyright (c) 2009-2018 Arm Limited. All rights reserved.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * not use this file except in compliance with the License.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * limitations under the License.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#if   defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">  #pragma system_include         </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#elif defined (__clang__)</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">  #pragma clang system_header   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __CORE_ARMV8MBL_H_GENERIC</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#af4942be198906efc77f7ea287a1efd08">   32</a></span>&#160;<span class="preprocessor">#define __CORE_ARMV8MBL_H_GENERIC</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">  CMSIS violates the following MISRA-C:2004 rules:</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">   \li Required Rule 8.5, object/function definition in header file.&lt;br&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">     Function definitions in header files are used to allow &#39;inlining&#39;.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">   \li Required Rule 18.4, declaration of union type or object of union type: &#39;{...}&#39;.&lt;br&gt;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">     Unions are used for effective representation of core registers.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">   \li Advisory Rule 19.7, Function-like macro defined.&lt;br&gt;</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">     Function-like macros are used to allow more efficient code.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="comment"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  \ingroup Cortex_ARMv8MBL</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cmsis__version_8h.html">cmsis_version.h</a>&quot;</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/*  CMSIS definitions */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#ad360c1ab5b1061b28437fa428c2442ad">   66</a></span>&#160;<span class="preprocessor">#define __ARMv8MBL_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   </span><span class="comment">/*!&lt; \deprecated [31:16] CMSIS HAL main version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#aaf33addabe421d1792882dc889f449c2">   67</a></span>&#160;<span class="preprocessor">#define __ARMv8MBL_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    </span><span class="comment">/*!&lt; \deprecated [15:0]  CMSIS HAL sub version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#a27f9fea702a532f8aaead620abf2b354">   68</a></span>&#160;<span class="preprocessor">#define __ARMv8MBL_CMSIS_VERSION       ((__ARMv8MBL_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">                                         __ARMv8MBL_CMSIS_VERSION_SUB           )  </span><span class="comment">/*!&lt; \deprecated CMSIS HAL version number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#a63ea62503c88acab19fcf3d5743009e3">   71</a></span>&#160;<span class="preprocessor">#define __CORTEX_M                     ( 2U)                                            </span><span class="comment">/*!&lt; Cortex-M Core */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/** __FPU_USED indicates whether an FPU is used or not.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">    This core does not support an FPU at all</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">   76</a></span>&#160;<span class="preprocessor">#define __FPU_USED       0U</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#elif defined (__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #if defined __ARM_PCS_VFP</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">  #if defined __ARMVFP__</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#elif defined ( __TI_ARM__ )</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">  #if defined __FPU_VFP__</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#elif defined ( __CSMC__ )</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cmsis__compiler_8h.html">cmsis_compiler.h</a>&quot;</span>               <span class="comment">/* CMSIS compiler specific defines */</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_ARMV8MBL_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#ifndef __CORE_ARMV8MBL_H_DEPENDANT</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#af3526e1930b24c3d8724b94fd16411e7">  127</a></span>&#160;<span class="preprocessor">#define __CORE_ARMV8MBL_H_DEPENDANT</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">  #ifndef __ARMv8MBL_REV</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">    #define __ARMv8MBL_REV               0x0000U</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">    #warning &quot;__ARMv8MBL_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">  #ifndef __FPU_PRESENT</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">    #define __FPU_PRESENT             0U</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">    #define __MPU_PRESENT             0U</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">  #ifndef __SAUREGION_PRESENT</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">    #define __SAUREGION_PRESENT       0U</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">    #warning &quot;__SAUREGION_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">  #ifndef __VTOR_PRESENT</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">    #define __VTOR_PRESENT            0U</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">    #warning &quot;__VTOR_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">    #define __NVIC_PRIO_BITS          2U</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">  #ifndef __ETM_PRESENT</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">    #define __ETM_PRESENT             0U</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">    #warning &quot;__ETM_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">  #ifndef __MTB_PRESENT</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">    #define __MTB_PRESENT             0U</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">    #warning &quot;__MTB_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span><span class="comment"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">    \defgroup CMSIS_glob_defs CMSIS Global Defines</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">    &lt;strong&gt;IO Type Qualifiers&lt;/strong&gt; are used</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">    \li to specify the access to peripheral variables.</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">    \li for automatic generation of peripheral register debug information.</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span><span class="comment">/*!&lt; Defines &#39;read only&#39; permissions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">  193</a></span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span><span class="comment">/*!&lt; Defines &#39;read only&#39; permissions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">  195</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span><span class="comment">/*!&lt; Defines &#39;write only&#39; permissions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">  196</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span><span class="comment">/*!&lt; Defines &#39;read / write&#39; permissions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* following defines should be used for structure members */</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">  199</a></span>&#160;<span class="preprocessor">#define     __IM     volatile const      </span><span class="comment">/*! Defines &#39;read only&#39; structure member permissions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">  200</a></span>&#160;<span class="preprocessor">#define     __OM     volatile            </span><span class="comment">/*! Defines &#39;write only&#39; structure member permissions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">  201</a></span>&#160;<span class="preprocessor">#define     __IOM    volatile            </span><span class="comment">/*! Defines &#39;read / write&#39; structure member permissions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/*@} end of group ARMv8MBL */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">  Core Register contain:</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">  - Core Register</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">  - Core SCB Register</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  - Core Debug Register</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">  - Core MPU Register</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">  - Core SAU Register</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="comment"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">  \defgroup CMSIS_core_register Defines and Type Definitions</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">  \brief Type definitions and defines for Cortex-M processor based devices.</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  \ingroup    CMSIS_core_register</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">  \defgroup   CMSIS_CORE  Status and Control Registers</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">  \brief      Core Register type definitions.</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">  \brief  Union type to access the Application Program Status Register (APSR).</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html">  233</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;{</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  {</div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga40a16164602a889d31a6bd92e9ccde92">  237</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga40a16164602a889d31a6bd92e9ccde92">_reserved0</a>:28;              <span class="comment">/*!&lt; bit:  0..27  Reserved */</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga8003e190933fcfbff0b0878f48aa32b6">  238</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga8003e190933fcfbff0b0878f48aa32b6">V</a>:1;                        <span class="comment">/*!&lt; bit:     28  Overflow condition code flag */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga7c6e27604bd227c0c7685ae13ee33dc4">  239</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga7c6e27604bd227c0c7685ae13ee33dc4">C</a>:1;                        <span class="comment">/*!&lt; bit:     29  Carry condition code flag */</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga8030e626bbdfa4d8f50cf01ea2d1c0ea">  240</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga8030e626bbdfa4d8f50cf01ea2d1c0ea">Z</a>:1;                        <span class="comment">/*!&lt; bit:     30  Zero condition code flag */</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga77dede9507ca1f554043f49035299f2e">  241</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga77dede9507ca1f554043f49035299f2e">N</a>:1;                        <span class="comment">/*!&lt; bit:     31  Negative condition code flag */</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  } b;                                   <span class="comment">/*!&lt; Structure used for bit  access */</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">  243</a></span>&#160;  uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">w</a>;                            <span class="comment">/*!&lt; Type      used for word access */</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;} <a class="code" href="unionAPSR__Type.html">APSR_Type</a>;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/* APSR Register Definitions */</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac469528d210043c7bd3f12f0e6824766">  247</a></span>&#160;<span class="preprocessor">#define APSR_N_Pos                         31U                                            </span><span class="comment">/*!&lt; APSR: N Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadbc2cf55a026f661b53fadfcf822cef1">  248</a></span>&#160;<span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span><span class="comment">/*!&lt; APSR: N Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3661286d108b1aca308d7445685eae3a">  250</a></span>&#160;<span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span><span class="comment">/*!&lt; APSR: Z Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1deb4d1aa72bb83d1f79329406f15711">  251</a></span>&#160;<span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span><span class="comment">/*!&lt; APSR: Z Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  253</a></span>&#160;<span class="preprocessor">#define APSR_C_Pos                         29U                                            </span><span class="comment">/*!&lt; APSR: C Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6d47803fbad455bc10bd1ce59f2f335d">  254</a></span>&#160;<span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span><span class="comment">/*!&lt; APSR: C Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac62830f67679ccd11658c4172c3e6ea7">  256</a></span>&#160;<span class="preprocessor">#define APSR_V_Pos                         28U                                            </span><span class="comment">/*!&lt; APSR: V Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga33305d6701356bff6890b315fe8b5489">  257</a></span>&#160;<span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span><span class="comment">/*!&lt; APSR: V Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">  \brief  Union type to access the Interrupt Program Status Register (IPSR).</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="unionIPSR__Type.html">  263</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;{</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  {</div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gafaf0827367274b557f0d28e0a2398229">  267</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gafaf0827367274b557f0d28e0a2398229">ISR</a>:9;                      <span class="comment">/*!&lt; bit:  0.. 8  Exception number */</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gaa0449af1acf460572a66b57e2d07a931">  268</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gaa0449af1acf460572a66b57e2d07a931">_reserved0</a>:23;              <span class="comment">/*!&lt; bit:  9..31  Reserved */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  } b;                                   <span class="comment">/*!&lt; Structure used for bit  access */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">  270</a></span>&#160;  uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">w</a>;                            <span class="comment">/*!&lt; Type      used for word access */</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;} <a class="code" href="unionIPSR__Type.html">IPSR_Type</a>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* IPSR Register Definitions */</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0e34027584d02c43811ae908a5ca9adf">  274</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span><span class="comment">/*!&lt; IPSR: ISR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  275</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span><span class="comment">/*!&lt; IPSR: ISR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html">  281</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;{</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  {</div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga14aa41f658bf70c2d44435d24761a760">  285</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga14aa41f658bf70c2d44435d24761a760">ISR</a>:9;                      <span class="comment">/*!&lt; bit:  0.. 8  Exception number */</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga7af0067da9805e481890c297bf4ed70f">  286</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga7af0067da9805e481890c297bf4ed70f">_reserved0</a>:15;              <span class="comment">/*!&lt; bit:  9..23  Reserved */</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga5224815d0f90fb7d26c7007bfb8e38d5">  287</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga5224815d0f90fb7d26c7007bfb8e38d5">T</a>:1;                        <span class="comment">/*!&lt; bit:     24  Thumb bit        (read 0) */</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga47fcd8148847b188c61b2e12baba8f5f">  288</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga47fcd8148847b188c61b2e12baba8f5f">_reserved1</a>:3;               <span class="comment">/*!&lt; bit: 25..27  Reserved */</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga6dd30396c78f8bc53d30ca13b058cbb2">  289</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga6dd30396c78f8bc53d30ca13b058cbb2">V</a>:1;                        <span class="comment">/*!&lt; bit:     28  Overflow condition code flag */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gae33d83822b56cd849b9fa9affddd59b2">  290</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gae33d83822b56cd849b9fa9affddd59b2">C</a>:1;                        <span class="comment">/*!&lt; bit:     29  Carry condition code flag */</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gac1f7475b01a46aef06d9f53d3a2a69ef">  291</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gac1f7475b01a46aef06d9f53d3a2a69ef">Z</a>:1;                        <span class="comment">/*!&lt; bit:     30  Zero condition code flag */</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga38ba57343e56c653939fd792c19af047">  292</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga38ba57343e56c653939fd792c19af047">N</a>:1;                        <span class="comment">/*!&lt; bit:     31  Negative condition code flag */</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  } b;                                   <span class="comment">/*!&lt; Structure used for bit  access */</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga1a47176768f45f79076c4f5b1b534bc2">  294</a></span>&#160;  uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga1a47176768f45f79076c4f5b1b534bc2">w</a>;                            <span class="comment">/*!&lt; Type      used for word access */</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;} <a class="code" href="unionxPSR__Type.html">xPSR_Type</a>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* xPSR Register Definitions */</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  298</a></span>&#160;<span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span><span class="comment">/*!&lt; xPSR: N Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  299</a></span>&#160;<span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span><span class="comment">/*!&lt; xPSR: N Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160; </div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5869dd608eea73c80f0567d781d2230b">  301</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span><span class="comment">/*!&lt; xPSR: Z Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga907599209fba99f579778e662021c4f2">  302</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span><span class="comment">/*!&lt; xPSR: Z Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga14adb79b91f6634b351a1b57394e2db6">  304</a></span>&#160;<span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span><span class="comment">/*!&lt; xPSR: C Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga21e2497255d380f956ca0f48d11d0775">  305</a></span>&#160;<span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span><span class="comment">/*!&lt; xPSR: C Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae0cfbb394490db402623d97e6a979e00">  307</a></span>&#160;<span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span><span class="comment">/*!&lt; xPSR: V Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab07f94ed3b6ee695f5af719dc27995c2">  308</a></span>&#160;<span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span><span class="comment">/*!&lt; xPSR: V Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga98d801da9a49cda944f52aeae104dd38">  310</a></span>&#160;<span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span><span class="comment">/*!&lt; xPSR: T Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga30ae2111816e82d47636a8d4577eb6ee">  311</a></span>&#160;<span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span><span class="comment">/*!&lt; xPSR: T Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160; </div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga21bff245fb1aef9683f693d9d7bb2233">  313</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span><span class="comment">/*!&lt; xPSR: ISR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  314</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span><span class="comment">/*!&lt; xPSR: ISR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">  \brief  Union type to access the Control Registers (CONTROL).</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="unionCONTROL__Type.html">  320</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;{</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  {</div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga666f4d16841194dd2ffb38cd9c1ff021">  324</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga666f4d16841194dd2ffb38cd9c1ff021">nPRIV</a>:1;                    <span class="comment">/*!&lt; bit:      0  Execution privilege in Thread mode */</span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gae452742bb12b77c4cae20418495334f1">  325</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gae452742bb12b77c4cae20418495334f1">SPSEL</a>:1;                    <span class="comment">/*!&lt; bit:      1  Stack-pointer select */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gacb08d6653c6776766d72c66f3bcd711f">  326</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gacb08d6653c6776766d72c66f3bcd711f">_reserved1</a>:30;              <span class="comment">/*!&lt; bit:  2..31  Reserved */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  } b;                                   <span class="comment">/*!&lt; Structure used for bit  access */</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga6b642cca3d96da660b1198c133ca2a1f">  328</a></span>&#160;  uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga6b642cca3d96da660b1198c133ca2a1f">w</a>;                            <span class="comment">/*!&lt; Type      used for word access */</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;} <a class="code" href="unionCONTROL__Type.html">CONTROL_Type</a>;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* CONTROL Register Definitions */</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga07eafc53e609895342c6a530e9d01310">  332</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span><span class="comment">/*!&lt; CONTROL: SPSEL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga70b29840969b06909da21369b0b05b53">  333</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span><span class="comment">/*!&lt; CONTROL: SPSEL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160; </div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga51b95bc03ec0d815b459bde0b14a5908">  335</a></span>&#160;<span class="preprocessor">#define CONTROL_nPRIV_Pos                   0U                                            </span><span class="comment">/*!&lt; CONTROL: nPRIV Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaef3b20d77acb213338f89ce5e7bc36b0">  336</a></span>&#160;<span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span><span class="comment">/*!&lt; CONTROL: nPRIV Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/*@} end of group CMSIS_CORE */</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">  \ingroup    CMSIS_core_register</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">  \brief      Type definitions for the NVIC Registers</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="structNVIC__Type.html">  351</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;{</div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gab049a68072316604a7d3c2356b3b2e75">  353</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISER[16U];              <span class="comment">/*!&lt; Offset: 0x000 (R/W)  Interrupt Set Enable Register */</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga114b23ee6f1540603908adaedaecc477">  354</a></span>&#160;        uint32_t RESERVED0[16U];</div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga7aad3012d56c11ceec98527e86114b4d">  355</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICER[16U];              <span class="comment">/*!&lt; Offset: 0x080 (R/W)  Interrupt Clear Enable Register */</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gadb1d396e2b2209db1e9a45dd2ed27ca3">  356</a></span>&#160;        uint32_t RSERVED1[16U];</div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga7c0908b1986f67b4fe13a6b62c44cedf">  357</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISPR[16U];              <span class="comment">/*!&lt; Offset: 0x100 (R/W)  Interrupt Set Pending Register */</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga8ed6bf06e09e4ebc57e591fde22c70c3">  358</a></span>&#160;        uint32_t RESERVED2[16U];</div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga83cf947bb3f8fd3c14a9c90b3d2acd58">  359</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICPR[16U];              <span class="comment">/*!&lt; Offset: 0x180 (R/W)  Interrupt Clear Pending Register */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga33fe3d6f15f4d638ac6a10a370e6f8ed">  360</a></span>&#160;        uint32_t RESERVED3[16U];</div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga1334078ead14a19854e7662de6f0ce90">  361</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IABR[16U];              <span class="comment">/*!&lt; Offset: 0x200 (R/W)  Interrupt Active bit Register */</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gab7e7cff95dfc1edc0c0dcce4e8345a6a">  362</a></span>&#160;        uint32_t RESERVED4[16U];</div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga60af3759a422c292152e4f8b8da751a7">  363</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITNS[16U];              <span class="comment">/*!&lt; Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gae71fe7b11f01c3702aa6253b5309bbf9">  364</a></span>&#160;        uint32_t RESERVED5[16U];</div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga006d8ab3b04c3968ba6502a58626c764">  365</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IPR[124U];              <span class="comment">/*!&lt; Offset: 0x300 (R/W)  Interrupt Priority Register */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}  <a class="code" href="structNVIC__Type.html">NVIC_Type</a>;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/*@} end of group CMSIS_NVIC */</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160; </div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  \defgroup CMSIS_SCB     System Control Block (SCB)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">  \brief    Type definitions for the System Control Block Registers</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">  \brief  Structure type to access the System Control Block (SCB).</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="structSCB__Type.html">  381</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;{</div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gace129c01607e8012585b44fd88974de5">  383</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gace129c01607e8012585b44fd88974de5">CPUID</a>;                  <span class="comment">/*!&lt; Offset: 0x000 (R/ )  CPUID Base Register */</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga18bcac9d85efd6ebd8fbcaba5f85a70f">  384</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga18bcac9d85efd6ebd8fbcaba5f85a70f">ICSR</a>;                   <span class="comment">/*!&lt; Offset: 0x004 (R/W)  Interrupt Control and State Register */</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#if defined (__VTOR_PRESENT) &amp;&amp; (__VTOR_PRESENT == 1U)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VTOR;                   <span class="comment">/*!&lt; Offset: 0x008 (R/W)  Vector Table Offset Register */</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga10960cdc703f661c83a237d9c69db23c">  388</a></span>&#160;        uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga10960cdc703f661c83a237d9c69db23c">RESERVED0</a>;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga954aadc5664cdb48f0665680489b0fe5">  390</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga954aadc5664cdb48f0665680489b0fe5">AIRCR</a>;                  <span class="comment">/*!&lt; Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gaf25f7ab87e12ad6626ac1119cea6cad2">  391</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gaf25f7ab87e12ad6626ac1119cea6cad2">SCR</a>;                    <span class="comment">/*!&lt; Offset: 0x010 (R/W)  System Control Register */</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga9620d01c3e0c65259c18a2e9087a9fd1">  392</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga9620d01c3e0c65259c18a2e9087a9fd1">CCR</a>;                    <span class="comment">/*!&lt; Offset: 0x014 (R/W)  Configuration Control Register */</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gadddd65958c1c4c0301f62ede0a9bf12e">  393</a></span>&#160;        uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gadddd65958c1c4c0301f62ede0a9bf12e">RESERVED1</a>;</div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga486f02e92d51964584affd9a0f65064a">  394</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHPR[2U];               <span class="comment">/*!&lt; Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga5d7cc8e0ab4303cb916b37b950e32cad">  395</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga5d7cc8e0ab4303cb916b37b950e32cad">SHCSR</a>;                  <span class="comment">/*!&lt; Offset: 0x024 (R/W)  System Handler Control and State Register */</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;} <a class="code" href="structSCB__Type.html">SCB_Type</a>;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160; </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga58686b88f94f789d4e6f429fe1ff58cf">  399</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span><span class="comment">/*!&lt; SCB CPUID: IMPLEMENTER Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0932b31faafd47656a03ced75a31d99b">  400</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span><span class="comment">/*!&lt; SCB CPUID: IMPLEMENTER Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160; </div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga104462bd0815391b4044a70bd15d3a71">  402</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span><span class="comment">/*!&lt; SCB CPUID: VARIANT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad358dfbd04300afc1824329d128b99e8">  403</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span><span class="comment">/*!&lt; SCB CPUID: VARIANT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160; </div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf8b3236b08fb8e840efb682645fb0e98">  405</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span><span class="comment">/*!&lt; SCB CPUID: ARCHITECTURE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafae4a1f27a927338ae9dc51a0e146213">  406</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span><span class="comment">/*!&lt; SCB CPUID: ARCHITECTURE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160; </div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga705f68eaa9afb042ca2407dc4e4629ac">  408</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span><span class="comment">/*!&lt; SCB CPUID: PARTNO Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga98e581423ca016680c238c469aba546d">  409</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span><span class="comment">/*!&lt; SCB CPUID: PARTNO Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160; </div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3c3d9071e574de11fb27ba57034838b1">  411</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span><span class="comment">/*!&lt; SCB CPUID: REVISION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  412</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span><span class="comment">/*!&lt; SCB CPUID: REVISION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160; </div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac180386fac3a5701e6060084dacd003a">  415</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMISET_Pos            31U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDNMISET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gadb4dbf66078026dedc24e8cb9a21b2b1">  416</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMISET_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMISET_Pos)               </span><span class="comment">/*!&lt; SCB ICSR: PENDNMISET Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160; </div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga750d4b52624a46d71356db4ea769573b">  418</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        </span><span class="comment">/*!&lt; SCB ICSR: NMIPENDSET Position, backward compatibility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  419</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        </span><span class="comment">/*!&lt; SCB ICSR: NMIPENDSET Mask, backward compatibility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160; </div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad4c1ddde49ff0d3ed1b843d14d38ebf1">  421</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Pos            30U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDNMICLR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gace870429ae27601613da7c6f6e53a18f">  422</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMICLR_Pos)               </span><span class="comment">/*!&lt; SCB ICSR: PENDNMICLR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160; </div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  424</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDSVSET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga1e40d93efb402763c8c00ddcc56724ff">  425</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span><span class="comment">/*!&lt; SCB ICSR: PENDSVSET Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160; </div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae218d9022288f89faf57187c4d542ecd">  427</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDSVCLR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  428</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span><span class="comment">/*!&lt; SCB ICSR: PENDSVCLR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160; </div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9dbb3358c6167c9c3f85661b90fb2794">  430</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDSTSET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7325b61ea0ec323ef2d5c893b112e546">  431</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span><span class="comment">/*!&lt; SCB ICSR: PENDSTSET Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160; </div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gadbe25e4b333ece1341beb1a740168fdc">  433</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDSTCLR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab241827d2a793269d8cd99b9b28c2157">  434</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span><span class="comment">/*!&lt; SCB ICSR: PENDSTCLR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160; </div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga021591700b2d6a6e332d932efaece42b">  436</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_STTNS_Pos                 24U                                            </span><span class="comment">/*!&lt; SCB ICSR: STTNS Position (Security Extension) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga70404175bcf7f329758829a9888e48c4">  437</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_STTNS_Msk                 (1UL &lt;&lt; SCB_ICSR_STTNS_Pos)                    </span><span class="comment">/*!&lt; SCB ICSR: STTNS Mask (Security Extension) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160; </div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga11cb5b1f9ce167b81f31787a77e575df">  439</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span><span class="comment">/*!&lt; SCB ICSR: ISRPREEMPT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa966600396290808d596fe96e92ca2b5">  440</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span><span class="comment">/*!&lt; SCB ICSR: ISRPREEMPT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160; </div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga10749d92b9b744094b845c2eb46d4319">  442</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span><span class="comment">/*!&lt; SCB ICSR: ISRPENDING Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga056d74fd538e5d36d3be1f28d399c877">  443</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span><span class="comment">/*!&lt; SCB ICSR: ISRPENDING Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160; </div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gada60c92bf88d6fd21a8f49efa4a127b8">  445</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span><span class="comment">/*!&lt; SCB ICSR: VECTPENDING Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gacb6992e7c7ddc27a370f62878a21ef72">  446</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span><span class="comment">/*!&lt; SCB ICSR: VECTPENDING Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160; </div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga403d154200242629e6d2764bfc12a7ec">  448</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11U                                            </span><span class="comment">/*!&lt; SCB ICSR: RETTOBASE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  449</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span><span class="comment">/*!&lt; SCB ICSR: RETTOBASE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160; </div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae4f602c7c5c895d5fb687b71b0979fc3">  451</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span><span class="comment">/*!&lt; SCB ICSR: VECTACTIVE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga5533791a4ecf1b9301c883047b3e8396">  452</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span><span class="comment">/*!&lt; SCB ICSR: VECTACTIVE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160; </div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#if defined (__VTOR_PRESENT) &amp;&amp; (__VTOR_PRESENT == 1U)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/* SCB Vector Table Offset Register Definitions */</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span><span class="comment">/*!&lt; SCB VTOR: TBLOFF Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span><span class="comment">/*!&lt; SCB VTOR: TBLOFF Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160; </div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">  461</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span><span class="comment">/*!&lt; SCB AIRCR: VECTKEY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  462</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span><span class="comment">/*!&lt; SCB AIRCR: VECTKEY Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160; </div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaec404750ff5ca07f499a3c06b62051ef">  464</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span><span class="comment">/*!&lt; SCB AIRCR: VECTKEYSTAT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabacedaefeefc73d666bbe59ece904493">  465</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span><span class="comment">/*!&lt; SCB AIRCR: VECTKEYSTAT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160; </div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad31dec98fbc0d33ace63cb1f1a927923">  467</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span><span class="comment">/*!&lt; SCB AIRCR: ENDIANESS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2f571f93d3d4a6eac9a3040756d3d951">  468</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span><span class="comment">/*!&lt; SCB AIRCR: ENDIANESS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160; </div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2590e227eedb35a41044d8fb7feb9037">  470</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIS_Pos                 14U                                            </span><span class="comment">/*!&lt; SCB AIRCR: PRIS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0032bb51f38e103fc34c2a57e59ada6f">  471</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIS_Msk                 (1UL &lt;&lt; SCB_AIRCR_PRIS_Pos)                    </span><span class="comment">/*!&lt; SCB AIRCR: PRIS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160; </div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga94e2fc10be4f6065dcb5a7276b40d933">  473</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            </span><span class="comment">/*!&lt; SCB AIRCR: BFHFNMINS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabc24019f3b54b8d2acd23016b2e0c7b9">  474</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Msk            (1UL &lt;&lt; SCB_AIRCR_BFHFNMINS_Pos)               </span><span class="comment">/*!&lt; SCB AIRCR: BFHFNMINS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160; </div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7e6b3da07caee0726c5aab97ecebc2a5">  476</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            </span><span class="comment">/*!&lt; SCB AIRCR: SYSRESETREQS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf4b7fe06aaa2e87cdaf25a720dd282a1">  477</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQS_Pos)            </span><span class="comment">/*!&lt; SCB AIRCR: SYSRESETREQS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160; </div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaffb2737eca1eac0fc1c282a76a40953c">  479</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span><span class="comment">/*!&lt; SCB AIRCR: SYSRESETREQ Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">  480</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span><span class="comment">/*!&lt; SCB AIRCR: SYSRESETREQ Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160; </div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa30a12e892bb696e61626d71359a9029">  482</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span><span class="comment">/*!&lt; SCB AIRCR: VECTCLRACTIVE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga212c5ab1c1c82c807d30d2307aa8d218">  483</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span><span class="comment">/*!&lt; SCB AIRCR: VECTCLRACTIVE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160; </div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/* SCB System Control Register Definitions */</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3bddcec40aeaf3d3a998446100fa0e44">  486</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span><span class="comment">/*!&lt; SCB SCR: SEVONPEND Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafb98656644a14342e467505f69a997c9">  487</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span><span class="comment">/*!&lt; SCB SCR: SEVONPEND Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160; </div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga28a2c6524329e68f073b64d4fbfaba39">  489</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            </span><span class="comment">/*!&lt; SCB SCR: SLEEPDEEPS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7bcfa50d03c2b059ea8661f31d46fa06">  490</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Msk             (1UL &lt;&lt; SCB_SCR_SLEEPDEEPS_Pos)                </span><span class="comment">/*!&lt; SCB SCR: SLEEPDEEPS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160; </div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab304f6258ec03bd9a6e7a360515c3cfe">  492</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span><span class="comment">/*!&lt; SCB SCR: SLEEPDEEP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  493</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span><span class="comment">/*!&lt; SCB SCR: SLEEPDEEP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160; </div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3680a15114d7fdc1e25043b881308fe9">  495</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span><span class="comment">/*!&lt; SCB SCR: SLEEPONEXIT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga50a243e317b9a70781b02758d45b05ee">  496</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span><span class="comment">/*!&lt; SCB SCR: SLEEPONEXIT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160; </div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/* SCB Configuration Control Register Definitions */</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2a729c850e865d602bbf25852c7d44fe">  499</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BP_Pos                     18U                                            </span><span class="comment">/*!&lt; SCB CCR: BP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7fac248cabee94546aa9530d27217772">  500</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BP_Msk                     (1UL &lt;&lt; SCB_CCR_BP_Pos)                        </span><span class="comment">/*!&lt; SCB CCR: BP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160; </div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga33f0f2a0818b2570f3e00b7e79501448">  502</a></span>&#160;<span class="preprocessor">#define SCB_CCR_IC_Pos                     17U                                            </span><span class="comment">/*!&lt; SCB CCR: IC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf2ff8f5957edac919e28b536aa6c0a59">  503</a></span>&#160;<span class="preprocessor">#define SCB_CCR_IC_Msk                     (1UL &lt;&lt; SCB_CCR_IC_Pos)                        </span><span class="comment">/*!&lt; SCB CCR: IC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160; </div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa1896a99252649cfb96139b56ba87d9b">  505</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DC_Pos                     16U                                            </span><span class="comment">/*!&lt; SCB CCR: DC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga57b3909dff40a9c28ec50991e4202678">  506</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DC_Msk                     (1UL &lt;&lt; SCB_CCR_DC_Pos)                        </span><span class="comment">/*!&lt; SCB CCR: DC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160; </div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga98372e0d55ce8573350ce36c500e0555">  508</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            </span><span class="comment">/*!&lt; SCB CCR: STKOFHFNMIGN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf7004d71376738038e912def01c31fe8">  509</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL &lt;&lt; SCB_CCR_STKOFHFNMIGN_Pos)              </span><span class="comment">/*!&lt; SCB CCR: STKOFHFNMIGN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160; </div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  511</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8U                                            </span><span class="comment">/*!&lt; SCB CCR: BFHFNMIGN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  512</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span><span class="comment">/*!&lt; SCB CCR: BFHFNMIGN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160; </div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac8d512998bb8cd9333fb7627ddf59bba">  514</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4U                                            </span><span class="comment">/*!&lt; SCB CCR: DIV_0_TRP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabb9aeac71b3abd8586d0297070f61dcb">  515</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span><span class="comment">/*!&lt; SCB CCR: DIV_0_TRP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160; </div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac4e4928b864ea10fc24dbbc57d976229">  517</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span><span class="comment">/*!&lt; SCB CCR: UNALIGN_TRP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga68c96ad594af70c007923979085c99e0">  518</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span><span class="comment">/*!&lt; SCB CCR: UNALIGN_TRP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160; </div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga789e41f45f59a8cd455fd59fa7652e5e">  520</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1U                                            </span><span class="comment">/*!&lt; SCB CCR: USERSETMPEND Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4cf59b6343ca962c80e1885710da90aa">  521</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span><span class="comment">/*!&lt; SCB CCR: USERSETMPEND Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160; </div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/* SCB System Handler Control and State Register Definitions */</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2e86fa5b7279235de3a62839e3f147cb">  524</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            </span><span class="comment">/*!&lt; SCB SHCSR: HARDFAULTPENDED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad72747c81f58f73f0610760529697297">  525</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL &lt;&lt; SCB_SHCSR_HARDFAULTPENDED_Pos)         </span><span class="comment">/*!&lt; SCB SHCSR: HARDFAULTPENDED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160; </div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  527</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span><span class="comment">/*!&lt; SCB SHCSR: SVCALLPENDED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6095a7acfbad66f52822b1392be88652">  528</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span><span class="comment">/*!&lt; SCB SHCSR: SVCALLPENDED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160; </div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaec9ca3b1213c49e2442373445e1697de">  530</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            </span><span class="comment">/*!&lt; SCB SHCSR: SYSTICKACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafef530088dc6d6bfc9f1893d52853684">  531</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span><span class="comment">/*!&lt; SCB SHCSR: SYSTICKACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160; </div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  533</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10U                                            </span><span class="comment">/*!&lt; SCB SHCSR: PENDSVACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae0e837241a515d4cbadaaae1faa8e039">  534</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span><span class="comment">/*!&lt; SCB SHCSR: PENDSVACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160; </div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga977f5176be2bc8b123873861b38bc02f">  536</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7U                                            </span><span class="comment">/*!&lt; SCB SHCSR: SVCALLACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga634c0f69a233475289023ae5cb158fdf">  537</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span><span class="comment">/*!&lt; SCB SHCSR: SVCALLACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160; </div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabab1177d5e9a6ef204b9fd88551b7e53">  539</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_NMIACT_Pos                5U                                            </span><span class="comment">/*!&lt; SCB SHCSR: NMIACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae5bb28ebc1feed160c9fff1e163d0ee0">  540</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_NMIACT_Msk               (1UL &lt;&lt; SCB_SHCSR_NMIACT_Pos)                  </span><span class="comment">/*!&lt; SCB SHCSR: NMIACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160; </div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga499ec47414b2f668c32ebb28b5889e2c">  542</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            </span><span class="comment">/*!&lt; SCB SHCSR: HARDFAULTACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga5ae1ba2f88b11967bc8ca980fe411b44">  543</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL &lt;&lt; SCB_SHCSR_HARDFAULTACT_Pos)            </span><span class="comment">/*!&lt; SCB SHCSR: HARDFAULTACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/*@} end of group CMSIS_SCB */</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160; </div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">  \brief    Type definitions for the System Timer Registers.</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">  \brief  Structure type to access the System Timer (SysTick).</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="structSysTick__Type.html">  558</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;{</div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga470f260058b0a6b5ba38680639c02c13">  560</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga470f260058b0a6b5ba38680639c02c13">CTRL</a>;                   <span class="comment">/*!&lt; Offset: 0x000 (R/W)  SysTick Control and Status Register */</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gae74f109b648864baa6b016633fee6776">  561</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gae74f109b648864baa6b016633fee6776">LOAD</a>;                   <span class="comment">/*!&lt; Offset: 0x004 (R/W)  SysTick Reload Value Register */</span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gaab6a046dcdf8d1ecdd8fb2b206384836">  562</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gaab6a046dcdf8d1ecdd8fb2b206384836">VAL</a>;                    <span class="comment">/*!&lt; Offset: 0x008 (R/W)  SysTick Current Value Register */</span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gaaa99965949d6c9238e087fae476ac791">  563</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gaaa99965949d6c9238e087fae476ac791">CALIB</a>;                  <span class="comment">/*!&lt; Offset: 0x00C (R/ )  SysTick Calibration Register */</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;} <a class="code" href="structSysTick__Type.html">SysTick_Type</a>;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160; </div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gadbb65d4a815759649db41df216ed4d60">  567</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span><span class="comment">/*!&lt; SysTick CTRL: COUNTFLAG Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga1bf3033ecccf200f59baefe15dbb367c">  568</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span><span class="comment">/*!&lt; SysTick CTRL: COUNTFLAG Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160; </div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga24fbc69a5f0b78d67fda2300257baff1">  570</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span><span class="comment">/*!&lt; SysTick CTRL: CLKSOURCE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">  571</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span><span class="comment">/*!&lt; SysTick CTRL: CLKSOURCE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160; </div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  573</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span><span class="comment">/*!&lt; SysTick CTRL: TICKINT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">  574</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span><span class="comment">/*!&lt; SysTick CTRL: TICKINT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160; </div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga0b48cc1e36d92a92e4bf632890314810">  576</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span><span class="comment">/*!&lt; SysTick CTRL: ENABLE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">  577</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span><span class="comment">/*!&lt; SysTick CTRL: ENABLE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160; </div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">/* SysTick Reload Register Definitions */</span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gaf44d10df359dc5bf5752b0894ae3bad2">  580</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span><span class="comment">/*!&lt; SysTick LOAD: RELOAD Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">  581</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; SysTick LOAD: RELOAD Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160; </div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">/* SysTick Current Register Definitions */</span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga3208104c3b019b5de35ae8c21d5c34dd">  584</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span><span class="comment">/*!&lt; SysTick VAL: CURRENT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gafc77b56d568930b49a2474debc75ab45">  585</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; SysTick VAL: CURRENT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160; </div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">/* SysTick Calibration Register Definitions */</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  588</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span><span class="comment">/*!&lt; SysTick CALIB: NOREF Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga3af0d891fdd99bcc8d8912d37830edb6">  589</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span><span class="comment">/*!&lt; SysTick CALIB: NOREF Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160; </div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gadd0c9cd6641b9f6a0c618e7982954860">  591</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span><span class="comment">/*!&lt; SysTick CALIB: SKEW Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga8a6a85a87334776f33d77fd147587431">  592</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span><span class="comment">/*!&lt; SysTick CALIB: SKEW Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160; </div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gacae558f6e75a0bed5d826f606d8e695e">  594</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span><span class="comment">/*!&lt; SysTick CALIB: TENMS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gaf1e68865c5aece2ad58971225bd3e95e">  595</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; SysTick CALIB: TENMS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">/*@} end of group CMSIS_SysTick */</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160; </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">  \brief    Type definitions for the Data Watchpoint and Trace (DWT)</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="structDWT__Type.html">  610</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;{</div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga6ff8f474e59a4d3ceecb4b4bb5c3eaa0">  612</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga6ff8f474e59a4d3ceecb4b4bb5c3eaa0">CTRL</a>;                   <span class="comment">/*!&lt; Offset: 0x000 (R/W)  Control Register */</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga383c3272908da383b6e23a059007f728">  613</a></span>&#160;        uint32_t RESERVED0[6U];</div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga4f97a1836880d6291c5011b1b7406255">  614</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga4f97a1836880d6291c5011b1b7406255">PCSR</a>;                   <span class="comment">/*!&lt; Offset: 0x01C (R/ )  Program Counter Sample Register */</span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga7d27b4e750f39119b987b3132528bd21">  615</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga7d27b4e750f39119b987b3132528bd21">COMP0</a>;                  <span class="comment">/*!&lt; Offset: 0x020 (R/W)  Comparator Register 0 */</span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gaf4ad5239d7d9b1990005f75464754594">  616</a></span>&#160;        uint32_t RESERVED1[1U];</div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gacb83f1ffe324f54e443279b0079d0fab">  617</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gacb83f1ffe324f54e443279b0079d0fab">FUNCTION0</a>;              <span class="comment">/*!&lt; Offset: 0x028 (R/W)  Function Register 0 */</span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga61fdbdfbc267bb6ae3b5cff18f406f2f">  618</a></span>&#160;        uint32_t RESERVED2[1U];</div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga7ccf9f6dcf2f28570423196de54686fc">  619</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga7ccf9f6dcf2f28570423196de54686fc">COMP1</a>;                  <span class="comment">/*!&lt; Offset: 0x030 (R/W)  Comparator Register 1 */</span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga7d29e03e23883440d96cac784c5a4958">  620</a></span>&#160;        uint32_t RESERVED3[1U];</div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga573bcba264d08fb31c9d72d804ee0e2e">  621</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga573bcba264d08fb31c9d72d804ee0e2e">FUNCTION1</a>;              <span class="comment">/*!&lt; Offset: 0x038 (R/W)  Function Register 1 */</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gabaa69c512745a42285bcc92a1e99b565">  622</a></span>&#160;        uint32_t RESERVED4[1U];</div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga669717651086711f374f12a13c14a380">  623</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga669717651086711f374f12a13c14a380">COMP2</a>;                  <span class="comment">/*!&lt; Offset: 0x040 (R/W)  Comparator Register 2 */</span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga1e54059fc51e21b36885d31e72b68cd5">  624</a></span>&#160;        uint32_t RESERVED5[1U];</div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gad1c40786792b036b208758d53e850589">  625</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gad1c40786792b036b208758d53e850589">FUNCTION2</a>;              <span class="comment">/*!&lt; Offset: 0x048 (R/W)  Function Register 2 */</span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga62a31fc56c843f2b0e882581a4bd95d2">  626</a></span>&#160;        uint32_t RESERVED6[1U];</div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga2debfa39ae4ac602a28e6421f59f8bea">  627</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga2debfa39ae4ac602a28e6421f59f8bea">COMP3</a>;                  <span class="comment">/*!&lt; Offset: 0x050 (R/W)  Comparator Register 3 */</span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga55303904d9b89ffe6c28c698d997ed10">  628</a></span>&#160;        uint32_t RESERVED7[1U];</div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga6b66e346c0d14ec061164dfad4b4e9b5">  629</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga6b66e346c0d14ec061164dfad4b4e9b5">FUNCTION3</a>;              <span class="comment">/*!&lt; Offset: 0x058 (R/W)  Function Register 3 */</span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga4225e4489493a263ecfb7b00644c04a6">  630</a></span>&#160;        uint32_t RESERVED8[1U];</div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gafcd86f33d25fa18402ccd0fc1096964e">  631</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gafcd86f33d25fa18402ccd0fc1096964e">COMP4</a>;                  <span class="comment">/*!&lt; Offset: 0x060 (R/W)  Comparator Register 4 */</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga8d4678b07579ce92ecb788d4c4dfef81">  632</a></span>&#160;        uint32_t RESERVED9[1U];</div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga41addd1ee16df9da54dc9d1bf2c538b6">  633</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga41addd1ee16df9da54dc9d1bf2c538b6">FUNCTION4</a>;              <span class="comment">/*!&lt; Offset: 0x068 (R/W)  Function Register 4 */</span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gabc7714b71efedf71fcae52db7f49afb9">  634</a></span>&#160;        uint32_t RESERVED10[1U];</div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gacb74a36f153fb7b9b06358835b9f364b">  635</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gacb74a36f153fb7b9b06358835b9f364b">COMP5</a>;                  <span class="comment">/*!&lt; Offset: 0x070 (R/W)  Comparator Register 5 */</span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga8ba804cd80450397994240a0630f4f88">  636</a></span>&#160;        uint32_t RESERVED11[1U];</div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga77da95bfb4f707de8465586452ab4145">  637</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga77da95bfb4f707de8465586452ab4145">FUNCTION5</a>;              <span class="comment">/*!&lt; Offset: 0x078 (R/W)  Function Register 5 */</span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga472188cd06ad33e60a90b1dda59b5bbb">  638</a></span>&#160;        uint32_t RESERVED12[1U];</div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga276a0c13a300eb31c11e796999bfa814">  639</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga276a0c13a300eb31c11e796999bfa814">COMP6</a>;                  <span class="comment">/*!&lt; Offset: 0x080 (R/W)  Comparator Register 6 */</span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga50ae92e4bb6a6cc6aee56193030bce29">  640</a></span>&#160;        uint32_t RESERVED13[1U];</div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga58231e265435eea75dda010c91189cd4">  641</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga58231e265435eea75dda010c91189cd4">FUNCTION6</a>;              <span class="comment">/*!&lt; Offset: 0x088 (R/W)  Function Register 6 */</span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga40bf22efd6d393b66c0b02e03e6083fc">  642</a></span>&#160;        uint32_t RESERVED14[1U];</div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga24d1163ebb7130f9fff5ccb3fa11a156">  643</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga24d1163ebb7130f9fff5ccb3fa11a156">COMP7</a>;                  <span class="comment">/*!&lt; Offset: 0x090 (R/W)  Comparator Register 7 */</span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gafd3951dec40fb4ada4efc31d958764a9">  644</a></span>&#160;        uint32_t RESERVED15[1U];</div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gaa115fa15c41c9c2aa2292d0ba460f439">  645</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gaa115fa15c41c9c2aa2292d0ba460f439">FUNCTION7</a>;              <span class="comment">/*!&lt; Offset: 0x098 (R/W)  Function Register 7 */</span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga34e42d65754ab1a3f2db4363254f911f">  646</a></span>&#160;        uint32_t RESERVED16[1U];</div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga463332f8c2def1dda1bffa84f68cfb85">  647</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga463332f8c2def1dda1bffa84f68cfb85">COMP8</a>;                  <span class="comment">/*!&lt; Offset: 0x0A0 (R/W)  Comparator Register 8 */</span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga04c216ba5dbecb136097f61e5fa612b9">  648</a></span>&#160;        uint32_t RESERVED17[1U];</div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga3d3e88793d2aadb1f511764fa046363b">  649</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga3d3e88793d2aadb1f511764fa046363b">FUNCTION8</a>;              <span class="comment">/*!&lt; Offset: 0x0A8 (R/W)  Function Register 8 */</span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gae16bddaf7ec543d72128a788c1405b4f">  650</a></span>&#160;        uint32_t RESERVED18[1U];</div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gad341a45e8eefc4553ae07c2e3ccf103a">  651</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gad341a45e8eefc4553ae07c2e3ccf103a">COMP9</a>;                  <span class="comment">/*!&lt; Offset: 0x0B0 (R/W)  Comparator Register 9 */</span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga0a6b643a661528e364e3825fff2306fe">  652</a></span>&#160;        uint32_t RESERVED19[1U];</div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga4d7700b893e00275ba76d7ab8d2089db">  653</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga4d7700b893e00275ba76d7ab8d2089db">FUNCTION9</a>;              <span class="comment">/*!&lt; Offset: 0x0B8 (R/W)  Function Register 9 */</span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga02405d82b0e7f6e27f3f7fac22ca7508">  654</a></span>&#160;        uint32_t RESERVED20[1U];</div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gaa621a42533dcf365a4295f6cf94d03a8">  655</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gaa621a42533dcf365a4295f6cf94d03a8">COMP10</a>;                 <span class="comment">/*!&lt; Offset: 0x0C0 (R/W)  Comparator Register 10 */</span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gae6ba892bac69bcf19cb3d998c63e2877">  656</a></span>&#160;        uint32_t RESERVED21[1U];</div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gaa77567ef6936e1e054cac3208de6663d">  657</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gaa77567ef6936e1e054cac3208de6663d">FUNCTION10</a>;             <span class="comment">/*!&lt; Offset: 0x0C8 (R/W)  Function Register 10 */</span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gab4eff17a1119c7ee5cab7e0326fd4339">  658</a></span>&#160;        uint32_t RESERVED22[1U];</div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga0c7f63b9c8b6c4f6d4969ba3ab5f3522">  659</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga0c7f63b9c8b6c4f6d4969ba3ab5f3522">COMP11</a>;                 <span class="comment">/*!&lt; Offset: 0x0D0 (R/W)  Comparator Register 11 */</span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gab3261dfc078ae8aaac1b096bda2cc15a">  660</a></span>&#160;        uint32_t RESERVED23[1U];</div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga708ca07b5242e01053a1af85aa4c5a75">  661</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga708ca07b5242e01053a1af85aa4c5a75">FUNCTION11</a>;             <span class="comment">/*!&lt; Offset: 0x0D8 (R/W)  Function Register 11 */</span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga2cc26bd6d706077ca9cd56cc20ff2b9d">  662</a></span>&#160;        uint32_t RESERVED24[1U];</div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga0024c9cba7705c01a476ec4b9ee11018">  663</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga0024c9cba7705c01a476ec4b9ee11018">COMP12</a>;                 <span class="comment">/*!&lt; Offset: 0x0E0 (R/W)  Comparator Register 12 */</span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga1ff4d863ad093166492d59615592f0e1">  664</a></span>&#160;        uint32_t RESERVED25[1U];</div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga52ca0b01801d5f13664af95870a811ae">  665</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga52ca0b01801d5f13664af95870a811ae">FUNCTION12</a>;             <span class="comment">/*!&lt; Offset: 0x0E8 (R/W)  Function Register 12 */</span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga985a01a8b63bcf2f338b3391055f6163">  666</a></span>&#160;        uint32_t RESERVED26[1U];</div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga5a35857133330e7c98d7f97935876a91">  667</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga5a35857133330e7c98d7f97935876a91">COMP13</a>;                 <span class="comment">/*!&lt; Offset: 0x0F0 (R/W)  Comparator Register 13 */</span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga0bb401cc8542799048ba8eecc41d5d97">  668</a></span>&#160;        uint32_t RESERVED27[1U];</div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga76bbc0cba1995542ea7f16633bfd4aa9">  669</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga76bbc0cba1995542ea7f16633bfd4aa9">FUNCTION13</a>;             <span class="comment">/*!&lt; Offset: 0x0F8 (R/W)  Function Register 13 */</span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga2b357b17d47a4d526f6b26c6891c21da">  670</a></span>&#160;        uint32_t RESERVED28[1U];</div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gac261907166b01757fefbae7b7012194a">  671</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gac261907166b01757fefbae7b7012194a">COMP14</a>;                 <span class="comment">/*!&lt; Offset: 0x100 (R/W)  Comparator Register 14 */</span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gaf577b10077e677307bb79df1597141ca">  672</a></span>&#160;        uint32_t RESERVED29[1U];</div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga248f7f0d91aadd9b3cecf2621f80874e">  673</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga248f7f0d91aadd9b3cecf2621f80874e">FUNCTION14</a>;             <span class="comment">/*!&lt; Offset: 0x108 (R/W)  Function Register 14 */</span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga212676fc2527b4b4f80155cb14171b4e">  674</a></span>&#160;        uint32_t RESERVED30[1U];</div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga37cd3f6dd37f57681d57ed25da7cbc09">  675</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga37cd3f6dd37f57681d57ed25da7cbc09">COMP15</a>;                 <span class="comment">/*!&lt; Offset: 0x110 (R/W)  Comparator Register 15 */</span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gaa46da05899a3c47a80b0ab33fc85f21a">  676</a></span>&#160;        uint32_t RESERVED31[1U];</div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga92a3905b61a0adcc85b0c950972b25a5">  677</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga92a3905b61a0adcc85b0c950972b25a5">FUNCTION15</a>;             <span class="comment">/*!&lt; Offset: 0x118 (R/W)  Function Register 15 */</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;} <a class="code" href="structDWT__Type.html">DWT_Type</a>;</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160; </div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">/* DWT Control Register Definitions */</span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaac44b9b7d5391a7ffef129b7f6c84cd7">  681</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28U                                         </span><span class="comment">/*!&lt; DWT CTRL: NUMCOMP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa3d37d68c2ba73f2026265584c2815e7">  682</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span><span class="comment">/*!&lt; DWT CTRL: NUMCOMP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160; </div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa82840323a2628e7f4a2b09b74fa73fd">  684</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27U                                         </span><span class="comment">/*!&lt; DWT CTRL: NOTRCPKT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga04d8bb0a065ca38e2e5f13a97e1f7073">  685</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span><span class="comment">/*!&lt; DWT CTRL: NOTRCPKT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160; </div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gad997b9026715d5609b5a3b144eca42d0">  687</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         </span><span class="comment">/*!&lt; DWT CTRL: NOEXTTRIG Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gacc7d15edf7a27147c422099ab475953e">  688</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span><span class="comment">/*!&lt; DWT CTRL: NOEXTTRIG Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160; </div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga337f6167d960f57f12aa382ffecce522">  690</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25U                                         </span><span class="comment">/*!&lt; DWT CTRL: NOCYCCNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf40c8d7a4fd978034c137e90f714c143">  691</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span><span class="comment">/*!&lt; DWT CTRL: NOCYCCNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160; </div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gad52a0e5be84363ab166cc17beca0d048">  693</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24U                                         </span><span class="comment">/*!&lt; DWT CTRL: NOPRFCNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gafd8448d7db4bc51f27f202e6e1f27823">  694</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span><span class="comment">/*!&lt; DWT CTRL: NOPRFCNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160; </div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">/* DWT Comparator Function Register Definitions */</span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gae5dfe4049c2291e413f8713d7bd2bb1b">  697</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ID_Pos                27U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: ID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga6bc2e15fcc300f511f64dad561c97582">  698</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ID_Msk                (0x1FUL &lt;&lt; DWT_FUNCTION_ID_Pos)             </span><span class="comment">/*!&lt; DWT FUNCTION: ID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160; </div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga22c5787493f74a6bacf6ffb103a190ba">  700</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: MATCHED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gac8b1a655947490280709037808eec8ac">  701</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span><span class="comment">/*!&lt; DWT FUNCTION: MATCHED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160; </div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga0517a186d4d448aa6416440f40fe7a4d">  703</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: DATAVSIZE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaab42cbc1e6084c44d5de70971613ea76">  704</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span><span class="comment">/*!&lt; DWT FUNCTION: DATAVSIZE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160; </div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga00893dd43b824ca5be80e0235a237485">  706</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ACTION_Pos             4U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: ACTION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga4d104412bbadbbfbde1c6da0f9b0fc3e">  707</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ACTION_Msk            (0x3UL &lt;&lt; DWT_FUNCTION_ACTION_Pos)          </span><span class="comment">/*!&lt; DWT FUNCTION: ACTION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160; </div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga4108994a9eb6b2cd8d8289b1b7824fe5">  709</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCH_Pos              0U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: MATCH Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gac2fb3e387e405a4b33fc5ba0bea5b21c">  710</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCH_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_MATCH_Pos*/</span><span class="preprocessor">)       </span><span class="comment">/*!&lt; DWT FUNCTION: MATCH Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">/*@}*/</span> <span class="comment">/* end of group CMSIS_DWT */</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160; </div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">  \defgroup CMSIS_TPI     Trace Port Interface (TPI)</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">  \brief    Type definitions for the Trace Port Interface (TPI)</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">  \brief  Structure type to access the Trace Port Interface Register (TPI).</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="structTPI__Type.html">  725</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;{</div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gae8afc840fee86a0cd484a103769e4b63">  727</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gae8afc840fee86a0cd484a103769e4b63">SSPSR</a>;                  <span class="comment">/*!&lt; Offset: 0x000 (R/ )  Supported Parallel Port Sizes Register */</span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga9d29a2ec6ae4f53554738525720c0106">  728</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga9d29a2ec6ae4f53554738525720c0106">CSPSR</a>;                  <span class="comment">/*!&lt; Offset: 0x004 (R/W)  Current Parallel Port Sizes Register */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga409fb08ad6d58c17fcb7f59d65db6f93">  729</a></span>&#160;        uint32_t RESERVED0[2U];</div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gae05884efbc414b1cd87869b403cb707f">  730</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gae05884efbc414b1cd87869b403cb707f">ACPR</a>;                   <span class="comment">/*!&lt; Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */</span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gabc2f542560b78ccbbf0a44aadb5651fb">  731</a></span>&#160;        uint32_t RESERVED1[55U];</div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gac6825cd22fc3618db64787eacc7c53dc">  732</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gac6825cd22fc3618db64787eacc7c53dc">SPPR</a>;                   <span class="comment">/*!&lt; Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */</span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gae6a238467f129df7440d97de8b58fe03">  733</a></span>&#160;        uint32_t RESERVED2[131U];</div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga0be1f4857039c4a8ee2b93922f38ae5e">  734</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga0be1f4857039c4a8ee2b93922f38ae5e">FFSR</a>;                   <span class="comment">/*!&lt; Offset: 0x300 (R/ )  Formatter and Flush Status Register */</span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga4ad7aad5c0d92691d95b16daf8d7f0f7">  735</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga4ad7aad5c0d92691d95b16daf8d7f0f7">FFCR</a>;                   <span class="comment">/*!&lt; Offset: 0x304 (R/W)  Formatter and Flush Control Register */</span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga91e5e23032107bdc18f8a1822470adbe">  736</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga91e5e23032107bdc18f8a1822470adbe">PSCR</a>;                   <span class="comment">/*!&lt; Offset: 0x308 (R/W)  Periodic Synchronization Control Register */</span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga66322e42ec57eff3e05991b7701f29e1">  737</a></span>&#160;        uint32_t RESERVED3[809U];</div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga0ee80a1e2e39abda64688267f43afb7d">  738</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga0ee80a1e2e39abda64688267f43afb7d">LAR</a>;                    <span class="comment">/*!&lt; Offset: 0xFB0 ( /W)  Software Lock Access Register */</span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga62441ecc8b4a35f00fe7c9c2aad91c5b">  739</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga62441ecc8b4a35f00fe7c9c2aad91c5b">LSR</a>;                    <span class="comment">/*!&lt; Offset: 0xFB4 (R/ )  Software Lock Status Register */</span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gacf52c485ef7661b09ce63a4f3dc0b879">  740</a></span>&#160;        uint32_t RESERVED4[4U];</div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga7fe18dacb0bb7ae125ed2e10814712ed">  741</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga7fe18dacb0bb7ae125ed2e10814712ed">TYPE</a>;                   <span class="comment">/*!&lt; Offset: 0xFC8 (R/ )  Device Identifier Register */</span></div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga3e276ab445cfc4e884e49c5c3041b1de">  742</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga3e276ab445cfc4e884e49c5c3041b1de">DEVTYPE</a>;                <span class="comment">/*!&lt; Offset: 0xFCC (R/ )  Device Type Register */</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;} <a class="code" href="structTPI__Type.html">TPI_Type</a>;</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160; </div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga73adc86f1ee60e5b75d963361535ed24">  746</a></span>&#160;<span class="preprocessor">#define TPI_ACPR_SWOSCALER_Pos              0U                                         </span><span class="comment">/*!&lt; TPI ACPR: SWOSCALER Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga73da1dbfb935b27bfd5473d3b041fdb5">  747</a></span>&#160;<span class="preprocessor">#define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_SWOSCALER_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; TPI ACPR: SWOSCALER Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160; </div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0f302797b94bb2da24052082ab630858">  750</a></span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0U                                         </span><span class="comment">/*!&lt; TPI SPPR: TXMODE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaca085c8a954393d70dbd7240bb02cc1f">  751</a></span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)          </span><span class="comment">/*!&lt; TPI SPPR: TXMODE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160; </div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga9537b8a660cc8803f57cbbee320b2fc8">  754</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3U                                         </span><span class="comment">/*!&lt; TPI FFSR: FtNonStop Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaaa313f980974a8cfc7dac68c4d805ab1">  755</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span><span class="comment">/*!&lt; TPI FFSR: FtNonStop Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160; </div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gad30fde0c058da2ffb2b0a213be7a1b5c">  757</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2U                                         </span><span class="comment">/*!&lt; TPI FFSR: TCPresent Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0d6bfd263ff2fdec72d6ec9415fb1135">  758</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span><span class="comment">/*!&lt; TPI FFSR: TCPresent Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160; </div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaedf31fd453a878021b542b644e2869d2">  760</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1U                                         </span><span class="comment">/*!&lt; TPI FFSR: FtStopped Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78">  761</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span><span class="comment">/*!&lt; TPI FFSR: FtStopped Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160; </div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga542ca74a081588273e6d5275ba5da6bf">  763</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0U                                         </span><span class="comment">/*!&lt; TPI FFSR: FlInProg Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga63dfb09259893958962914fc3a9e3824">  764</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/*!&lt; TPI FFSR: FlInProg Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160; </div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa7ea11ba6ea75b541cd82e185c725b5b">  767</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8U                                         </span><span class="comment">/*!&lt; TPI FFCR: TrigIn Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga360b413bc5da61f751546a7133c3e4dd">  768</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span><span class="comment">/*!&lt; TPI FFCR: TrigIn Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160; </div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gac57b0b588a37a870573560bc6316cbcc">  770</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_FOnMan_Pos                 6U                                         </span><span class="comment">/*!&lt; TPI FFCR: FOnMan Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga7aeb30af62d04e852a55c3bd64c1bd2c">  771</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_FOnMan_Msk                (0x1UL &lt;&lt; TPI_FFCR_FOnMan_Pos)              </span><span class="comment">/*!&lt; TPI FFCR: FOnMan Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160; </div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga99e58a0960b275a773b245e2b69b9a64">  773</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1U                                         </span><span class="comment">/*!&lt; TPI FFCR: EnFCont Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga27d1ecf2e0ff496df03457a2a97cb2c9">  774</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span><span class="comment">/*!&lt; TPI FFCR: EnFCont Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160; </div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">/* TPI Periodic Synchronization Control Register Definitions */</span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga4235dcb941b49a9e8c1f7616dc210b38">  777</a></span>&#160;<span class="preprocessor">#define TPI_PSCR_PSCount_Pos                0U                                         </span><span class="comment">/*!&lt; TPI PSCR: PSCount Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga017e1a8b42c9fb4c525d41bafaca9262">  778</a></span>&#160;<span class="preprocessor">#define TPI_PSCR_PSCount_Msk               (0x1FUL </span><span class="comment">/*&lt;&lt; TPI_PSCR_PSCount_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/*!&lt; TPI PSCR: TPSCount Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160; </div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">/* TPI Software Lock Status Register Definitions */</span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaca9783a5531fde10b57fb9817de37790">  781</a></span>&#160;<span class="preprocessor">#define TPI_LSR_nTT_Pos                     1U                                         </span><span class="comment">/*!&lt; TPI LSR: Not thirty-two bit. Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaabd6c342674f066772c9d35448a301e1">  782</a></span>&#160;<span class="preprocessor">#define TPI_LSR_nTT_Msk                    (0x1UL &lt;&lt; TPI_LSR_nTT_Pos)                  </span><span class="comment">/*!&lt; TPI LSR: Not thirty-two bit. Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160; </div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga641c06d830dac7e2ff9971d95f2432a0">  784</a></span>&#160;<span class="preprocessor">#define TPI_LSR_SLK_Pos                     1U                                         </span><span class="comment">/*!&lt; TPI LSR: Software Lock status Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gab91c42714b86fe5d2b022fc8e5f3d0e6">  785</a></span>&#160;<span class="preprocessor">#define TPI_LSR_SLK_Msk                    (0x1UL &lt;&lt; TPI_LSR_SLK_Pos)                  </span><span class="comment">/*!&lt; TPI LSR: Software Lock status Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160; </div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga94c8185149817f81a6ca689f89d8193c">  787</a></span>&#160;<span class="preprocessor">#define TPI_LSR_SLI_Pos                     0U                                         </span><span class="comment">/*!&lt; TPI LSR: Software Lock implemented Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gace974ad6e051759bafcfea1b8189c606">  788</a></span>&#160;<span class="preprocessor">#define TPI_LSR_SLI_Msk                    (0x1UL </span><span class="comment">/*&lt;&lt; TPI_LSR_SLI_Pos*/</span><span class="preprocessor">)              </span><span class="comment">/*!&lt; TPI LSR: Software Lock implemented Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160; </div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">/* TPI DEVID Register Definitions */</span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga9f46cf1a1708575f56d6b827766277f4">  791</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11U                                         </span><span class="comment">/*!&lt; TPI DEVID: NRZVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gacecc8710a8f6a23a7d1d4f5674daf02a">  792</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span><span class="comment">/*!&lt; TPI DEVID: NRZVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160; </div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga675534579d9e25477bb38970e3ef973c">  794</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10U                                         </span><span class="comment">/*!&lt; TPI DEVID: MANCVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942">  795</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span><span class="comment">/*!&lt; TPI DEVID: MANCVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160; </div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga974cccf4c958b4a45cb71c7b5de39b7b">  797</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9U                                         </span><span class="comment">/*!&lt; TPI DEVID: PTINVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1ca84d62243e475836bba02516ba6b97">  798</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span><span class="comment">/*!&lt; TPI DEVID: PTINVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160; </div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga3c7bb073c7ef96c2c3491c523fcb5bbe">  800</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_FIFOSZ_Pos                6U                                         </span><span class="comment">/*!&lt; TPI DEVID: FIFO depth Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gac7e718d8f239920d5b65e3eaa1c490df">  801</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_FIFOSZ_Msk               (0x7UL &lt;&lt; TPI_DEVID_FIFOSZ_Pos)             </span><span class="comment">/*!&lt; TPI DEVID: FIFO depth Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160; </div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">/* TPI DEVTYPE Register Definitions */</span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0c799ff892af5eb3162d152abc00af7a">  804</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             4U                                         </span><span class="comment">/*!&lt; TPI DEVTYPE: SubType Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga5b2fd7dddaf5f64855d9c0696acd65c1">  805</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)      </span><span class="comment">/*!&lt; TPI DEVTYPE: SubType Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160; </div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga69c4892d332755a9f64c1680497cebdd">  807</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           0U                                         </span><span class="comment">/*!&lt; TPI DEVTYPE: MajorType Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaecbceed6d08ec586403b37ad47b38c88">  808</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span><span class="comment">/*!&lt; TPI DEVTYPE: MajorType Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">/*@}*/</span> <span class="comment">/* end of group CMSIS_TPI */</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160; </div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160; </div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">  \brief    Type definitions for the Memory Protection Unit (MPU)</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">  \brief  Structure type to access the Memory Protection Unit (MPU).</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;{</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t TYPE;                   <span class="comment">/*!&lt; Offset: 0x000 (R/ )  MPU Type Register */</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   <span class="comment">/*!&lt; Offset: 0x004 (R/W)  MPU Control Register */</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RNR;                    <span class="comment">/*!&lt; Offset: 0x008 (R/W)  MPU Region Number Register */</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR;                   <span class="comment">/*!&lt; Offset: 0x00C (R/W)  MPU Region Base Address Register */</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR;                   <span class="comment">/*!&lt; Offset: 0x010 (R/W)  MPU Region Limit Address Register */</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        uint32_t RESERVED0[7U];</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="keyword">union </span>{</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAIR[2];</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAIR0;                  <span class="comment">/*!&lt; Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAIR1;                  <span class="comment">/*!&lt; Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  };</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  };</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;} MPU_Type;</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160; </div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define MPU_TYPE_RALIASES                  1U</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160; </div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">/* MPU Type Register Definitions */</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span><span class="comment">/*!&lt; MPU TYPE: IREGION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span><span class="comment">/*!&lt; MPU TYPE: IREGION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160; </div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span><span class="comment">/*!&lt; MPU TYPE: DREGION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span><span class="comment">/*!&lt; MPU TYPE: DREGION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160; </div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span><span class="comment">/*!&lt; MPU TYPE: SEPARATE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span><span class="comment">/*!&lt; MPU TYPE: SEPARATE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160; </div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">/* MPU Control Register Definitions */</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span><span class="comment">/*!&lt; MPU CTRL: PRIVDEFENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span><span class="comment">/*!&lt; MPU CTRL: PRIVDEFENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span><span class="comment">/*!&lt; MPU CTRL: HFNMIENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span><span class="comment">/*!&lt; MPU CTRL: HFNMIENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160; </div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span><span class="comment">/*!&lt; MPU CTRL: ENABLE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span><span class="comment">/*!&lt; MPU CTRL: ENABLE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160; </div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">/* MPU Region Number Register Definitions */</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span><span class="comment">/*!&lt; MPU RNR: REGION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span><span class="comment">/*!&lt; MPU RNR: REGION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160; </div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">/* MPU Region Base Address Register Definitions */</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define MPU_RBAR_BASE_Pos                   5U                                            </span><span class="comment">/*!&lt; MPU RBAR: BASE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_BASE_Pos)             </span><span class="comment">/*!&lt; MPU RBAR: BASE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160; </div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define MPU_RBAR_SH_Pos                     3U                                            </span><span class="comment">/*!&lt; MPU RBAR: SH Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define MPU_RBAR_SH_Msk                    (0x3UL &lt;&lt; MPU_RBAR_SH_Pos)                     </span><span class="comment">/*!&lt; MPU RBAR: SH Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160; </div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define MPU_RBAR_AP_Pos                     1U                                            </span><span class="comment">/*!&lt; MPU RBAR: AP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define MPU_RBAR_AP_Msk                    (0x3UL &lt;&lt; MPU_RBAR_AP_Pos)                     </span><span class="comment">/*!&lt; MPU RBAR: AP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160; </div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define MPU_RBAR_XN_Pos                     0U                                            </span><span class="comment">/*!&lt; MPU RBAR: XN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define MPU_RBAR_XN_Msk                    (01UL </span><span class="comment">/*&lt;&lt; MPU_RBAR_XN_Pos*/</span><span class="preprocessor">)                  </span><span class="comment">/*!&lt; MPU RBAR: XN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160; </div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">/* MPU Region Limit Address Register Definitions */</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define MPU_RLAR_LIMIT_Pos                  5U                                            </span><span class="comment">/*!&lt; MPU RLAR: LIMIT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL &lt;&lt; MPU_RLAR_LIMIT_Pos)            </span><span class="comment">/*!&lt; MPU RLAR: LIMIT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160; </div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define MPU_RLAR_AttrIndx_Pos               1U                                            </span><span class="comment">/*!&lt; MPU RLAR: AttrIndx Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define MPU_RLAR_AttrIndx_Msk              (0x7UL &lt;&lt; MPU_RLAR_AttrIndx_Pos)               </span><span class="comment">/*!&lt; MPU RLAR: AttrIndx Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160; </div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define MPU_RLAR_EN_Pos                     0U                                            </span><span class="comment">/*!&lt; MPU RLAR: EN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define MPU_RLAR_EN_Msk                    (1UL </span><span class="comment">/*&lt;&lt; MPU_RLAR_EN_Pos*/</span><span class="preprocessor">)                   </span><span class="comment">/*!&lt; MPU RLAR: EN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160; </div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">/* MPU Memory Attribute Indirection Register 0 Definitions */</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr3_Pos                24U                                            </span><span class="comment">/*!&lt; MPU MAIR0: Attr3 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr3_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr3_Pos)                </span><span class="comment">/*!&lt; MPU MAIR0: Attr3 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160; </div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr2_Pos                16U                                            </span><span class="comment">/*!&lt; MPU MAIR0: Attr2 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr2_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr2_Pos)                </span><span class="comment">/*!&lt; MPU MAIR0: Attr2 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160; </div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr1_Pos                 8U                                            </span><span class="comment">/*!&lt; MPU MAIR0: Attr1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr1_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr1_Pos)                </span><span class="comment">/*!&lt; MPU MAIR0: Attr1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160; </div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr0_Pos                 0U                                            </span><span class="comment">/*!&lt; MPU MAIR0: Attr0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr0_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR0_Attr0_Pos*/</span><span class="preprocessor">)            </span><span class="comment">/*!&lt; MPU MAIR0: Attr0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160; </div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">/* MPU Memory Attribute Indirection Register 1 Definitions */</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr7_Pos                24U                                            </span><span class="comment">/*!&lt; MPU MAIR1: Attr7 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr7_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr7_Pos)                </span><span class="comment">/*!&lt; MPU MAIR1: Attr7 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160; </div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr6_Pos                16U                                            </span><span class="comment">/*!&lt; MPU MAIR1: Attr6 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr6_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr6_Pos)                </span><span class="comment">/*!&lt; MPU MAIR1: Attr6 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160; </div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr5_Pos                 8U                                            </span><span class="comment">/*!&lt; MPU MAIR1: Attr5 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr5_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr5_Pos)                </span><span class="comment">/*!&lt; MPU MAIR1: Attr5 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160; </div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr4_Pos                 0U                                            </span><span class="comment">/*!&lt; MPU MAIR1: Attr4 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr4_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR1_Attr4_Pos*/</span><span class="preprocessor">)            </span><span class="comment">/*!&lt; MPU MAIR1: Attr4 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">/*@} end of group CMSIS_MPU */</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160; </div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160; </div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">  \brief    Type definitions for the Security Attribution Unit (SAU)</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">  \brief  Structure type to access the Security Attribution Unit (SAU).</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;{</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   <span class="comment">/*!&lt; Offset: 0x000 (R/W)  SAU Control Register */</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t TYPE;                   <span class="comment">/*!&lt; Offset: 0x004 (R/ )  SAU Type Register */</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RNR;                    <span class="comment">/*!&lt; Offset: 0x008 (R/W)  SAU Region Number Register */</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR;                   <span class="comment">/*!&lt; Offset: 0x00C (R/W)  SAU Region Base Address Register */</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR;                   <span class="comment">/*!&lt; Offset: 0x010 (R/W)  SAU Region Limit Address Register */</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;} SAU_Type;</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160; </div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">/* SAU Control Register Definitions */</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define SAU_CTRL_ALLNS_Pos                  1U                                            </span><span class="comment">/*!&lt; SAU CTRL: ALLNS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define SAU_CTRL_ALLNS_Msk                 (1UL &lt;&lt; SAU_CTRL_ALLNS_Pos)                    </span><span class="comment">/*!&lt; SAU CTRL: ALLNS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160; </div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define SAU_CTRL_ENABLE_Pos                 0U                                            </span><span class="comment">/*!&lt; SAU CTRL: ENABLE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define SAU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span><span class="comment">/*!&lt; SAU CTRL: ENABLE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160; </div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">/* SAU Type Register Definitions */</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define SAU_TYPE_SREGION_Pos                0U                                            </span><span class="comment">/*!&lt; SAU TYPE: SREGION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define SAU_TYPE_SREGION_Msk               (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_TYPE_SREGION_Pos*/</span><span class="preprocessor">)           </span><span class="comment">/*!&lt; SAU TYPE: SREGION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160; </div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">/* SAU Region Number Register Definitions */</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define SAU_RNR_REGION_Pos                  0U                                            </span><span class="comment">/*!&lt; SAU RNR: REGION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define SAU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span><span class="comment">/*!&lt; SAU RNR: REGION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160; </div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/* SAU Region Base Address Register Definitions */</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define SAU_RBAR_BADDR_Pos                  5U                                            </span><span class="comment">/*!&lt; SAU RBAR: BADDR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RBAR_BADDR_Pos)            </span><span class="comment">/*!&lt; SAU RBAR: BADDR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160; </div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">/* SAU Region Limit Address Register Definitions */</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define SAU_RLAR_LADDR_Pos                  5U                                            </span><span class="comment">/*!&lt; SAU RLAR: LADDR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RLAR_LADDR_Pos)            </span><span class="comment">/*!&lt; SAU RLAR: LADDR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160; </div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define SAU_RLAR_NSC_Pos                    1U                                            </span><span class="comment">/*!&lt; SAU RLAR: NSC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define SAU_RLAR_NSC_Msk                   (1UL &lt;&lt; SAU_RLAR_NSC_Pos)                      </span><span class="comment">/*!&lt; SAU RLAR: NSC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160; </div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define SAU_RLAR_ENABLE_Pos                 0U                                            </span><span class="comment">/*!&lt; SAU RLAR: ENABLE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define SAU_RLAR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_RLAR_ENABLE_Pos*/</span><span class="preprocessor">)               </span><span class="comment">/*!&lt; SAU RLAR: ENABLE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160; </div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">/*@} end of group CMSIS_SAU */</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160; </div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">  \brief    Type definitions for the Core Debug Registers</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">  \brief  Structure type to access the Core Debug Register (CoreDebug).</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html">  988</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;{</div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga68aeaf66fdba1ec4813428b9b1f85c32">  990</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga68aeaf66fdba1ec4813428b9b1f85c32">DHCSR</a>;                  <span class="comment">/*!&lt; Offset: 0x000 (R/W)  Debug Halting Control and Status Register */</span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga093e276af2b5fd92a90a1459f0e995b3">  991</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga093e276af2b5fd92a90a1459f0e995b3">DCRSR</a>;                  <span class="comment">/*!&lt; Offset: 0x004 ( /W)  Debug Core Register Selector Register */</span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga36490695bb282ec1b45552777be3ad3e">  992</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga36490695bb282ec1b45552777be3ad3e">DCRDR</a>;                  <span class="comment">/*!&lt; Offset: 0x008 (R/W)  Debug Core Register Data Register */</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga3bbb01bac30f6d11e0e305fa85afba65">  993</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga3bbb01bac30f6d11e0e305fa85afba65">DEMCR</a>;                  <span class="comment">/*!&lt; Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */</span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gac965e9b3abb1519676f2a6a959eaedb2">  994</a></span>&#160;        uint32_t RESERVED4[1U];</div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gaf01c0fbf4523c2f1d8470a1800277ffa">  995</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gaf01c0fbf4523c2f1d8470a1800277ffa">DAUTHCTRL</a>;              <span class="comment">/*!&lt; Offset: 0x014 (R/W)  Debug Authentication Control Register */</span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#ga7a4fbea64ea3534ea2728e67a7106a71">  996</a></span>&#160;  <a class="code" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#ga7a4fbea64ea3534ea2728e67a7106a71">DSCSR</a>;                  <span class="comment">/*!&lt; Offset: 0x018 (R/W)  Debug Security Control and Status Register */</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;} <a class="code" href="structCoreDebug__Type.html">CoreDebug_Type</a>;</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160; </div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">/* Debug Halting Control and Status Register Definitions */</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac91280edd0ce932665cf75a23d11d842"> 1000</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: DBGKEY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1ce997cee15edaafe4aed77751816ffc"> 1001</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span><span class="comment">/*!&lt; CoreDebug DHCSR: DBGKEY Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160; </div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaf6498d32dbe23b8d95a12d2fbc0a65f8"> 1003</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RESTART_ST Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gabe3254d40aaa482987ff31584d2a3240"> 1004</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL &lt;&lt; CoreDebug_DHCSR_S_RESTART_ST_Pos)      </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RESTART_ST Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160; </div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga6f934c5427ea057394268e541fa97753"> 1006</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RESET_ST Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac474394bcceb31a8e09566c90b3f8922"> 1007</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RESET_ST Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160; </div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2328118f8b3574c871a53605eb17e730"> 1009</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RETIRE_ST Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6"> 1010</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RETIRE_ST Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160; </div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2900dd56a988a4ed27ad664d5642807e"> 1012</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_LOCKUP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga7b67e4506d7f464ef5dafd6219739756"> 1013</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_LOCKUP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160; </div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga349ccea33accc705595624c2d334fbcb"> 1015</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_SLEEP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga98d51538e645c2c1a422279cd85a0a25"> 1016</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_SLEEP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160; </div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 1018</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_HALT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9f881ade3151a73bc5b02b73fe6473ca"> 1019</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_HALT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160; </div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga20a71871ca8768019c51168c70c3f41d"> 1021</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_REGRDY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac4cd6f3178de48f473d8903e8c847c07"> 1022</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_REGRDY Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160; </div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 1024</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_MASKINTS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31"> 1025</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_MASKINTS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160; </div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 1027</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_STEP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gae6bda72fbd32cc5734ff3542170dc00d"> 1028</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_STEP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160; </div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 1030</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_HALT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f"> 1031</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_HALT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160; </div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gab557abb5b172b74d2cf44efb9d824e4e"> 1033</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_DEBUGEN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gab815c741a4fc2a61988cd2fb7594210b"> 1034</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)     </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_DEBUGEN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160; </div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">/* Debug Core Register Selector Register Definitions */</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 1037</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            </span><span class="comment">/*!&lt; CoreDebug DCRSR: REGWnR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5"> 1038</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span><span class="comment">/*!&lt; CoreDebug DCRSR: REGWnR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160; </div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga52182c8a9f63a52470244c0bc2064f7b"> 1040</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            </span><span class="comment">/*!&lt; CoreDebug DCRSR: REGSEL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga17cafbd72b55030219ce5609baa7c01d"> 1041</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)     </span><span class="comment">/*!&lt; CoreDebug DCRSR: REGSEL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160; </div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">/* Debug Exception and Monitor Control Register */</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga0cde79c4e741e1eed0513c1f985baeb9"> 1044</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_DWTENA_Pos         24U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: DWTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2fcc0b8f174e85379d38e1cb74b8c627"> 1045</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_DWTENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_DWTENA_Pos)            </span><span class="comment">/*!&lt; CoreDebug DEMCR: DWTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160; </div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaed9f42053031a9a30cd8054623304c0a"> 1047</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_HARDERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga803fc98c5bb85f10f0347b23794847d1"> 1048</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_HARDERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160; </div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9fcf09666f7063a7303117aa32a85d5a"> 1050</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_CORERESET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga906476e53c1e1487c30f3a1181df9e30"> 1051</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)  </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_CORERESET Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160; </div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">/* Debug Authentication Control Register Definitions */</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaf733a36e6b4717a604f7d77c05dfceb4"> 1054</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: INTSPNIDEN, Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gadad0bf68d32cba49c1ea7534122c2752"> 1055</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160; </div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga866734a8e4bec2d6cf091e265c6c0f3d"> 1057</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: SPNIDENSEL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaabb5d6c750c9ec50254134ece2111dcd"> 1058</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: SPNIDENSEL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160; </div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga3caef9790e4e2ccbfea77d55315ad59f"> 1060</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: INTSPIDEN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1570f149a0f89f70fc2644a5842cbcb4"> 1061</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: INTSPIDEN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160; </div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga587610b7ac18292de47bf9d675b0b88c"> 1063</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: SPIDENSEL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaa043fd13768d57be320c682ca1c9b234"> 1064</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/</span><span class="preprocessor">) </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: SPIDENSEL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160; </div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">/* Debug Security Control and Status Register Definitions */</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga4be5d0f8af5d7d8ec04bde78ce18e10e"> 1067</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_CDS_Pos            16U                                            </span><span class="comment">/*!&lt; CoreDebug DSCSR: CDS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga083417245e1aa40e84a2b12433a15a6b"> 1068</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_CDS_Msk            (1UL &lt;&lt; CoreDebug_DSCSR_CDS_Pos)               </span><span class="comment">/*!&lt; CoreDebug DSCSR: CDS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160; </div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga7450603163415ab4d4e4a7a767879eae"> 1070</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            </span><span class="comment">/*!&lt; CoreDebug DSCSR: SBRSEL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaaffe28a24f05446e55ba3d75bb6f4cd0"> 1071</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL &lt;&lt; CoreDebug_DSCSR_SBRSEL_Pos)            </span><span class="comment">/*!&lt; CoreDebug DSCSR: SBRSEL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160; </div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga3eb88e444b678057db1b59272eebb1ad"> 1073</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            </span><span class="comment">/*!&lt; CoreDebug DSCSR: SBRSELEN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga5e5ed94cac1139165af161c008881805"> 1074</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DSCSR_SBRSELEN_Pos*/</span><span class="preprocessor">)      </span><span class="comment">/*!&lt; CoreDebug DSCSR: SBRSELEN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">/*@} end of group CMSIS_CoreDebug */</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160; </div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">  \ingroup    CMSIS_core_register</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">  \defgroup   CMSIS_core_bitfield     Core register bit field macros</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">  \brief   Mask and shift a bit field value for use in a register bit range.</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">  \param[in] field  Name of the register bit field.</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">  \return           Masked and shifted value.</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group__CMSIS__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e"> 1092</a></span>&#160;<span class="preprocessor">#define _VAL2FLD(field, value)    (((uint32_t)(value) &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">  \brief     Mask and shift a register value to extract a bit filed value.</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">  \param[in] field  Name of the register bit field.</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">  \return           Masked and shifted bit field value.</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group__CMSIS__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444"> 1100</a></span>&#160;<span class="preprocessor">#define _FLD2VAL(field, value)    (((uint32_t)(value) &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">/*@} end of group CMSIS_core_bitfield */</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160; </div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">  \ingroup    CMSIS_core_register</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">  \defgroup   CMSIS_core_base     Core Definitions</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">  \brief      Definitions for base addresses, unions, and structures.</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160; </div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">/* Memory mapping of Core Hardware */</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770"> 1113</a></span>&#160;<span class="preprocessor">  #define SCS_BASE            (0xE000E000UL)                             </span><span class="comment">/*!&lt; System Control Space Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gafdab534f961bf8935eb456cb7700dcd2"> 1114</a></span>&#160;<span class="preprocessor">  #define DWT_BASE            (0xE0001000UL)                             </span><span class="comment">/*!&lt; DWT Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga2b1eeff850a7e418844ca847145a1a68"> 1115</a></span>&#160;<span class="preprocessor">  #define TPI_BASE            (0xE0040000UL)                             </span><span class="comment">/*!&lt; TPI Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga680604dbcda9e9b31a1639fcffe5230b"> 1116</a></span>&#160;<span class="preprocessor">  #define CoreDebug_BASE      (0xE000EDF0UL)                             </span><span class="comment">/*!&lt; Core Debug Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga58effaac0b93006b756d33209e814646"> 1117</a></span>&#160;<span class="preprocessor">  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     </span><span class="comment">/*!&lt; SysTick Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gaa0288691785a5f868238e0468b39523d"> 1118</a></span>&#160;<span class="preprocessor">  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     </span><span class="comment">/*!&lt; NVIC Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 1119</a></span>&#160;<span class="preprocessor">  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     </span><span class="comment">/*!&lt; System Control Block Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160; </div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160; </div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 1122</a></span>&#160;<span class="preprocessor">  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) </span><span class="comment">/*!&lt; SCB configuration struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de"> 1123</a></span>&#160;<span class="preprocessor">  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) </span><span class="comment">/*!&lt; SysTick configuration struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 1124</a></span>&#160;<span class="preprocessor">  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) </span><span class="comment">/*!&lt; NVIC configuration struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 1125</a></span>&#160;<span class="preprocessor">  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) </span><span class="comment">/*!&lt; DWT configuration struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 1126</a></span>&#160;<span class="preprocessor">  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) </span><span class="comment">/*!&lt; TPI configuration struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gab6e30a2b802d9021619dbb0be7f5d63d"> 1127</a></span>&#160;<span class="preprocessor">  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) </span><span class="comment">/*!&lt; Core Debug configuration struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160; </div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     </span><span class="comment">/*!&lt; Memory Protection Unit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">    #define MPU               ((MPU_Type       *)     MPU_BASE         ) </span><span class="comment">/*!&lt; Memory Protection Unit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160; </div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">  #if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     </span><span class="comment">/*!&lt; Security Attribution Unit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">    #define SAU               ((SAU_Type       *)     SAU_BASE         ) </span><span class="comment">/*!&lt; Security Attribution Unit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160; </div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">  #define SCS_BASE_NS         (0xE002E000UL)                             </span><span class="comment">/*!&lt; System Control Space Base Address (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             </span><span class="comment">/*!&lt; Core Debug Base Address           (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  </span><span class="comment">/*!&lt; SysTick Base Address              (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  </span><span class="comment">/*!&lt; NVIC Base Address                 (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  </span><span class="comment">/*!&lt; System Control Block Base Address (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160; </div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) </span><span class="comment">/*!&lt; SCB configuration struct          (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) </span><span class="comment">/*!&lt; SysTick configuration struct      (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) </span><span class="comment">/*!&lt; NVIC configuration struct         (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) </span><span class="comment">/*!&lt; Core Debug configuration struct   (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160; </div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  </span><span class="comment">/*!&lt; Memory Protection Unit            (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) </span><span class="comment">/*!&lt; Memory Protection Unit            (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160; </div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">/*@} */</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160; </div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160; </div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160; </div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="comment"></span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160; </div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160; </div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160; </div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">/* ##########################   NVIC functions  #################################### */</span><span class="comment"></span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">  \ingroup  CMSIS_Core_FunctionInterface</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">  \defgroup CMSIS_Core_NVICFunctions NVIC Functions</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">  \brief    Functions that manage interrupts and exceptions via the NVIC.</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160; </div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#ifdef CMSIS_NVIC_VIRTUAL</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE &quot;cmsis_nvic_virtual.h&quot;</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga0e798d5aec68cdd8263db86a76df788f"> 1188</a></span>&#160;<span class="preprocessor">  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga4eeb9214f2264fc23c34ad5de2d3fa11"> 1189</a></span>&#160;<span class="preprocessor">  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga57b3064413dbc7459d9646020fdd8bef"> 1190</a></span>&#160;<span class="preprocessor">  #define NVIC_EnableIRQ              __NVIC_EnableIRQ</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga857de13232ec65dd15087eaa15bc4a69"> 1191</a></span>&#160;<span class="preprocessor">  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga73b4e251f59cab4e9a5e234aac02ae57"> 1192</a></span>&#160;<span class="preprocessor">  #define NVIC_DisableIRQ             __NVIC_DisableIRQ</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gac608957a239466e9e0cbc30aa64feb3b"> 1193</a></span>&#160;<span class="preprocessor">  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga2b47e2e52cf5c48a5c3348636434b3ac"> 1194</a></span>&#160;<span class="preprocessor">  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga590cf113000a079b1f0ea3dcd5b5316c"> 1195</a></span>&#160;<span class="preprocessor">  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga58ad3f352f832235ab3b192ff4745320"> 1196</a></span>&#160;<span class="preprocessor">  #define NVIC_GetActive              __NVIC_GetActive</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gae0e9d0e2f7b6133828c71b57d4941c35"> 1197</a></span>&#160;<span class="preprocessor">  #define NVIC_SetPriority            __NVIC_SetPriority</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaf59b9d0a791d2157abb319753953eceb"> 1198</a></span>&#160;<span class="preprocessor">  #define NVIC_GetPriority            __NVIC_GetPriority</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga6aa0367d3642575610476bf0366f0c48"> 1199</a></span>&#160;<span class="preprocessor">  #define NVIC_SystemReset            __NVIC_SystemReset</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CMSIS_NVIC_VIRTUAL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160; </div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#ifdef CMSIS_VECTAB_VIRTUAL</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE &quot;cmsis_vectab_virtual.h&quot;</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga804af63bb4c4c317387897431814775d"> 1208</a></span>&#160;<span class="preprocessor">  #define NVIC_SetVector              __NVIC_SetVector</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga955eb1c33a3dcc62af11a8385e8c0fc8"> 1209</a></span>&#160;<span class="preprocessor">  #define NVIC_GetVector              __NVIC_GetVector</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* (CMSIS_VECTAB_VIRTUAL) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160; </div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5"> 1212</a></span>&#160;<span class="preprocessor">#define NVIC_USER_IRQ_OFFSET          16</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160; </div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160; </div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160; </div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gabaa62910bf89acc186ae998c611e64ab"> 1218</a></span>&#160;<span class="preprocessor">#define FNC_RETURN                 (0xFEFFFFFFUL)     </span><span class="comment">/* bit [0] ignored when processing a branch                             */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160; </div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga99e0c1c19f050880a8bd827a7f420bec"> 1221</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_PREFIX          (0xFF000000UL)     </span><span class="comment">/* bits [31:24] set to indicate an EXC_RETURN value                     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga88711355d0196b1ffeb18c33e2c95360"> 1222</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_S               (0x00000040UL)     </span><span class="comment">/* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga0a0f2c03b4aef2c02bdae044bda1324b"> 1223</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_DCRS            (0x00000020UL)     </span><span class="comment">/* bit [5] stacking rules for called registers: 0=skipped 1=saved       */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga342b51c3eec59822bf206e24ef881a9e"> 1224</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_FTYPE           (0x00000010UL)     </span><span class="comment">/* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gabb65f847769a7807395b2739cc9702d0"> 1225</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_MODE            (0x00000008UL)     </span><span class="comment">/* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga686922b26c29eac540f53a6213627466"> 1226</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_SPSEL           (0x00000002UL)     </span><span class="comment">/* bit [1] stack pointer used to restore context: 0=MSP 1=PSP           */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gac939dbf69d3063c76a28516a4ae84db7"> 1227</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_ES              (0x00000001UL)     </span><span class="comment">/* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160; </div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)  </span><span class="comment">/* Value for processors with floating-point extension:                  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     </span><span class="comment">/* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga7d1b21b2d863ccd9e23a3295b3173155"> 1233</a></span>&#160;<span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     </span><span class="comment">/* Value for processors without floating-point extension                */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160; </div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160; </div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">/* Interrupt Priorities are WORD accessible only under Armv6-M                  */</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">/* The following MACROS handle generation of the register offset and byte masks */</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878"> 1239</a></span>&#160;<span class="preprocessor">#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &amp;  0x03UL) * 8UL)</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755"> 1240</a></span>&#160;<span class="preprocessor">#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) &amp; 0x0FUL)-8UL) &gt;&gt;    2UL)      )</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9"> 1241</a></span>&#160;<span class="preprocessor">#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                &gt;&gt;    2UL)      )</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160; </div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga6834dd8c9c59394f1b544b57665293a4"> 1243</a></span>&#160;<span class="preprocessor">#define __NVIC_SetPriorityGrouping(X) (void)(X)</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gae1de06155d072758b3453edb07d12459"> 1244</a></span>&#160;<span class="preprocessor">#define __NVIC_GetPriorityGrouping()  (0U)</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">  \brief   Enable Interrupt</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">  \details Enables a device specific interrupt in the NVIC interrupt controller.</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea"> 1252</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;{</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  {</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  }</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;}</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160; </div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">  \brief   Get Interrupt Enable status</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">  \return             0  Interrupt is not enabled.</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">  \return             1  Interrupt is enabled.</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083"> 1269</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;{</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  {</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  }</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  {</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  }</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;}</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160; </div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment">  \brief   Disable Interrupt</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">  \details Disables a device specific interrupt in the NVIC interrupt controller.</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f"> 1288</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;{</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  {</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  }</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;}</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160; </div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">  \brief   Get Pending Interrupt</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment">  \return             0  Interrupt status is not pending.</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment">  \return             1  Interrupt status is pending.</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694"> 1307</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;{</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  {</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  }</div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  {</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  }</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;}</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160; </div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">  \brief   Set Pending Interrupt</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad"> 1326</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;{</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  {</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  }</div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;}</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160; </div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment">  \brief   Clear Pending Interrupt</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment">  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191"> 1341</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;{</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  {</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  }</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;}</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160; </div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">  \brief   Get Active Interrupt</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">  \return             0  Interrupt status is not active.</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">  \return             1  Interrupt status is active.</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593"> 1358</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;{</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  {</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  }</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  {</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  }</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;}</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160; </div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160; </div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">  \brief   Get Interrupt Target State</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">  \return             0  if interrupt is assigned to Secure</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">  \return             1  if interrupt is assigned to Non Secure</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t NVIC_GetTargetState(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;{</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  {</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  }</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  {</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  }</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;}</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160; </div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">  \brief   Set Interrupt Target State</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">  \return             0  if interrupt is assigned to Secure</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">                      1  if interrupt is assigned to Non Secure</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t NVIC_SetTargetState(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;{</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;  {</div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] |=  ((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  }</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  {</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  }</div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;}</div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160; </div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment">  \brief   Clear Interrupt Target State</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment">  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">  \return             0  if interrupt is assigned to Secure</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment">                      1  if interrupt is assigned to Non Secure</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t NVIC_ClearTargetState(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;{</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  {</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp;= ~((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;  }</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  {</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  }</div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;}</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160; </div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment">  \brief   Set Interrupt Priority</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment">  \details Sets the priority of a device specific interrupt or a processor exception.</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment">           The interrupt number can be positive to specify a device specific interrupt,</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment">           or negative to specify a processor exception.</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">  \param [in]      IRQn  Interrupt number.</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment">  \param [in]  priority  Priority to set.</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">  \note    The priority cannot be set for every processor exception.</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd"> 1447</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;{</div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  {</div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)]  = ((uint32_t)(<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)]  &amp; ~(0xFFUL &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn))) |</div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;       (((priority &lt;&lt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn)));</div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  }</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  {</div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] = ((uint32_t)(<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] &amp; ~(0xFFUL &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn))) |</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;       (((priority &lt;&lt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn)));</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  }</div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;}</div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160; </div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">  \brief   Get Interrupt Priority</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">  \details Reads the priority of a device specific interrupt or a processor exception.</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">           The interrupt number can be positive to specify a device specific interrupt,</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">           or negative to specify a processor exception.</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment">  \param [in]   IRQn  Interrupt number.</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">  \return             Interrupt Priority.</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">                      Value is aligned automatically to the implemented priority bits of the microcontroller.</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73"> 1471</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;{</div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160; </div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  {</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[ <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)] &gt;&gt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  }</div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  {</div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] &gt;&gt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  }</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;}</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160; </div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment">  \brief   Encode Priority</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">  \details Encodes the priority for an interrupt with the given priority group,</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">           preemptive priority value, and subpriority value.</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">           In case of a conflict between priority grouping and available</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment">  \param [in]     PriorityGroup  Used priority group.</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment">  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">  \param [in]       SubPriority  Subpriority value (starting from 0).</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment">  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac"> 1496</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;{</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;  uint32_t PreemptPriorityBits;</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  uint32_t SubPriorityBits;</div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160; </div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160; </div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <span class="keywordflow">return</span> (</div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;           ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;           ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))</div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;         );</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;}</div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160; </div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment">  \brief   Decode Priority</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">  \details Decodes an interrupt priority value with a given priority group to</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">           preemptive priority value and subpriority value.</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">           In case of a conflict between priority grouping and available</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment">  \param [in]     PriorityGroup  Used priority group.</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="comment">  \param [out]     pSubPriority  Subpriority value (starting from 0).</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96"> 1523</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* <span class="keyword">const</span> pPreemptPriority, uint32_t* <span class="keyword">const</span> pSubPriority)</div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;{</div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  uint32_t PreemptPriorityBits;</div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  uint32_t SubPriorityBits;</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160; </div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160; </div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);</div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);</div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;}</div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160; </div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">  \brief   Set Interrupt Vector</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">  \details Sets an interrupt vector in SRAM based interrupt vector table.</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">           The interrupt number can be positive to specify a device specific interrupt,</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">           or negative to specify a processor exception.</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">           VTOR must been relocated to SRAM before.</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment">           If VTOR is not present address 0 must be mapped to SRAM.</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">  \param [in]   IRQn      Interrupt number</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">  \param [in]   vector    Address of interrupt handler function</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208"> 1547</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t vector)</div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;{</div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#if defined (__VTOR_PRESENT) &amp;&amp; (__VTOR_PRESENT == 1U)</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  uint32_t *vectors = (uint32_t *)<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;#<span class="keywordflow">else</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  uint32_t *vectors = (uint32_t *)0x0U;</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  vectors[(int32_t)IRQn + <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5">NVIC_USER_IRQ_OFFSET</a>] = vector;</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;}</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160; </div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">  \brief   Get Interrupt Vector</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment">  \details Reads an interrupt vector from interrupt vector table.</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">           The interrupt number can be positive to specify a device specific interrupt,</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment">           or negative to specify a processor exception.</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment">  \param [in]   IRQn      Interrupt number.</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">  \return                 Address of interrupt handler function</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5"> 1566</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;{</div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#if defined (__VTOR_PRESENT) &amp;&amp; (__VTOR_PRESENT == 1U)</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  uint32_t *vectors = (uint32_t *)<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;#<span class="keywordflow">else</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  uint32_t *vectors = (uint32_t *)0x0U;</div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <span class="keywordflow">return</span> vectors[(int32_t)IRQn + <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5">NVIC_USER_IRQ_OFFSET</a>];</div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;}</div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160; </div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">  \brief   System Reset</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">  \details Initiates a system reset request to reset the MCU.</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga0d9aa2d30fa54b41eb780c16e35b676c"> 1581</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#a153a4a31b276a9758959580538720a51">__NO_RETURN</a> <a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;{</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;  <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="comment">                                                                       buffered write are completed before reset */</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FAUL &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;                 <a class="code" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);</div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160; </div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  {</div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;  }</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;}</div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160; </div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">  \brief   Enable Interrupt (non-secure)</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment">  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> TZ_NVIC_EnableIRQ_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;{</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;  {</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  }</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;}</div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160; </div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">  \brief   Get Interrupt Enable status (non-secure)</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment">  \return             0  Interrupt is not enabled.</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment">  \return             1  Interrupt is enabled.</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t TZ_NVIC_GetEnableIRQ_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;{</div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  {</div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  }</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  {</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  }</div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;}</div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160; </div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">  \brief   Disable Interrupt (non-secure)</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> TZ_NVIC_DisableIRQ_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;{</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  {</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    NVIC_NS-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  }</div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;}</div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160; </div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">  \brief   Get Pending Interrupt (non-secure)</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment">  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment">  \return             0  Interrupt status is not pending.</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="comment">  \return             1  Interrupt status is pending.</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t TZ_NVIC_GetPendingIRQ_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;{</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  {</div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  }</div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  {</div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  }</div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;}</div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160; </div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">  \brief   Set Pending Interrupt (non-secure)</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> TZ_NVIC_SetPendingIRQ_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;{</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  {</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;    NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  }</div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;}</div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160; </div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">  \brief   Clear Pending Interrupt (non-secure)</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> TZ_NVIC_ClearPendingIRQ_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;{</div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  {</div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    NVIC_NS-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  }</div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;}</div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160; </div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">  \brief   Get Active Interrupt (non-secure)</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment">  \return             0  Interrupt status is not active.</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment">  \return             1  Interrupt status is active.</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t TZ_NVIC_GetActive_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;{</div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  {</div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  }</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  {</div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  }</div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;}</div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160; </div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment">  \brief   Set Interrupt Priority (non-secure)</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment">  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment">           The interrupt number can be positive to specify a device specific interrupt,</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">           or negative to specify a processor exception.</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">  \param [in]      IRQn  Interrupt number.</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="comment">  \param [in]  priority  Priority to set.</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment">  \note    The priority cannot be set for every non-secure processor exception.</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> TZ_NVIC_SetPriority_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;{</div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  {</div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    NVIC_NS-&gt;IPR[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)]  = ((uint32_t)(NVIC_NS-&gt;IPR[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)]  &amp; ~(0xFFUL &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn))) |</div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;       (((priority &lt;&lt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn)));</div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  }</div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  {</div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    SCB_NS-&gt;SHPR[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] = ((uint32_t)(SCB_NS-&gt;SHPR[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] &amp; ~(0xFFUL &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn))) |</div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;       (((priority &lt;&lt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn)));</div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  }</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;}</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160; </div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment">  \brief   Get Interrupt Priority (non-secure)</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment">  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment">           The interrupt number can be positive to specify a device specific interrupt,</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment">           or negative to specify a processor exception.</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment">  \param [in]   IRQn  Interrupt number.</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment">  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t TZ_NVIC_GetPriority_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;{</div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160; </div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;  {</div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;IPR[ <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)] &gt;&gt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  }</div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  {</div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((SCB_NS-&gt;SHPR[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] &gt;&gt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  }</div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;}</div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*  defined (__ARM_FEATURE_CMSE) &amp;&amp;(__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">/*@} end of CMSIS_Core_NVICFunctions */</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160; </div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">/* ##########################  MPU functions  #################################### */</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160; </div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160; </div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mpu__armv8_8h.html">mpu_armv8.h</a>&quot;</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160; </div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160; </div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment">/* ##########################  FPU functions  #################################### */</span><span class="comment"></span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment">  \ingroup  CMSIS_Core_FunctionInterface</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">  \defgroup CMSIS_Core_FpuFunctions FPU Functions</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">  \brief    Function that provides FPU type.</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment">  \brief   get FPU type</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">  \details returns the FPU type</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">  \returns</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">   - \b  0: No FPU</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">   - \b  1: Single precision FPU</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">   - \b  2: Double + Single precision FPU</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756"> 1791</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;{</div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;    <span class="keywordflow">return</span> 0U;           <span class="comment">/* No FPU */</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;}</div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160; </div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">/*@} end of CMSIS_Core_FpuFunctions */</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160; </div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160; </div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160; </div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">/* ##########################   SAU functions  #################################### */</span><span class="comment"></span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">  \ingroup  CMSIS_Core_FunctionInterface</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">  \defgroup CMSIS_Core_SAUFunctions SAU Functions</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">  \brief    Functions that configure the SAU.</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160; </div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">  \brief   Enable SAU</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">  \details Enables the Security Attribution Unit (SAU).</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> TZ_SAU_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;{</div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;    SAU-&gt;CTRL |=  (SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;}</div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160; </div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160; </div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">  \brief   Disable SAU</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment">  \details Disables the Security Attribution Unit (SAU).</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> TZ_SAU_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;{</div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;    SAU-&gt;CTRL &amp;= ~(SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;}</div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160; </div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">/*@} end of CMSIS_Core_SAUFunctions */</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160; </div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160; </div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160; </div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160; </div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span><span class="comment"></span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">  \ingroup  CMSIS_Core_FunctionInterface</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment">  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment">  \brief    Functions that configure the System.</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160; </div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#if defined (__Vendor_SysTickConfig) &amp;&amp; (__Vendor_SysTickConfig == 0U)</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment">  \brief   System Tick Configuration</span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="comment">  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment">           Counter is in free running mode to generate periodic interrupts.</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="comment">  \param [in]  ticks  Number of ticks between two interrupts.</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment">  \return          0  Function succeeded.</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">  \return          1  Function failed.</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">  \note    When the variable &lt;b&gt;__Vendor_SysTickConfig&lt;/b&gt; is set to 1, then the</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">           function &lt;b&gt;SysTick_Config&lt;/b&gt; is not included. In this case, the file &lt;b&gt;&lt;i&gt;device&lt;/i&gt;.h&lt;/b&gt;</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">           must contain a vendor-specific implementation of this function.</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t SysTick_Config(uint32_t ticks)</div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;{</div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;  {</div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;  }</div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160; </div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;  <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gae0e9d0e2f7b6133828c71b57d4941c35">NVIC_SetPriority</a> (<a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;                   <a class="code" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;                   <a class="code" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;}</div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160; </div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment">  \brief   System Tick Configuration (non-secure)</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment">  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment">           Counter is in free running mode to generate periodic interrupts.</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="comment">  \param [in]  ticks  Number of ticks between two interrupts.</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment">  \return          0  Function succeeded.</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment">  \return          1  Function failed.</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment">  \note    When the variable &lt;b&gt;__Vendor_SysTickConfig&lt;/b&gt; is set to 1, then the</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment">           function &lt;b&gt;TZ_SysTick_Config_NS&lt;/b&gt; is not included. In this case, the file &lt;b&gt;&lt;i&gt;device&lt;/i&gt;.h&lt;/b&gt;</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">           must contain a vendor-specific implementation of this function.</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t TZ_SysTick_Config_NS(uint32_t ticks)</div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;{</div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;  {</div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;    <span class="keywordflow">return</span> (1UL);                                                         <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  }</div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160; </div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  SysTick_NS-&gt;LOAD  = (uint32_t)(ticks - 1UL);                            <span class="comment">/* set reload register */</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;  TZ_NVIC_SetPriority_NS (<a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  SysTick_NS-&gt;VAL   = 0UL;                                                <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  SysTick_NS-&gt;CTRL  = <a class="code" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;                      <a class="code" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;                      <a class="code" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                            <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;  <span class="keywordflow">return</span> (0UL);                                                           <span class="comment">/* Function successful */</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;}</div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160; </div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">/*@} end of CMSIS_Core_SysTickFunctions */</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160; </div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160; </div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160; </div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160; </div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;}</div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160; </div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_ARMV8MBL_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160; </div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gae74f109b648864baa6b016633fee6776"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gae74f109b648864baa6b016633fee6776">SysTick_Type::LOAD</a></div><div class="ttdeci">volatile uint32_t LOAD</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00561">core_armv8mbl.h:561</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gacb83f1ffe324f54e443279b0079d0fab"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gacb83f1ffe324f54e443279b0079d0fab">DWT_Type::FUNCTION0</a></div><div class="ttdeci">volatile uint32_t FUNCTION0</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00617">core_armv8mbl.h:617</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01122">core_armv8mbl.h:1122</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaeb9dc99c8e7700668813144261b0bc73"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01471">core_armv8mbl.h:1471</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga669717651086711f374f12a13c14a380"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga669717651086711f374f12a13c14a380">DWT_Type::COMP2</a></div><div class="ttdeci">volatile uint32_t COMP2</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00623">core_armv8mbl.h:623</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gac1f7475b01a46aef06d9f53d3a2a69ef"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gac1f7475b01a46aef06d9f53d3a2a69ef">xPSR_Type::@2::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00291">core_armv8mbl.h:291</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga8030e626bbdfa4d8f50cf01ea2d1c0ea"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga8030e626bbdfa4d8f50cf01ea2d1c0ea">APSR_Type::@0::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00240">core_armv8mbl.h:240</a></div></div>
<div class="ttc" id="acore__armv8mbl_8h_html_ab6caba5853a60a17e8e04499b52bf691"><div class="ttname"><a href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a></div><div class="ttdeci">#define __IOM</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00201">core_armv8mbl.h:201</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga248f7f0d91aadd9b3cecf2621f80874e"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga248f7f0d91aadd9b3cecf2621f80874e">DWT_Type::FUNCTION14</a></div><div class="ttdeci">volatile uint32_t FUNCTION14</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00673">core_armv8mbl.h:673</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01523">core_armv8mbl.h:1523</a></div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00571">core_armv8mbl.h:571</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga7c6e27604bd227c0c7685ae13ee33dc4"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga7c6e27604bd227c0c7685ae13ee33dc4">APSR_Type::@0::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00239">core_armv8mbl.h:239</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gae8afc840fee86a0cd484a103769e4b63"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gae8afc840fee86a0cd484a103769e4b63">TPI_Type::SSPSR</a></div><div class="ttdeci">const volatile uint32_t SSPSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00727">core_armv8mbl.h:727</a></div></div>
<div class="ttc" id="aunionxPSR__Type_html"><div class="ttname"><a href="unionxPSR__Type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00281">core_armv8mbl.h:281</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00480">core_armv8mbl.h:480</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga3e276ab445cfc4e884e49c5c3041b1de"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga3e276ab445cfc4e884e49c5c3041b1de">TPI_Type::DEVTYPE</a></div><div class="ttdeci">const volatile uint32_t DEVTYPE</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00742">core_armv8mbl.h:742</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga6ff8f474e59a4d3ceecb4b4bb5c3eaa0"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga6ff8f474e59a4d3ceecb4b4bb5c3eaa0">DWT_Type::CTRL</a></div><div class="ttdeci">volatile uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00612">core_armv8mbl.h:612</a></div></div>
<div class="ttc" id="aunionAPSR__Type_html"><div class="ttname"><a href="unionAPSR__Type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00233">core_armv8mbl.h:233</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga68aeaf66fdba1ec4813428b9b1f85c32"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga68aeaf66fdba1ec4813428b9b1f85c32">CoreDebug_Type::DHCSR</a></div><div class="ttdeci">volatile uint32_t DHCSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00990">core_armv8mbl.h:990</a></div></div>
<div class="ttc" id="ampu__armv8_8h_html"><div class="ttname"><a href="mpu__armv8_8h.html">mpu_armv8.h</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga18bcac9d85efd6ebd8fbcaba5f85a70f"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga18bcac9d85efd6ebd8fbcaba5f85a70f">SCB_Type::ICSR</a></div><div class="ttdeci">volatile uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00384">core_armv8mbl.h:384</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gae33d83822b56cd849b9fa9affddd59b2"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gae33d83822b56cd849b9fa9affddd59b2">xPSR_Type::@2::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00290">core_armv8mbl.h:290</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaee4f7eb5d7e770ad51489dbceabb1755"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a></div><div class="ttdeci">#define _SHP_IDX(IRQn)</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01240">core_armv8mbl.h:1240</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga41addd1ee16df9da54dc9d1bf2c538b6"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga41addd1ee16df9da54dc9d1bf2c538b6">DWT_Type::FUNCTION4</a></div><div class="ttdeci">volatile uint32_t FUNCTION4</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00633">core_armv8mbl.h:633</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga53c75b28823441c6153269f0ecbed878"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a></div><div class="ttdeci">#define _BIT_SHIFT(IRQn)</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01239">core_armv8mbl.h:1239</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01496">core_armv8mbl.h:1496</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gad341a45e8eefc4553ae07c2e3ccf103a"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gad341a45e8eefc4553ae07c2e3ccf103a">DWT_Type::COMP9</a></div><div class="ttdeci">volatile uint32_t COMP9</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00651">core_armv8mbl.h:651</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_gabd585ddc865fb9b7f2493af1eee1a572"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a></div><div class="ttdeci">#define __NOP</div><div class="ttdoc">No Operation.</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00387">cmsis_armcc.h:387</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga9620d01c3e0c65259c18a2e9087a9fd1"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga9620d01c3e0c65259c18a2e9087a9fd1">SCB_Type::CCR</a></div><div class="ttdeci">volatile uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00392">core_armv8mbl.h:392</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga77dede9507ca1f554043f49035299f2e"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga77dede9507ca1f554043f49035299f2e">APSR_Type::@0::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00241">core_armv8mbl.h:241</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaa2837003c28c45abf193fe5e8d27f593"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01358">core_armv8mbl.h:1358</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaabefdd4b790b9a7308929938c0c1e1ad"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01326">core_armv8mbl.h:1326</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gae452742bb12b77c4cae20418495334f1"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gae452742bb12b77c4cae20418495334f1">CONTROL_Type::@3::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00325">core_armv8mbl.h:325</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga8003e190933fcfbff0b0878f48aa32b6"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga8003e190933fcfbff0b0878f48aa32b6">APSR_Type::@0::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00238">core_armv8mbl.h:238</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga0c7f63b9c8b6c4f6d4969ba3ab5f3522"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga0c7f63b9c8b6c4f6d4969ba3ab5f3522">DWT_Type::COMP11</a></div><div class="ttdeci">volatile uint32_t COMP11</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00659">core_armv8mbl.h:659</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga24d1163ebb7130f9fff5ccb3fa11a156"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga24d1163ebb7130f9fff5ccb3fa11a156">DWT_Type::COMP7</a></div><div class="ttdeci">volatile uint32_t COMP7</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00643">core_armv8mbl.h:643</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga38ba57343e56c653939fd792c19af047"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga38ba57343e56c653939fd792c19af047">xPSR_Type::@2::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00292">core_armv8mbl.h:292</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga10960cdc703f661c83a237d9c69db23c"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga10960cdc703f661c83a237d9c69db23c">SCB_Type::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00388">core_armv8mbl.h:388</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gaf25f7ab87e12ad6626ac1119cea6cad2"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gaf25f7ab87e12ad6626ac1119cea6cad2">SCB_Type::SCR</a></div><div class="ttdeci">volatile uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00391">core_armv8mbl.h:391</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga666f4d16841194dd2ffb38cd9c1ff021"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga666f4d16841194dd2ffb38cd9c1ff021">CONTROL_Type::@3::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00324">core_armv8mbl.h:324</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gafaf0827367274b557f0d28e0a2398229"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gafaf0827367274b557f0d28e0a2398229">IPSR_Type::@1::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00267">core_armv8mbl.h:267</a></div></div>
<div class="ttc" id="astructSCB__Type_html"><div class="ttname"><a href="structSCB__Type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00381">core_armv8mbl.h:381</a></div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00574">core_armv8mbl.h:574</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga3bbb01bac30f6d11e0e305fa85afba65"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga3bbb01bac30f6d11e0e305fa85afba65">CoreDebug_Type::DEMCR</a></div><div class="ttdeci">volatile uint32_t DEMCR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00993">core_armv8mbl.h:993</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gae05884efbc414b1cd87869b403cb707f"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gae05884efbc414b1cd87869b403cb707f">TPI_Type::ACPR</a></div><div class="ttdeci">volatile uint32_t ACPR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00730">core_armv8mbl.h:730</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga0ee80a1e2e39abda64688267f43afb7d"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga0ee80a1e2e39abda64688267f43afb7d">TPI_Type::LAR</a></div><div class="ttdeci">volatile uint32_t LAR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00738">core_armv8mbl.h:738</a></div></div>
<div class="ttc" id="astructDWT__Type_html"><div class="ttname"><a href="structDWT__Type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00610">core_armv8mbl.h:610</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga470f260058b0a6b5ba38680639c02c13"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga470f260058b0a6b5ba38680639c02c13">SysTick_Type::CTRL</a></div><div class="ttdeci">volatile uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00560">core_armv8mbl.h:560</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_gaad233022e850a009fc6f7602be1182f6"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a></div><div class="ttdeci">#define __ISB()</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00418">cmsis_armcc.h:418</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga71227e1376cde11eda03fcb62f1b33ea"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01252">core_armv8mbl.h:1252</a></div></div>
<div class="ttc" id="acmsis__version_8h_html"><div class="ttname"><a href="cmsis__version_8h.html">cmsis_version.h</a></div><div class="ttdoc">CMSIS Core(M) Version definitions.</div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga5d7cc8e0ab4303cb916b37b950e32cad"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga5d7cc8e0ab4303cb916b37b950e32cad">SCB_Type::SHCSR</a></div><div class="ttdeci">volatile uint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00395">core_armv8mbl.h:395</a></div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xb_8h_source.html#l00052">stm32f103xb.h:52</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga562a86dbdf14827d0fee8fdafb04d191"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01341">core_armv8mbl.h:1341</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga4d7700b893e00275ba76d7ab8d2089db"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga4d7700b893e00275ba76d7ab8d2089db">DWT_Type::FUNCTION9</a></div><div class="ttdeci">volatile uint32_t FUNCTION9</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00653">core_armv8mbl.h:653</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga4adca999d3a0bc1ae682d73ea7cfa879"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">IPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00270">core_armv8mbl.h:270</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gadddd65958c1c4c0301f62ede0a9bf12e"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gadddd65958c1c4c0301f62ede0a9bf12e">SCB_Type::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00393">core_armv8mbl.h:393</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gad1c40786792b036b208758d53e850589"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gad1c40786792b036b208758d53e850589">DWT_Type::FUNCTION2</a></div><div class="ttdeci">volatile uint32_t FUNCTION2</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00625">core_armv8mbl.h:625</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xb_8h_source.html#l00080">stm32f103xb.h:80</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga14aa41f658bf70c2d44435d24761a760"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga14aa41f658bf70c2d44435d24761a760">xPSR_Type::@2::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00285">core_armv8mbl.h:285</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga91e5e23032107bdc18f8a1822470adbe"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga91e5e23032107bdc18f8a1822470adbe">TPI_Type::PSCR</a></div><div class="ttdeci">volatile uint32_t PSCR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00736">core_armv8mbl.h:736</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga0024c9cba7705c01a476ec4b9ee11018"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga0024c9cba7705c01a476ec4b9ee11018">DWT_Type::COMP12</a></div><div class="ttdeci">volatile uint32_t COMP12</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00663">core_armv8mbl.h:663</a></div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00581">core_armv8mbl.h:581</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F10x Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xb_8h_source.html#l00069">stm32f103xb.h:69</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga7fe18dacb0bb7ae125ed2e10814712ed"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga7fe18dacb0bb7ae125ed2e10814712ed">TPI_Type::TYPE</a></div><div class="ttdeci">const volatile uint32_t TYPE</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00741">core_armv8mbl.h:741</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga3d3e88793d2aadb1f511764fa046363b"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga3d3e88793d2aadb1f511764fa046363b">DWT_Type::FUNCTION8</a></div><div class="ttdeci">volatile uint32_t FUNCTION8</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00649">core_armv8mbl.h:649</a></div></div>
<div class="ttc" id="aunionCONTROL__Type_html"><div class="ttname"><a href="unionCONTROL__Type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00320">core_armv8mbl.h:320</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga58231e265435eea75dda010c91189cd4"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga58231e265435eea75dda010c91189cd4">DWT_Type::FUNCTION6</a></div><div class="ttdeci">volatile uint32_t FUNCTION6</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00641">core_armv8mbl.h:641</a></div></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00059">cmsis_armcc.h:59</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga76bbc0cba1995542ea7f16633bfd4aa9"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga76bbc0cba1995542ea7f16633bfd4aa9">DWT_Type::FUNCTION13</a></div><div class="ttdeci">volatile uint32_t FUNCTION13</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00669">core_armv8mbl.h:669</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gacb74a36f153fb7b9b06358835b9f364b"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gacb74a36f153fb7b9b06358835b9f364b">DWT_Type::COMP5</a></div><div class="ttdeci">volatile uint32_t COMP5</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00635">core_armv8mbl.h:635</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga7af0067da9805e481890c297bf4ed70f"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga7af0067da9805e481890c297bf4ed70f">xPSR_Type::@2::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00286">core_armv8mbl.h:286</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gac261907166b01757fefbae7b7012194a"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gac261907166b01757fefbae7b7012194a">DWT_Type::COMP14</a></div><div class="ttdeci">volatile uint32_t COMP14</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00671">core_armv8mbl.h:671</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gac6825cd22fc3618db64787eacc7c53dc"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gac6825cd22fc3618db64787eacc7c53dc">TPI_Type::SPPR</a></div><div class="ttdeci">volatile uint32_t SPPR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00732">core_armv8mbl.h:732</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga0df355460bc1783d58f9d72ee4884208"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)</div><div class="ttdoc">Set Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01547">core_armv8mbl.h:1547</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga92a3905b61a0adcc85b0c950972b25a5"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga92a3905b61a0adcc85b0c950972b25a5">DWT_Type::FUNCTION15</a></div><div class="ttdeci">volatile uint32_t FUNCTION15</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00677">core_armv8mbl.h:677</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00461">core_armv8mbl.h:461</a></div></div>
<div class="ttc" id="acore__armv8mbl_8h_html_a4cc1649793116d7c2d8afce7a4ffce43"><div class="ttname"><a href="core__armv8mbl_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a></div><div class="ttdeci">#define __IM</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00199">core_armv8mbl.h:199</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga1a47176768f45f79076c4f5b1b534bc2"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga1a47176768f45f79076c4f5b1b534bc2">xPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00294">core_armv8mbl.h:294</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga7ccf9f6dcf2f28570423196de54686fc"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga7ccf9f6dcf2f28570423196de54686fc">DWT_Type::COMP1</a></div><div class="ttdeci">volatile uint32_t COMP1</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00619">core_armv8mbl.h:619</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gaa77567ef6936e1e054cac3208de6663d"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gaa77567ef6936e1e054cac3208de6663d">DWT_Type::FUNCTION10</a></div><div class="ttdeci">volatile uint32_t FUNCTION10</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00657">core_armv8mbl.h:657</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gae016e4c1986312044ee768806537d52f"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01288">core_armv8mbl.h:1288</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__base_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01124">core_armv8mbl.h:1124</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga6b66e346c0d14ec061164dfad4b4e9b5"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga6b66e346c0d14ec061164dfad4b4e9b5">DWT_Type::FUNCTION3</a></div><div class="ttdeci">volatile uint32_t FUNCTION3</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00629">core_armv8mbl.h:629</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gaab6a046dcdf8d1ecdd8fb2b206384836"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gaab6a046dcdf8d1ecdd8fb2b206384836">SysTick_Type::VAL</a></div><div class="ttdeci">volatile uint32_t VAL</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00562">core_armv8mbl.h:562</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gaa621a42533dcf365a4295f6cf94d03a8"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gaa621a42533dcf365a4295f6cf94d03a8">DWT_Type::COMP10</a></div><div class="ttdeci">volatile uint32_t COMP10</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00655">core_armv8mbl.h:655</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga44b665d2afb708121d9b10c76ff00ee5"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01566">core_armv8mbl.h:1566</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga463332f8c2def1dda1bffa84f68cfb85"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga463332f8c2def1dda1bffa84f68cfb85">DWT_Type::COMP8</a></div><div class="ttdeci">volatile uint32_t COMP8</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00647">core_armv8mbl.h:647</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga7d27b4e750f39119b987b3132528bd21"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga7d27b4e750f39119b987b3132528bd21">DWT_Type::COMP0</a></div><div class="ttdeci">volatile uint32_t COMP0</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00615">core_armv8mbl.h:615</a></div></div>
<div class="ttc" id="astructCoreDebug__Type_html"><div class="ttname"><a href="structCoreDebug__Type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00988">core_armv8mbl.h:988</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga37cd3f6dd37f57681d57ed25da7cbc09"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga37cd3f6dd37f57681d57ed25da7cbc09">DWT_Type::COMP15</a></div><div class="ttdeci">volatile uint32_t COMP15</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00675">core_armv8mbl.h:675</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga0be1f4857039c4a8ee2b93922f38ae5e"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga0be1f4857039c4a8ee2b93922f38ae5e">TPI_Type::FFSR</a></div><div class="ttdeci">const volatile uint32_t FFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00734">core_armv8mbl.h:734</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gae0e9d0e2f7b6133828c71b57d4941c35"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gae0e9d0e2f7b6133828c71b57d4941c35">NVIC_SetPriority</a></div><div class="ttdeci">#define NVIC_SetPriority</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01197">core_armv8mbl.h:1197</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga276a0c13a300eb31c11e796999bfa814"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga276a0c13a300eb31c11e796999bfa814">DWT_Type::COMP6</a></div><div class="ttdeci">volatile uint32_t COMP6</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00639">core_armv8mbl.h:639</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga47fcd8148847b188c61b2e12baba8f5f"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga47fcd8148847b188c61b2e12baba8f5f">xPSR_Type::@2::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00288">core_armv8mbl.h:288</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gaa115fa15c41c9c2aa2292d0ba460f439"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gaa115fa15c41c9c2aa2292d0ba460f439">DWT_Type::FUNCTION7</a></div><div class="ttdeci">volatile uint32_t FUNCTION7</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00645">core_armv8mbl.h:645</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga36490695bb282ec1b45552777be3ad3e"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga36490695bb282ec1b45552777be3ad3e">CoreDebug_Type::DCRDR</a></div><div class="ttdeci">volatile uint32_t DCRDR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00992">core_armv8mbl.h:992</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gace129c01607e8012585b44fd88974de5"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gace129c01607e8012585b44fd88974de5">SCB_Type::CPUID</a></div><div class="ttdeci">const volatile uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00383">core_armv8mbl.h:383</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga370ec4b1751a6a889d849747df3763a9"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a></div><div class="ttdeci">#define _IP_IDX(IRQn)</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01241">core_armv8mbl.h:1241</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gaa0449af1acf460572a66b57e2d07a931"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gaa0449af1acf460572a66b57e2d07a931">IPSR_Type::@1::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00268">core_armv8mbl.h:268</a></div></div>
<div class="ttc" id="astructTPI__Type_html"><div class="ttname"><a href="structTPI__Type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00725">core_armv8mbl.h:725</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga77da95bfb4f707de8465586452ab4145"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga77da95bfb4f707de8465586452ab4145">DWT_Type::FUNCTION5</a></div><div class="ttdeci">volatile uint32_t FUNCTION5</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00637">core_armv8mbl.h:637</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga52ca0b01801d5f13664af95870a811ae"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga52ca0b01801d5f13664af95870a811ae">DWT_Type::FUNCTION12</a></div><div class="ttdeci">volatile uint32_t FUNCTION12</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00665">core_armv8mbl.h:665</a></div></div>
<div class="ttc" id="acmsis__armcc_8h_html_a153a4a31b276a9758959580538720a51"><div class="ttname"><a href="cmsis__armcc_8h.html#a153a4a31b276a9758959580538720a51">__NO_RETURN</a></div><div class="ttdeci">#define __NO_RETURN</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00065">cmsis_armcc.h:65</a></div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00577">core_armv8mbl.h:577</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga5a35857133330e7c98d7f97935876a91"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga5a35857133330e7c98d7f97935876a91">DWT_Type::COMP13</a></div><div class="ttdeci">volatile uint32_t COMP13</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00667">core_armv8mbl.h:667</a></div></div>
<div class="ttc" id="acmsis__compiler_8h_html"><div class="ttname"><a href="cmsis__compiler_8h.html">cmsis_compiler.h</a></div><div class="ttdoc">CMSIS compiler generic header file.</div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga2debfa39ae4ac602a28e6421f59f8bea"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga2debfa39ae4ac602a28e6421f59f8bea">DWT_Type::COMP3</a></div><div class="ttdeci">volatile uint32_t COMP3</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00627">core_armv8mbl.h:627</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga708ca07b5242e01053a1af85aa4c5a75"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga708ca07b5242e01053a1af85aa4c5a75">DWT_Type::FUNCTION11</a></div><div class="ttdeci">volatile uint32_t FUNCTION11</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00661">core_armv8mbl.h:661</a></div></div>
<div class="ttc" id="astructNVIC__Type_html"><div class="ttname"><a href="structNVIC__Type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00351">core_armv8mbl.h:351</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gae4c2ef8c9430d7b7bef5cbfbbaed3a94"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">APSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00243">core_armv8mbl.h:243</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01123">core_armv8mbl.h:1123</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gacb08d6653c6776766d72c66f3bcd711f"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gacb08d6653c6776766d72c66f3bcd711f">CONTROL_Type::@3::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00326">core_armv8mbl.h:326</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga6dd30396c78f8bc53d30ca13b058cbb2"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga6dd30396c78f8bc53d30ca13b058cbb2">xPSR_Type::@2::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00289">core_armv8mbl.h:289</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga8045d905a5ca57437d8e6f71ffcb6df5"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5">NVIC_USER_IRQ_OFFSET</a></div><div class="ttdeci">#define NVIC_USER_IRQ_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01212">core_armv8mbl.h:1212</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gaf01c0fbf4523c2f1d8470a1800277ffa"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gaf01c0fbf4523c2f1d8470a1800277ffa">CoreDebug_Type::DAUTHCTRL</a></div><div class="ttdeci">volatile uint32_t DAUTHCTRL</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00995">core_armv8mbl.h:995</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga093e276af2b5fd92a90a1459f0e995b3"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga093e276af2b5fd92a90a1459f0e995b3">CoreDebug_Type::DCRSR</a></div><div class="ttdeci">volatile uint32_t DCRSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00991">core_armv8mbl.h:991</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga954aadc5664cdb48f0665680489b0fe5"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga954aadc5664cdb48f0665680489b0fe5">SCB_Type::AIRCR</a></div><div class="ttdeci">volatile uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00390">core_armv8mbl.h:390</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga573bcba264d08fb31c9d72d804ee0e2e"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga573bcba264d08fb31c9d72d804ee0e2e">DWT_Type::FUNCTION1</a></div><div class="ttdeci">volatile uint32_t FUNCTION1</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00621">core_armv8mbl.h:621</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_ga067d257a2b34565410acefb5afef2203"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00429">cmsis_armcc.h:429</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gaaa99965949d6c9238e087fae476ac791"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gaaa99965949d6c9238e087fae476ac791">SysTick_Type::CALIB</a></div><div class="ttdeci">const volatile uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00563">core_armv8mbl.h:563</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga4f97a1836880d6291c5011b1b7406255"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga4f97a1836880d6291c5011b1b7406255">DWT_Type::PCSR</a></div><div class="ttdeci">const volatile uint32_t PCSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00614">core_armv8mbl.h:614</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga7a4fbea64ea3534ea2728e67a7106a71"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga7a4fbea64ea3534ea2728e67a7106a71">CoreDebug_Type::DSCSR</a></div><div class="ttdeci">volatile uint32_t DSCSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00996">core_armv8mbl.h:996</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga0d9aa2d30fa54b41eb780c16e35b676c"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a></div><div class="ttdeci">__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01581">core_armv8mbl.h:1581</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga4ad7aad5c0d92691d95b16daf8d7f0f7"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga4ad7aad5c0d92691d95b16daf8d7f0f7">TPI_Type::FFCR</a></div><div class="ttdeci">volatile uint32_t FFCR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00735">core_armv8mbl.h:735</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga505338e23563a9c074910fb14e7d45fd"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01447">core_armv8mbl.h:1447</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga62441ecc8b4a35f00fe7c9c2aad91c5b"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga62441ecc8b4a35f00fe7c9c2aad91c5b">TPI_Type::LSR</a></div><div class="ttdeci">const volatile uint32_t LSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00739">core_armv8mbl.h:739</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga6bcad99ce80a0e7e4ddc6f2379081756"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01791">core_armv8mbl.h:1791</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga5a92ca5fa801ad7adb92be7257ab9694"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01307">core_armv8mbl.h:1307</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga9d29a2ec6ae4f53554738525720c0106"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga9d29a2ec6ae4f53554738525720c0106">TPI_Type::CSPSR</a></div><div class="ttdeci">volatile uint32_t CSPSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00728">core_armv8mbl.h:728</a></div></div>
<div class="ttc" id="acore__armv8mbl_8h_html_a0ea2009ed8fd9ef35b48708280fdb758"><div class="ttname"><a href="core__armv8mbl_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a></div><div class="ttdeci">#define __OM</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00200">core_armv8mbl.h:200</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga5224815d0f90fb7d26c7007bfb8e38d5"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga5224815d0f90fb7d26c7007bfb8e38d5">xPSR_Type::@2::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00287">core_armv8mbl.h:287</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_gafcd86f33d25fa18402ccd0fc1096964e"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gafcd86f33d25fa18402ccd0fc1096964e">DWT_Type::COMP4</a></div><div class="ttdeci">volatile uint32_t COMP4</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00631">core_armv8mbl.h:631</a></div></div>
<div class="ttc" id="astructSysTick__Type_html"><div class="ttname"><a href="structSysTick__Type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00558">core_armv8mbl.h:558</a></div></div>
<div class="ttc" id="aunionIPSR__Type_html"><div class="ttname"><a href="unionIPSR__Type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00263">core_armv8mbl.h:263</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaaeb5e7cc0eaad4e2817272e7bf742083"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Enable status.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01269">core_armv8mbl.h:1269</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga40a16164602a889d31a6bd92e9ccde92"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga40a16164602a889d31a6bd92e9ccde92">APSR_Type::@0::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00237">core_armv8mbl.h:237</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__SysTickFunctions_html_ga6b642cca3d96da660b1198c133ca2a1f"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#ga6b642cca3d96da660b1198c133ca2a1f">CONTROL_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00328">core_armv8mbl.h:328</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4e5f16ccb0512908371dae1ef268cc7e.html">STM32F103C8T6_powermeter-interface</a></li><li class="navelem"><a class="el" href="dir_4a957a805603a308ca7ef702854b01cc.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_18bf7d3f7b9d55936b2a3f3cf5bda8a2.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_de37198addca9c151ebc1b96066a72a3.html">Include</a></li><li class="navelem"><a class="el" href="core__armv8mbl_8h.html">core_armv8mbl.h</a></li>
    <li class="footer">Generated on Thu Sep 2 2021 08:53:02 for DIY Logging Volt/Ampmeter by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
