xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Programas/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../proyectoFinal.srcs/sources_1/ip/clk_12M"
xpm_memory.sv,systemverilog,xil_defaultlib,D:/Programas/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../proyectoFinal.srcs/sources_1/ip/clk_12M"
xpm_VCOMP.vhd,vhdl,xpm,D:/Programas/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../proyectoFinal.srcs/sources_1/ip/clk_12M"
clk_12M_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../proyectoFinal.srcs/sources_1/ip/clk_12M/clk_12M_sim_netlist.vhdl,incdir="../../../../proyectoFinal.srcs/sources_1/ip/clk_12M"
glbl.v,Verilog,xil_defaultlib,glbl.v
