// Seed: 2048845452
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wor id_1;
  assign id_1 = id_3 ? -1 : id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd50,
    parameter id_8 = 32'd58
) (
    input supply1 id_0,
    input wor id_1,
    output tri1 _id_2,
    output wire id_3,
    input uwire id_4,
    input tri1 id_5,
    input wire id_6,
    output uwire id_7,
    input supply1 _id_8,
    input tri1 id_9,
    input tri id_10,
    output tri0 id_11
);
  logic [id_8 : id_2  &  -1] id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign modCall_1.id_1 = 0;
endmodule
