 ** Message System Log
 ** Database: 
 ** Date:   Thu Jan 21 15:10:14 2021


****************
Macro Parameters
****************

Name                            : pllclk
Family                          : PA3LC
Output Format                   : VERILOG
Type                            : Static PLL
PowerDown                       : Active Low
Lock                            : Active High
Input Freq(Mhz)                 : 100.000000
CLKA Source                     : Hardwired I/O
Feedback Delay Value Index      : 1
Feedback Mux Select             : 1
XDLY Mux Select                 : No
Primary Freq(Mhz)               : 100.000000
Primary PhaseShift              : 0
Primary Delay Value Index       : 1
Primary Mux Select              : 4
Secondary1 Freq(Mhz)            : 5.000000
Use GLB                         : YES
Use YB                          : NO
GLB Delay Value Index           : 1
YB Delay Value Index            : 1
Secondary1 PhaseShift           : 0
Secondary1 Mux Select           : 2
Secondary2 Freq(Mhz)            : 0.000000
Use GLC                         : NO
Use YC                          : NO
GLC Delay Value Index           : 32
YC Delay Value Index            : 32
Secondary2 PhaseShift           : 0
Secondary2 Mux Select           : 0
Lock Control                    : No

Configuration Bits:
FINDIV[6:0]     0010010
FBDIV[6:0]      0010010
OADIV[4:0]      00000
OBDIV[4:0]      10011
OCDIV[4:0]      00000
OAMUX[2:0]      100
OBMUX[2:0]      010
OCMUX[2:0]      000
FBSEL[1:0]      01
FBDLY[4:0]      00000
XDLYSEL         0
DLYGLA[4:0]     00000
DLYGLB[4:0]     00000
DLYGLC[4:0]     00000
DLYYB[4:0]      00000
DLYYC[4:0]      00000
VCOSEL[2:0]     100

Primary Clock Frequency 100.000
Primary Clock Phase Shift 0.000
Primary Clock Output Delay from CLKA 1.695

Secondary1 Clock Frequency 5.000
Secondary1 Clock Phase Shift 0.000
Secondary1 Clock Global Output Delay from CLKA 2.230


**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:      0  Total:  24576   (0.00%)
    IO (W/ clocks)             Used:      0  Total:    154   (0.00%)
    Differential IO            Used:      0  Total:     35   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      2  Total:     18   (11.11%)
    PLL                        Used:      1  Total:      1   (100.00%)
    RAM/FIFO                   Used:      0  Total:     32   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to E:/LWD_NMR/Code/20210121/Libero_v11.9/2D_NMR_EC_FPGA_150205/smartgen\pllclk\pllclk.v.

 ** Log Ended:   Thu Jan 21 15:10:14 2021

