// Seed: 1810626844
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input logic id_4
);
  assign id_1 = 1;
endmodule
