/* SPDX-License-Identifier: GPL-2.0-only
 * Galaxy S9+ (SM-G965F, Exynos 9810, star2lte) XNU loader. Forked from the
 * S8 loader; UNTESTED on hardware. Logging differs: no ramoops here.
 *
 * S-Boot hands us the BOOT ramdisk as /chosen/linux,initrd-{start,end}; it
 * holds a tools/mkpayload.py "SWEETXNU" v1 container (Mach-O segments, ADT,
 * boot-args). We copy it into the kernel-managed RAM window the ADT names
 * (the high bank above its 540 MiB firmware carve-out; mkadt_star2lte.py
 * puts the window at 0x8c0000000), build
 * boot_args and jump to XNU's physical entry with the MMU off, as
 * shim/a5xelte/xnu_boot.c does on the Galaxy A5.
 *
 * Every step is drawn on the S-Boot framebuffer and kept in a RAM buffer that
 * is flushed to the LDRLOG area in USERDATA (ufs_log_write) after the UFS
 * probe and just before the jump; read it from TWRP with
 * tools/star2lte/pull-log.ps1.
 */
#include <stdint.h>
#include "../fdt.h"
#include "../font.h"
#include "ufs_probe.h"
#include "smp_probe.h"
#include "touch_probe.h"
#include "pmic.h"
#include "display_probe.h"

#define UFS_PROBE_DMA		0x8f0000000UL	/* high bank, outside XNU's window */

/* ---- board facts (s8-probe v2-v7, live DT, /proc/iomem) ---- */
#define FB_BASE			0xcc000000UL	/* s3cfb.bootloaderfb */
#define FB_W			1440
#define FB_H			2960
#define FB_STRIDE		(FB_W * 4)
/* HYPOTHESIS, not measured on a 9810: DECON_F 0x16030000 (live DT) + 0x70, the
 * HW_SW_TRIG_CONTROL offset of the 8895 and the 990 (barebox samsung-exynos).
 * Value = the one that worked on the S8 (uniLoader dreamlte). The loader logs
 * the register before and after the write. -DSTAR2LTE_NO_DECON_TRIG skips it. */
#define DECON_TRIG		0x16030070UL
#define DECON_TRIG_UNMASK	0x1281U
#define RAMOOPS_CONSOLE		0x92080000UL	/* TWRP ramoops console zone */
#define RAMOOPS_CONSOLE_SIZE	0x80000UL
#define PRZ_SIG			0x43474244U	/* "DBGC" */
#define XNU_MARKER_PHYS		0x920ff000UL	/* A5_ENTRY_MARKER_PHYS in 0124 */
#define LOW_RAM_BASE		0x80000000UL	/* initrd must be in the low bank */
#define LOW_RAM_END		0xbc800000UL
#define XNU_RAM_BASE		0x880000000UL	/* 2 GiB high bank */
#define XNU_RAM_END		0x900000000UL
/* Firmware-reserved region at the start of that bank (TWRP live DT
 * /reserved-memory, 2026-11-04). XNU RAM is zeroed and written: it must not
 * overlap this. */
#define FW_RSVD_BASE		0x880000000UL
#define FW_RSVD_END		0x8a1c00000UL
#define PAGE_SIZE		4096UL
#define BOOT_LINE_LENGTH	608

/* ---- persistent log ----
 * RAM buffer in the high bank, outside XNU's window (UFS_PROBE_DMA + 1 MiB).
 * Capacity = 63 blocks of 4 KiB, matching ufs_log_write's LDRLOG area. */
#define LDR_LOG_PHYS	(UFS_PROBE_DMA + 0x100000UL)
#define LDR_LOG_MAX	(63u * 4096u)
static volatile uint8_t *const ldr_log = (volatile uint8_t *)LDR_LOG_PHYS;
static uint32_t log_len;

static void log_ch(char c)
{
	if (log_len < LDR_LOG_MAX)
		ldr_log[log_len++] = (uint8_t)c;
}

static void log_flush(void)
{
	(void)ufs_log_write((const uint8_t *)ldr_log, log_len);
}

/* ---- screen console ---- */
static volatile uint32_t *const fb = (volatile uint32_t *)FB_BASE;
#define SCALE	3
#define CELL_W	(8 * SCALE)
#define CELL_H	(16 * SCALE + 6)
#define COLS	((FB_W - 48) / CELL_W)
#define ROWS	((FB_H - 160) / CELL_H)
static int row, col;
static uint32_t fg = 0xffffffffU;

static void fill(int x0, int y0, int w, int h, uint32_t c)
{
	for (int y = y0; y < y0 + h && y < FB_H; y++)
		for (int x = x0; x < x0 + w && x < FB_W; x++)
			fb[y * (FB_STRIDE / 4) + x] = c;
}

static void scr_ch(char c)
{
	if (c == '\n' || col >= COLS) {
		col = 0;
		row = (row + 1) % ROWS;
		fill(0, 120 + row * CELL_H, FB_W, CELL_H, 0xff000000U);
		if (c == '\n')
			return;
	}
	if (c < 0x20 || c > 0x7e)
		c = '?';
	const unsigned char *g = font8x16[c - 0x20];
	int x0 = 24 + col * CELL_W, y0 = 120 + row * CELL_H;
	for (int gy = 0; gy < 16; gy++)
		for (int gx = 0; gx < 8; gx++)
			fill(x0 + gx * SCALE, y0 + gy * SCALE, SCALE, SCALE,
			     (g[gy] & (0x80 >> gx)) ? fg : 0xff000000U);
	col++;
}

static void out(const char *s)
{
	while (*s) {
		log_ch(*s);
		scr_ch(*s++);
	}
}

static void hex(uint64_t v)
{
	static const char digits[] = "0123456789abcdef";
	char b[19] = "0x";
	int n = 2, started = 0;
	for (int i = 60; i >= 0; i -= 4) {
		int d = (v >> i) & 0xf;
		if (d || started || i == 0) {
			b[n++] = digits[d];
			started = 1;
		}
	}
	b[n] = 0;
	out(b);
}

static void kv(const char *k, uint64_t v)
{
	out(k);
	out("=");
	hex(v);
	out(" ");
}

/* ---- payload (tools/mkpayload.py v1) ---- */
struct payload_seg {
	uint64_t vmaddr, vmsize, file_off, file_size;
};
struct payload {
	char magic[8];
	uint32_t version, nsegs;
	uint64_t virt_base, entry_va, adt_off, adt_size, kernel_end;
	uint64_t phys_base, mem_size;
	char cmdline[BOOT_LINE_LENGTH];
	struct payload_seg segs[];
};
struct boot_video {
	uint64_t v_baseAddr, v_display, v_rowBytes, v_width, v_height, v_depth;
};
struct boot_args {
	uint16_t Revision, Version;
	uint64_t virtBase, physBase, memSize, topOfKernelData;
	struct boot_video Video;
	uint32_t machineType;
	uint64_t deviceTreeP;
	uint32_t deviceTreeLength;
	char CommandLine[BOOT_LINE_LENGTH];
	uint64_t bootFlags, memSizeActual;
};
_Static_assert(__builtin_offsetof(struct payload, segs) == 0x2a8, "payload layout");
_Static_assert(__builtin_offsetof(struct boot_args, CommandLine) == 108, "boot_args layout");
_Static_assert(sizeof(struct boot_args) == 736, "boot_args size");

uint64_t dl_boot_args;	/* read by start.S */

/* MMU off: everything is Device memory, keep accesses naturally aligned. */
static void copy(uintptr_t dst, uintptr_t src, uint64_t n)
{
	if (!((dst | src) & 7)) {
		for (; n >= 8; n -= 8, dst += 8, src += 8)
			*(volatile uint64_t *)dst = *(volatile uint64_t *)src;
	}
	for (; n; n--, dst++, src++)
		*(volatile uint8_t *)dst = *(volatile uint8_t *)src;
}

static void zero(uintptr_t dst, uint64_t n)
{
	for (; n && (dst & 7); n--, dst++)
		*(volatile uint8_t *)dst = 0;
	for (; n >= 8; n -= 8, dst += 8)
		*(volatile uint64_t *)dst = 0;
	for (; n; n--, dst++)
		*(volatile uint8_t *)dst = 0;
}

static void clean(uintptr_t start, uintptr_t end)
{
	uint64_t ctr;
	__asm__ volatile("mrs %0, ctr_el0" : "=r"(ctr));
	uintptr_t line = 4UL << ((ctr >> 16) & 0xf);
	for (uintptr_t p = start & ~(line - 1); p < end; p += line)
		__asm__ volatile("dc civac, %0" : : "r"(p) : "memory");
	__asm__ volatile("dsb sy" ::: "memory");
}

static int magic_ok(const volatile char *m)
{
	const char *want = "SWEETXNU";
	for (int i = 0; i < 8; i++)
		if (m[i] != want[i])
			return 0;
	return 1;
}

static uint64_t fail(const char *why)
{
	fg = 0xffff4040U;
	out("FAIL: ");
	out(why);
	out("\nHold POWER+VOL DOWN, then POWER+BIXBY+VOL UP -> TWRP\n");
	return 0;
}

/* S8 left an 8-byte hole in the pstore text for XNU's entry marker. The S9+
 * has no pstore; the marker slot is dropped until apply-star2lte.py exists. */
static void reserve_marker(void)
{
}

/* Days since 1970-01-01 of a proleptic Gregorian date (Howard Hinnant). */
static int64_t days_from_civil(int64_t y, unsigned m, unsigned d)
{
	y -= m <= 2;
	int64_t era = (y >= 0 ? y : y - 399) / 400;
	unsigned yoe = (unsigned)(y - era * 400);
	unsigned doy = (153 * (m + (m > 2 ? -3 : 9)) + 2) / 5 + d - 1;
	unsigned doe = yoe * 365 + yoe / 4 - yoe / 100 + doy;
	return era * 146097 + (int64_t)doe - 719468;
}

/* XNU's platform expert has no clock on the S8 (iOS showed 1969). Pass the
 * PMIC RTC as "s8rtc=" = UTC seconds at system-counter zero; the kernel
 * adds the counter (patch 0124, PEGetUTCTimeOfDay). RTC bytes from 0x04:
 * msec, sec, min, hour, weekday mask, day, month, year-2000 (boot 26). */
static void rtc_bootarg(volatile struct boot_args *ba, uint64_t raw)
{
	unsigned sec = (raw >> 8) & 0x7f, min = (raw >> 16) & 0x7f;
	unsigned hour = (raw >> 24) & 0x1f, day = (raw >> 40) & 0x1f;
	unsigned mon = (raw >> 48) & 0x0f, year = 2000 + ((raw >> 56) & 0x7f);
	if (sec > 59 || min > 59 || hour > 23 || !day || !mon || mon > 12 || year < 2024)
		return;
	int64_t t = days_from_civil(year, mon, day) * 86400 + hour * 3600 + min * 60 + sec;
	uint64_t cnt;
	__asm__ volatile("isb; mrs %0, cntpct_el0" : "=r"(cnt));
	t -= (int64_t)(cnt / 26000000);
	kv("rtc unix", (uint64_t)t);
	out("\n");
	char num[24];
	int n = 0;
	do {
		num[n++] = (char)('0' + t % 10);
		t /= 10;
	} while (t && n < 20);
	int at = 0;
	while (at < BOOT_LINE_LENGTH && ba->CommandLine[at])
		at++;
	const char *key = " s8rtc=";
	if (at + 7 + n >= BOOT_LINE_LENGTH)
		return;
	for (int i = 0; key[i]; i++)
		ba->CommandLine[at++] = key[i];
	while (n)
		ba->CommandLine[at++] = num[--n];
	ba->CommandLine[at] = 0;
}

/* The S8 MMIO probes below (SPEEDY PMIC 0x15b50000,
 * touch, display, Mongoose PMU) use Exynos 8895 addresses. On the Exynos 9810
 * they hit unmeasured registers: blind writes at best fault, at worst poke an
 * unrelated block. They stay OFF until each one is re-derived for the S9+
 * (docs/star2lte-s8-constants.txt); build with -DSTAR2LTE_S8_PROBES to force
 * them for comparison only. */
#ifdef STAR2LTE_S8_PROBES
#define S8_ONLY(x) x
#else
#define S8_ONLY(x) do { } while (0)
#endif

uint64_t dl_main(uintptr_t dtb, uint64_t el, uint64_t sctlr)
{
	uint32_t trig_old = *(volatile uint32_t *)DECON_TRIG;
#ifndef STAR2LTE_NO_DECON_TRIG
	*(volatile uint32_t *)DECON_TRIG = DECON_TRIG_UNMASK;
#endif
	log_len = 0;
	fill(0, 0, FB_W, FB_H, 0xff000000U);
	fg = 0xffffff00U;
	out("S9LOADER BEGIN  (ios-s9plus star2lte XNU loader, untested)\n");
	fg = 0xffffffffU;
	kv("DECON_TRIG old", trig_old);
	kv("DECON_TRIG now", *(volatile uint32_t *)DECON_TRIG);
	out("\n");
	kv("EL", el);
	kv("SCTLR", sctlr);
	kv("DTB", dtb);
	{
		uint64_t mpidr;
		__asm__ volatile("mrs %0, mpidr_el1" : "=r"(mpidr));
		kv("MPIDR", mpidr);	/* pass to mkadt_star2lte.py --boot-mpidr */
	}
	out("\n");
	if (el != 1)
		return fail("not entered at EL1");

	uint64_t rd_start, rd_end;
	if (!fdt_chosen_u64(dtb, "linux,initrd-start", &rd_start) ||
	    !fdt_chosen_u64(dtb, "linux,initrd-end", &rd_end))
		return fail("no initrd in /chosen");
	kv("initrd", rd_start);
	kv("end", rd_end);
	out("\n");
	if (rd_start < LOW_RAM_BASE || rd_end > LOW_RAM_END || rd_end <= rd_start)
		return fail("initrd outside low RAM");

	const volatile struct payload *p = (const volatile struct payload *)rd_start;
	uint64_t length = rd_end - rd_start;
	if (length < sizeof(struct payload) || !magic_ok(p->magic) || p->version != 1)
		return fail("initrd is not a SWEETXNU v1 payload");
	uint64_t nsegs = p->nsegs;
	kv("segs", nsegs);
	kv("virt", p->virt_base);
	kv("entry", p->entry_va);
	out("\n");
	kv("phys", p->phys_base);
	kv("mem", p->mem_size);
	kv("adt", p->adt_size);
	out("\n");
	if (!nsegs || nsegs > 32 ||
	    __builtin_offsetof(struct payload, segs) + nsegs * sizeof(struct payload_seg) > length ||
	    p->adt_off > length || p->adt_size > length - p->adt_off)
		return fail("bad payload header");
	if (p->phys_base < XNU_RAM_BASE || p->phys_base >= XNU_RAM_END || !p->mem_size ||
	    p->mem_size > XNU_RAM_END - p->phys_base ||
	    p->entry_va < p->virt_base || p->kernel_end < p->virt_base)
		return fail("payload RAM outside the 0x880000000 bank");
	if (p->phys_base < FW_RSVD_END && p->phys_base + p->mem_size > FW_RSVD_BASE)
		return fail("payload RAM overlaps firmware-reserved 0x880000000-0x8a1c00000");
	uintptr_t mem_end = p->phys_base + p->mem_size;
	uintptr_t kernel_end = p->phys_base + (p->kernel_end - p->virt_base);
	if (kernel_end >= mem_end)
		return fail("kernel larger than RAM window");

	/* iBoot hands XNU zeroed RAM; S-Boot leaves the previous OS's data
	 * (TWRP's Linux after `adb reboot`, partly decayed after a forced
	 * reboot). XNU 6 hung right after its version line, in
	 * vm_mem_bootstrap, depending on how the phone was rebooted. */
	out("zeroing XNU RAM...\n");
	zero(p->phys_base, p->mem_size);
	out("zeroed\n");

	for (uint64_t i = 0; i < nsegs; i++) {
		const volatile struct payload_seg *s = &p->segs[i];
		if (s->vmaddr < p->virt_base || s->file_size > s->vmsize ||
		    s->file_off > length || s->file_size > length - s->file_off ||
		    s->vmsize > p->mem_size || s->vmaddr - p->virt_base > p->mem_size - s->vmsize)
			return fail("bad segment");
		uintptr_t dst = p->phys_base + (s->vmaddr - p->virt_base);
		copy(dst, rd_start + s->file_off, s->file_size);
		zero(dst + s->file_size, s->vmsize - s->file_size);
		clean(dst, dst + s->vmsize);
		out("seg ");
		hex(i);
		out(" -> ");
		hex(dst);
		out(" ");
		hex(s->vmsize);
		out("\n");
	}

	uintptr_t adt_pa = kernel_end;
	uintptr_t ba_pa = (adt_pa + p->adt_size + PAGE_SIZE - 1) & ~(PAGE_SIZE - 1);
	if (ba_pa + PAGE_SIZE > mem_end)
		return fail("no room for ADT/boot_args");
	copy(adt_pa, rd_start + p->adt_off, p->adt_size);
	zero(ba_pa, PAGE_SIZE);
	volatile struct boot_args *ba = (volatile struct boot_args *)ba_pa;
	ba->Revision = 2;
	ba->Version = 2;
	ba->virtBase = p->virt_base;
	ba->physBase = p->phys_base;
	ba->memSize = p->mem_size;
	ba->topOfKernelData = ba_pa + PAGE_SIZE;
	ba->deviceTreeP = p->virt_base + (adt_pa - p->phys_base);
	ba->deviceTreeLength = (uint32_t)p->adt_size;
	for (int i = 0; i < BOOT_LINE_LENGTH; i++)
		ba->CommandLine[i] = p->cmdline[i];
	ba->memSizeActual = p->mem_size;
	clean(adt_pa, ba_pa + PAGE_SIZE);

	uintptr_t entry_pa = p->phys_base + (p->entry_va - p->virt_base);
	if (entry_pa >= kernel_end)
		return fail("entry outside kernel");
	dl_boot_args = ba_pa;
	kv("adt_pa", adt_pa);
	kv("boot_args", ba_pa);
	out("\n");
	kv("entry_pa", entry_pa);
	out("\ncmdline: ");
	for (int i = 0; i < BOOT_LINE_LENGTH && p->cmdline[i]; i++) {
		char c[2] = { p->cmdline[i], 0 };
		out(c);
	}
	out("\n");
	ufs_probe(kv, out, UFS_PROBE_DMA);
	log_flush();
#ifdef STAR2LTE_S8_PROBES
	rtc_bootarg(ba, pmic_init(kv, out));
	clean(ba_pa, ba_pa + PAGE_SIZE);
	touch_probe(kv, out);
	battery_probe(kv, out);
	display_probe(kv, out);
	mngs_probe(kv, out);
#else
	out("S8 probes (PMIC/touch/display/PMU) skipped: S9+ addresses unmeasured\n");
	(void)rtc_bootarg; (void)pmic_init; (void)touch_probe;
	(void)battery_probe; (void)display_probe; (void)mngs_probe;
#endif
	/* smp_probe(kv, out) proved the PMU power-up (boot 19); it leaves the
	 * probed cores' PMU power on, which hid the 0 -> 0xF edge XNU needs. */
	(void)smp_probe;
	fg = 0xff40ff40U;
	out("\nJUMP TO XNU\n");
	reserve_marker();
	log_flush();
	return entry_pa;
}

void dl_exception(uint64_t slot)
{
	uint64_t esr, elr, far;
	__asm__ volatile("mrs %0, esr_el1" : "=r"(esr));
	__asm__ volatile("mrs %0, elr_el1" : "=r"(elr));
	__asm__ volatile("mrs %0, far_el1" : "=r"(far));
	fg = 0xffff4040U;
	out("\nLOADER EXCEPTION ");
	kv("slot", slot);
	kv("ESR", esr);
	kv("ELR", elr);
	kv("FAR", far);
	out("\n");
	for (;;)
		__asm__ volatile("wfe");
}

/* gcc may emit calls for struct copies; keep the image self-contained. */
void *memset(void *d, int c, unsigned long n)
{
	unsigned char *q = d;
	while (n--)
		*q++ = (unsigned char)c;
	return d;
}

void *memcpy(void *d, const void *s, unsigned long n)
{
	unsigned char *q = d;
	const unsigned char *r = s;
	while (n--)
		*q++ = *r++;
	return d;
}
