0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sim_1/new/MemoryStageTB.vhd,1680210411,vhdl,,,,memorystage_tb,,,,,,,,
C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sim_1/new/WriteBackStageTB.vhd,1680199402,vhdl2008,,,,writebacktb,,,,,,,,
C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/imports/DSD2-Lab5/bcd_seven_seg_converter.vhd,1680199402,vhdl,,,,bcdsevensegconverter,,,,,,,,
C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/new/MemoryStage.vhd,1680199799,vhdl,,,,memorystage,,,,,,,,
C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/new/WriteBack.vhd,1680199402,vhdl,C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sim_1/new/WriteBackStageTB.vhd,,,writeback,,,,,,,,
C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/new/data_memory.vhd,1680209685,vhdl2008,C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/new/MemoryStage.vhd,,,data_memory,,,,,,,,
C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/new/seven_seg_controller.vhd,1680199402,vhdl2008,C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sources_1/new/MemoryStage.vhd,,,sevensegcontroller,,,,,,,,
