## Hi there ðŸ‘‹ I'm Pooja S.

ðŸŽ“ Postgraduate in Microelectronics & VLSI from NIT Durgapur  
ðŸ’¡ Passionate about RTL Design, Digital Logic, and Microarchitecture  
ðŸ› ï¸ Worked as an RTL Design & Verification Intern at Intel, Bengaluru  
ðŸ“ Based in Bengaluru, India  
ðŸ“« Reach me at: [poojanair240@gmail.com](mailto:poojanair240@gmail.com) | [LinkedIn](https://linkedin.com/in/spooja10)

---

### ðŸš€ About Me
I'm a VLSI enthusiast with strong hands-on experience in RTL design and verification. Worked on an arbiter cluster for GPU systems at Intel, I enjoy building clean, efficient RTL and debugging through waveform tools and simulations. My background blends solid digital design fundamentals with practical exposure to industry-standard EDA tools.

---

### ðŸ› ï¸ Technical Skills
- **HDLs**: Verilog, SystemVerilog  
- **EDA Tools**: Synopsys VCS, Verdi | Cadence Genus, Innovus, Conformal, Virtuoso  
- **Verification Concepts**: Coverage-driven verification, FEV, constrained randomization  
- **Protocols**: AXI, PCIe, UART  
- **Scripting**: C++  
- **Version Control & Tools**: Git, GVim  
- **Operating Systems**: Linux, Windows  

---

### ðŸ“š Academic Background
- **M.Tech, Microelectronics & VLSI** â€” NIT Durgapur  
- **B.Tech, Applied Electronics & Instrumentation** â€” College of Engineering Trivandrum

---

### ðŸ’» Projects
- **Round-Robin Arbiter** â€“ RTL design and simulation using Verilog 
- **AXI4 Protocol** â€“   RTL design and simulation using Verilog
- **RISC CPU Design** â€“ Basic instruction-level processor using Verilog  

You can find selected project repositories below!

---

### ðŸŒ± Currently Learning
- Deeper microarchitecture concepts  
- Timing closure and optimization  
- Protocol implementations (AXI, PCIe)  
- UVM for complex testbenches

---

### âš¡ Fun Fact
I find joy in debugging tricky RTL bugs â€” every waveform tells a story!

---

> *"Good design is as little design as possible." â€“ Dieter Rams*


