{"vcs1":{"timestamp_begin":1739351856.877562050, "rt":0.27, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739351857.228385525, "rt":0.26, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739351857.545237547, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739351856.653161325}
{"VCS_COMP_START_TIME": 1739351856.653161325}
{"VCS_COMP_END_TIME": 1739351857.763969440}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265540}}
{"vcselab": {"peak_mem": 150356}}
