<html><body><samp><pre>
<!@TC:1724414387>

#####  START OF RAM REPORT  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                            PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                         DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     A_ADDR_REG(EN/ARST/SRST)     B_ADDR_REG(EN/ARST/SRST)     A_DATA_PIPE_REG(EN/ARST/SRST)     B_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              UART_INT1_sb_0.CoreUARTapb_0_0.uUART.genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.ram128_8_pa4.RAM_128x8     NA                 NA                 UART_INT1_sb_0.CoreUARTapb_0_0.uUART.genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.ram128_8_pa4.RAM_128x8     NA                NA                 0       1(0/1/0)                     1(0/0/0)                     0(0/0/0)                          0(0/0/0)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
YES              UART_INT1_sb_0.CoreUARTapb_0_0.uUART.genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.ram128_8_pa4.RAM_128x8     NA                 NA                 UART_INT1_sb_0.CoreUARTapb_0_0.uUART.genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.ram128_8_pa4.RAM_128x8     NA                NA                 0       1(0/1/0)                     1(0/0/0)                     0(0/0/0)                          0(0/0/0)                                  
==========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                    PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
UART_INT1_sb_0.CoreAPB3_0.iPSELS_raw_2[1:0]     ROM                NA                 Technology does not support initial value. Mapping ROM instance using logic.
==================================================================================================================================================================

#####  END OF RAM REPORT  #####


</pre></samp></body></html>
