//Verilog Code for Basic Gates, i.e. AND, OR, NOT
//Dataflow Modelling

module basic_gates(Y1,Y2,Y3,A,B);
input A,B;
output Y1,Y2,Y3;
assign Y1=A&B;
assign Y2=A|B;
assign Y3=~A;
endmodule
