

================================================================
== Vitis HLS Report for 'lzCompress_6_4_65536_6_1_4096_64_s'
================================================================
* Date:           Tue Oct 28 22:02:30 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  13.243 ns|     1.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min    |    max    | min |    max   |   Type  |
    +---------+----------+-----------+-----------+-----+----------+---------+
    |        1|  33554512|  15.000 ns|  0.503 sec|    1|  33554512|       no|
    +---------+----------+-----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----------+-----------+-----------+-----+----------+------------------------------------------------+
        |                                                                      |                                                           |  Latency (cycles)  |   Latency (absolute)  |    Interval    |                    Pipeline                    |
        |                               Instance                               |                           Module                          |   min   |    max   |    min    |    max    | min |    max   |                      Type                      |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----------+-----------+-----------+-----+----------+------------------------------------------------+
        |grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2_fu_105  |lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2  |        2|  33554433|  30.000 ns|  0.503 sec|    1|  33554432|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes_fu_126    |lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes    |       66|        66|   0.990 us|   0.990 us|   65|        65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----------+-----------+-----------+-----+----------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 14 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.02>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size"   --->   Operation 15 'read' 'input_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%outValue_loc = alloca i64 1"   --->   Operation 16 'alloca' 'outValue_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%outValue_1_loc = alloca i64 1"   --->   Operation 17 'alloca' 'outValue_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%outValue_2_loc = alloca i64 1"   --->   Operation 18 'alloca' 'outValue_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%outValue_3_loc = alloca i64 1"   --->   Operation 19 'alloca' 'outValue_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%outValue_4_loc = alloca i64 1"   --->   Operation 20 'alloca' 'outValue_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c2, i32 %input_size_read"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.55ns)   --->   "%icmp_ln63 = icmp_eq  i32 %input_size_read, i32 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:63]   --->   Operation 26 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %if.end, void %cleanup.cont" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:63]   --->   Operation 27 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] ( I:3.47ns O:3.47ns )   --->   "%inStream_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 28 'read' 'inStream_read' <Predicate = (!icmp_ln63)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %input_size_read" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:87]   --->   Operation 29 'trunc' 'trunc_ln87' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 30 [1/1] ( I:3.47ns O:3.47ns )   --->   "%inStream_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 30 'read' 'inStream_read_1' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 3 <SV = 2> <Delay = 3.47>
ST_3 : Operation 31 [1/1] ( I:3.47ns O:3.47ns )   --->   "%inStream_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 31 'read' 'inStream_read_2' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 4 <SV = 3> <Delay = 3.47>
ST_4 : Operation 32 [1/1] ( I:3.47ns O:3.47ns )   --->   "%inStream_read_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 32 'read' 'inStream_read_3' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 5 <SV = 4> <Delay = 3.47>
ST_5 : Operation 33 [1/1] ( I:3.47ns O:3.47ns )   --->   "%inStream_read_4 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 33 'read' 'inStream_read_4' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 6 <SV = 5> <Delay = 3.90>
ST_6 : Operation 34 [1/1] (2.31ns)   --->   "%boundary = add i24 %trunc_ln87, i24 16777152" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:87]   --->   Operation 34 'add' 'boundary' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%fence_ln88 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i8 %inStream, i32 4294967295, i8 %inStream, i32 %compressdStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88]   --->   Operation 35 'fence' 'fence_ln88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [2/2] (1.58ns)   --->   "%call_ln84 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_VITIS_LOOP_88_2, i8 %inStream_read_4, i8 %inStream_read_3, i8 %inStream_read_2, i8 %inStream_read_1, i8 %inStream_read, i24 %boundary, i8 %inStream, i32 %compressdStream, i8 %outValue_4_loc, i8 %outValue_3_loc, i8 %outValue_2_loc, i8 %outValue_1_loc, i8 %outValue_loc, i432 %dict" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 36 'call' 'call_ln84' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln84 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_VITIS_LOOP_88_2, i8 %inStream_read_4, i8 %inStream_read_3, i8 %inStream_read_2, i8 %inStream_read_1, i8 %inStream_read, i24 %boundary, i8 %inStream, i32 %compressdStream, i8 %outValue_4_loc, i8 %outValue_3_loc, i8 %outValue_2_loc, i8 %outValue_1_loc, i8 %outValue_loc, i432 %dict" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 37 'call' 'call_ln84' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 3.54>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%outValue_loc_load = load i8 %outValue_loc"   --->   Operation 38 'load' 'outValue_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i8 %outValue_loc_load" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:187]   --->   Operation 39 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln188 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %zext_ln187" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188]   --->   Operation 40 'write' 'write_ln188' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 9 <SV = 8> <Delay = 3.54>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%outValue_1_loc_load = load i8 %outValue_1_loc"   --->   Operation 41 'load' 'outValue_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln187_1 = zext i8 %outValue_1_loc_load" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:187]   --->   Operation 42 'zext' 'zext_ln187_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln188 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %zext_ln187_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188]   --->   Operation 43 'write' 'write_ln188' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 10 <SV = 9> <Delay = 3.54>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%outValue_2_loc_load = load i8 %outValue_2_loc"   --->   Operation 44 'load' 'outValue_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln187_2 = zext i8 %outValue_2_loc_load" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:187]   --->   Operation 45 'zext' 'zext_ln187_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln188 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %zext_ln187_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188]   --->   Operation 46 'write' 'write_ln188' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 11 <SV = 10> <Delay = 3.54>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%outValue_3_loc_load = load i8 %outValue_3_loc"   --->   Operation 47 'load' 'outValue_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln187_3 = zext i8 %outValue_3_loc_load" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:187]   --->   Operation 48 'zext' 'zext_ln187_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln188 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %zext_ln187_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188]   --->   Operation 49 'write' 'write_ln188' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 12 <SV = 11> <Delay = 3.54>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%outValue_4_loc_load = load i8 %outValue_4_loc"   --->   Operation 50 'load' 'outValue_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln187_4 = zext i8 %outValue_4_loc_load" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:187]   --->   Operation 51 'zext' 'zext_ln187_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln188 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %zext_ln187_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:188]   --->   Operation 52 'write' 'write_ln188' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%fence_ln191 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i8 %inStream, i32 %compressdStream, i32 4294967295, i8 %inStream, i32 %compressdStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:191]   --->   Operation 53 'fence' 'fence_ln191' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes, i8 %inStream, i32 %compressdStream"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 3.17>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln66 = specmemcore void @_ssdm_op_SpecMemCore, i432 %dict, i64 666, i64 30, i64 18446744073709551615" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:66]   --->   Operation 55 'specmemcore' 'specmemcore_ln66' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 56 [1/2] (3.17ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes, i8 %inStream, i32 %compressdStream"   --->   Operation 56 'call' 'call_ln0' <Predicate = (!icmp_ln63)> <Delay = 3.17> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln198 = ret" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:198]   --->   Operation 58 'ret' 'ret_ln198' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ compressdStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_size_c2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dict]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_size_read     (read         ) [ 000000000000000]
outValue_loc        (alloca       ) [ 001111111000000]
outValue_1_loc      (alloca       ) [ 001111111100000]
outValue_2_loc      (alloca       ) [ 001111111110000]
outValue_3_loc      (alloca       ) [ 001111111111000]
outValue_4_loc      (alloca       ) [ 001111111111100]
specinterface_ln0   (specinterface) [ 000000000000000]
write_ln0           (write        ) [ 000000000000000]
specmemcore_ln0     (specmemcore  ) [ 000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000]
icmp_ln63           (icmp         ) [ 011111111111111]
br_ln63             (br           ) [ 000000000000000]
inStream_read       (read         ) [ 001111110000000]
trunc_ln87          (trunc        ) [ 001111100000000]
inStream_read_1     (read         ) [ 000111110000000]
inStream_read_2     (read         ) [ 000011110000000]
inStream_read_3     (read         ) [ 000001110000000]
inStream_read_4     (read         ) [ 000000110000000]
boundary            (add          ) [ 000000010000000]
fence_ln88          (fence        ) [ 000000000000000]
call_ln84           (call         ) [ 000000000000000]
outValue_loc_load   (load         ) [ 000000000000000]
zext_ln187          (zext         ) [ 000000000000000]
write_ln188         (write        ) [ 000000000000000]
outValue_1_loc_load (load         ) [ 000000000000000]
zext_ln187_1        (zext         ) [ 000000000000000]
write_ln188         (write        ) [ 000000000000000]
outValue_2_loc_load (load         ) [ 000000000000000]
zext_ln187_2        (zext         ) [ 000000000000000]
write_ln188         (write        ) [ 000000000000000]
outValue_3_loc_load (load         ) [ 000000000000000]
zext_ln187_3        (zext         ) [ 000000000000000]
write_ln188         (write        ) [ 000000000000000]
outValue_4_loc_load (load         ) [ 000000000000000]
zext_ln187_4        (zext         ) [ 000000000000000]
write_ln188         (write        ) [ 000000000000000]
fence_ln191         (fence        ) [ 000000000000000]
specmemcore_ln66    (specmemcore  ) [ 000000000000000]
call_ln0            (call         ) [ 000000000000000]
br_ln0              (br           ) [ 000000000000000]
ret_ln198           (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="compressdStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressdStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_size_c2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dict">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dict"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_VITIS_LOOP_88_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="outValue_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outValue_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="outValue_1_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outValue_1_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="outValue_2_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outValue_2_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="outValue_3_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outValue_3_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="outValue_4_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outValue_4_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="input_size_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inStream_read/1 inStream_read_1/2 inStream_read_2/3 inStream_read_3/4 inStream_read_4/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln188/8 write_ln188/9 write_ln188/10 write_ln188/11 write_ln188/12 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="1"/>
<pin id="108" dir="0" index="2" bw="8" slack="2"/>
<pin id="109" dir="0" index="3" bw="8" slack="3"/>
<pin id="110" dir="0" index="4" bw="8" slack="4"/>
<pin id="111" dir="0" index="5" bw="8" slack="5"/>
<pin id="112" dir="0" index="6" bw="24" slack="0"/>
<pin id="113" dir="0" index="7" bw="8" slack="0"/>
<pin id="114" dir="0" index="8" bw="32" slack="0"/>
<pin id="115" dir="0" index="9" bw="8" slack="5"/>
<pin id="116" dir="0" index="10" bw="8" slack="5"/>
<pin id="117" dir="0" index="11" bw="8" slack="5"/>
<pin id="118" dir="0" index="12" bw="8" slack="5"/>
<pin id="119" dir="0" index="13" bw="8" slack="5"/>
<pin id="120" dir="0" index="14" bw="432" slack="0"/>
<pin id="121" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln84/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln63_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln87_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="boundary_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="24" slack="5"/>
<pin id="146" dir="0" index="1" bw="7" slack="0"/>
<pin id="147" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="boundary/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="fence_ln88_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="0" index="4" bw="8" slack="0"/>
<pin id="156" dir="0" index="5" bw="32" slack="0"/>
<pin id="157" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln88/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="outValue_loc_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="7"/>
<pin id="166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outValue_loc_load/8 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln187_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="outValue_1_loc_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="8"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outValue_1_loc_load/9 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln187_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_1/9 "/>
</bind>
</comp>

<comp id="180" class="1004" name="outValue_2_loc_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="9"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outValue_2_loc_load/10 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln187_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_2/10 "/>
</bind>
</comp>

<comp id="188" class="1004" name="outValue_3_loc_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="10"/>
<pin id="190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outValue_3_loc_load/11 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln187_3_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_3/11 "/>
</bind>
</comp>

<comp id="196" class="1004" name="outValue_4_loc_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="11"/>
<pin id="198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outValue_4_loc_load/12 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln187_4_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_4/12 "/>
</bind>
</comp>

<comp id="204" class="1004" name="fence_ln191_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="0" index="3" bw="32" slack="0"/>
<pin id="209" dir="0" index="4" bw="1" slack="0"/>
<pin id="210" dir="0" index="5" bw="8" slack="0"/>
<pin id="211" dir="0" index="6" bw="32" slack="0"/>
<pin id="212" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln191/13 "/>
</bind>
</comp>

<comp id="220" class="1005" name="outValue_loc_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="5"/>
<pin id="222" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="outValue_loc "/>
</bind>
</comp>

<comp id="226" class="1005" name="outValue_1_loc_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="5"/>
<pin id="228" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="outValue_1_loc "/>
</bind>
</comp>

<comp id="232" class="1005" name="outValue_2_loc_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="5"/>
<pin id="234" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="outValue_2_loc "/>
</bind>
</comp>

<comp id="238" class="1005" name="outValue_3_loc_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="5"/>
<pin id="240" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="outValue_3_loc "/>
</bind>
</comp>

<comp id="244" class="1005" name="outValue_4_loc_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="5"/>
<pin id="246" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="outValue_4_loc "/>
</bind>
</comp>

<comp id="250" class="1005" name="icmp_ln63_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="13"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="254" class="1005" name="inStream_read_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="5"/>
<pin id="256" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="inStream_read "/>
</bind>
</comp>

<comp id="259" class="1005" name="trunc_ln87_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="24" slack="5"/>
<pin id="261" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln87 "/>
</bind>
</comp>

<comp id="264" class="1005" name="inStream_read_1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="4"/>
<pin id="266" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="inStream_read_1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="inStream_read_2_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="3"/>
<pin id="271" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="inStream_read_2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="inStream_read_3_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="2"/>
<pin id="276" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inStream_read_3 "/>
</bind>
</comp>

<comp id="279" class="1005" name="inStream_read_4_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inStream_read_4 "/>
</bind>
</comp>

<comp id="284" class="1005" name="boundary_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="24" slack="1"/>
<pin id="286" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="boundary "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="78" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="52" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="105" pin=7"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="105" pin=8"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="105" pin=14"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="78" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="78" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="149"><net_src comp="144" pin="2"/><net_sink comp="105" pin=6"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="150" pin=5"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="204" pin=5"/></net>

<net id="219"><net_src comp="2" pin="0"/><net_sink comp="204" pin=6"/></net>

<net id="223"><net_src comp="58" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="105" pin=13"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="229"><net_src comp="62" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="105" pin=12"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="235"><net_src comp="66" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="105" pin=11"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="241"><net_src comp="70" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="105" pin=10"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="247"><net_src comp="74" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="105" pin=9"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="253"><net_src comp="134" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="92" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="105" pin=5"/></net>

<net id="262"><net_src comp="140" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="267"><net_src comp="92" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="105" pin=4"/></net>

<net id="272"><net_src comp="92" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="105" pin=3"/></net>

<net id="277"><net_src comp="92" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="282"><net_src comp="92" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="287"><net_src comp="144" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="105" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: compressdStream | {6 7 8 9 10 11 12 13 14 }
	Port: input_size_c2 | {1 }
	Port: dict | {6 7 }
 - Input state : 
	Port: lzCompress<6, 4, 65536, 6, 1, 4096, 64> : inStream | {1 2 3 4 5 6 7 13 14 }
	Port: lzCompress<6, 4, 65536, 6, 1, 4096, 64> : input_size | {1 }
	Port: lzCompress<6, 4, 65536, 6, 1, 4096, 64> : dict | {6 7 }
  - Chain level:
	State 1
		br_ln63 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
		call_ln84 : 1
	State 7
	State 8
		zext_ln187 : 1
		write_ln188 : 2
	State 9
		zext_ln187_1 : 1
		write_ln188 : 2
	State 10
		zext_ln187_2 : 1
		write_ln188 : 2
	State 11
		zext_ln187_3 : 1
		write_ln188 : 2
	State 12
		zext_ln187_4 : 1
		write_ln188 : 2
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|
| Operation|                            Functional Unit                           |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2_fu_105 |  1.588  |   401   |   2287  |
|          |  grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes_fu_126  |  1.588  |    8    |    23   |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                           icmp_ln63_fu_134                           |    0    |    0    |    39   |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|    add   |                            boundary_fu_144                           |    0    |    0    |    31   |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|   read   |                      input_size_read_read_fu_78                      |    0    |    0    |    0    |
|          |                            grp_read_fu_92                            |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|   write  |                         write_ln0_write_fu_84                        |    0    |    0    |    0    |
|          |                            grp_write_fu_98                           |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                           trunc_ln87_fu_140                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|   fence  |                           fence_ln88_fu_150                          |    0    |    0    |    0    |
|          |                          fence_ln191_fu_204                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|          |                           zext_ln187_fu_167                          |    0    |    0    |    0    |
|          |                          zext_ln187_1_fu_175                         |    0    |    0    |    0    |
|   zext   |                          zext_ln187_2_fu_183                         |    0    |    0    |    0    |
|          |                          zext_ln187_3_fu_191                         |    0    |    0    |    0    |
|          |                          zext_ln187_4_fu_199                         |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                      |  3.176  |   409   |   2380  |
|----------|----------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    boundary_reg_284   |   24   |
|   icmp_ln63_reg_250   |    1   |
|inStream_read_1_reg_264|    8   |
|inStream_read_2_reg_269|    8   |
|inStream_read_3_reg_274|    8   |
|inStream_read_4_reg_279|    8   |
| inStream_read_reg_254 |    8   |
| outValue_1_loc_reg_226|    8   |
| outValue_2_loc_reg_232|    8   |
| outValue_3_loc_reg_238|    8   |
| outValue_4_loc_reg_244|    8   |
|  outValue_loc_reg_220 |    8   |
|   trunc_ln87_reg_259  |   24   |
+-----------------------+--------+
|         Total         |   129  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                 Comp                                 |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                            grp_write_fu_98                           |  p2  |   5  |   8  |   40   ||    0    ||    25   |
| grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2_fu_105 |  p6  |   2  |  24  |   48   ||    0    ||    9    |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                 Total                                |      |      |      |   88   ||  3.5339 ||    0    ||    34   |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   409  |  2380  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   34   |
|  Register |    -   |   129  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   538  |  2414  |
+-----------+--------+--------+--------+
