#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Feb 25 23:11:09 2021
# Process ID: 1604
# Current directory: C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/pwm_generation_pi.runs/synth_1
# Command line: vivado.exe -log pwm_generation_pi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pwm_generation_pi.tcl
# Log file: C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/pwm_generation_pi.runs/synth_1/pwm_generation_pi.vds
# Journal file: C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/pwm_generation_pi.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pwm_generation_pi.tcl -notrace
Command: synth_design -top pwm_generation_pi -part xczu3cg-sfvc784-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3cg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21492 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 465.910 ; gain = 170.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwm_generation_pi' [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/pwm_generation.vhd:23]
INFO: [Synth 8-3491] module 'triangle' declared at 'C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/triangle.vhd:6' bound to instance 'triangle_wave_generation' of component 'triangle' [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/pwm_generation.vhd:70]
INFO: [Synth 8-638] synthesizing module 'triangle' [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/triangle.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'triangle' (1#1) [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/triangle.vhd:14]
INFO: [Synth 8-3491] module 'comparator' declared at 'C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/comparator.vhd:7' bound to instance 'COMP_u' of component 'comparator' [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/pwm_generation.vhd:77]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/comparator.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'comparator' (2#1) [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/comparator.vhd:17]
INFO: [Synth 8-3491] module 'comparator' declared at 'C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/comparator.vhd:7' bound to instance 'COMP_v' of component 'comparator' [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/pwm_generation.vhd:87]
INFO: [Synth 8-3491] module 'comparator' declared at 'C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/comparator.vhd:7' bound to instance 'COMP_w' of component 'comparator' [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/pwm_generation.vhd:97]
INFO: [Synth 8-3491] module 'deadtime' declared at 'C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/deadtime.vhd:6' bound to instance 'deadtime_u' of component 'deadtime' [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/pwm_generation.vhd:108]
INFO: [Synth 8-638] synthesizing module 'deadtime' [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/deadtime.vhd:15]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/delay.vhd:6' bound to instance 'time_delay_P' of component 'delay' [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/deadtime.vhd:31]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/delay.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/delay.vhd:15]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/delay.vhd:6' bound to instance 'time_delay_N' of component 'delay' [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/deadtime.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'deadtime' (4#1) [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/deadtime.vhd:15]
INFO: [Synth 8-3491] module 'deadtime' declared at 'C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/deadtime.vhd:6' bound to instance 'deadtime_v' of component 'deadtime' [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/pwm_generation.vhd:118]
INFO: [Synth 8-3491] module 'deadtime' declared at 'C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/deadtime.vhd:6' bound to instance 'deadtime_w' of component 'deadtime' [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/pwm_generation.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'pwm_generation_pi' (5#1) [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/pwm_generation.vhd:23]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[15]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[14]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[13]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[12]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[11]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[10]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[9]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[8]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[7]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[6]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[5]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[4]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[3]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[2]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[1]
WARNING: [Synth 8-3331] design comparator has unconnected port cnt_100k[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 528.449 ; gain = 232.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 528.449 ; gain = 232.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3cg-sfvc784-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 528.449 ; gain = 232.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3cg-sfvc784-2-e
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/delay.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 528.449 ; gain = 232.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 12    
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 12    
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module triangle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module comparator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module deadtime 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'time_delay_N/td_tmp_reg[8:0]' into 'time_delay_P/td_tmp_reg[8:0]' [C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/src/delay.vhd:26]
INFO: [Synth 8-3886] merging instance 'deadtime_w/time_delay_P/td_tmp_reg[0]' (FD) to 'deadtime_w/time_delay_P/td_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'deadtime_w/time_delay_P/td_tmp_reg[1]' (FD) to 'deadtime_w/time_delay_P/td_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'deadtime_v/time_delay_P/td_tmp_reg[0]' (FD) to 'deadtime_w/time_delay_P/td_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'deadtime_v/time_delay_P/td_tmp_reg[1]' (FD) to 'deadtime_w/time_delay_P/td_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'deadtime_u/time_delay_P/td_tmp_reg[0]' (FD) to 'deadtime_w/time_delay_P/td_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'deadtime_u/time_delay_P/td_tmp_reg[1]' (FD) to 'deadtime_w/time_delay_P/td_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'deadtime_w/time_delay_P/td_tmp_reg[2]' (FD) to 'deadtime_w/time_delay_P/td_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'deadtime_w/time_delay_P/td_tmp_reg[3]' (FD) to 'deadtime_w/time_delay_P/td_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'deadtime_w/time_delay_P/td_tmp_reg[4]' (FD) to 'deadtime_w/time_delay_P/td_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'deadtime_w/time_delay_P/td_tmp_reg[5]' (FD) to 'deadtime_w/time_delay_P/td_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'deadtime_w/time_delay_P/td_tmp_reg[6]' (FD) to 'deadtime_w/time_delay_P/td_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'deadtime_w/time_delay_P/td_tmp_reg[7]' (FD) to 'deadtime_u/time_delay_P/td_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'deadtime_w/time_delay_P/td_tmp_reg[8]' (FD) to 'deadtime_u/time_delay_P/td_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'deadtime_v/time_delay_P/td_tmp_reg[2]' (FD) to 'deadtime_u/time_delay_P/td_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'deadtime_v/time_delay_P/td_tmp_reg[3]' (FD) to 'deadtime_u/time_delay_P/td_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'deadtime_v/time_delay_P/td_tmp_reg[4]' (FD) to 'deadtime_u/time_delay_P/td_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'deadtime_v/time_delay_P/td_tmp_reg[5]' (FD) to 'deadtime_u/time_delay_P/td_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'deadtime_v/time_delay_P/td_tmp_reg[6]' (FD) to 'deadtime_u/time_delay_P/td_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'deadtime_v/time_delay_P/td_tmp_reg[7]' (FD) to 'deadtime_u/time_delay_P/td_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'deadtime_v/time_delay_P/td_tmp_reg[8]' (FD) to 'deadtime_u/time_delay_P/td_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'deadtime_u/time_delay_P/td_tmp_reg[2]' (FD) to 'deadtime_u/time_delay_P/td_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'deadtime_u/time_delay_P/td_tmp_reg[3]' (FD) to 'deadtime_u/time_delay_P/td_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'deadtime_u/time_delay_P/td_tmp_reg[4]' (FD) to 'deadtime_u/time_delay_P/td_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'deadtime_u/time_delay_P/td_tmp_reg[5]' (FD) to 'deadtime_u/time_delay_P/td_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'deadtime_u/time_delay_P/td_tmp_reg[6]' (FD) to 'deadtime_u/time_delay_P/td_tmp_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\deadtime_u/time_delay_P/td_tmp_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1339.164 ; gain = 1043.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1339.164 ; gain = 1043.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1339.164 ; gain = 1043.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1339.164 ; gain = 1043.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1339.164 ; gain = 1043.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1339.164 ; gain = 1043.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1339.164 ; gain = 1043.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1339.164 ; gain = 1043.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1339.164 ; gain = 1043.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    21|
|3     |LUT1   |    20|
|4     |LUT2   |    89|
|5     |LUT3   |    36|
|6     |LUT4   |    96|
|7     |LUT6   |    18|
|8     |FDRE   |    89|
|9     |IBUF   |    65|
|10    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+-------------+------+
|      |Instance                   |Module       |Cells |
+------+---------------------------+-------------+------+
|1     |top                        |             |   457|
|2     |  COMP_u                   |comparator   |     6|
|3     |  COMP_v                   |comparator_0 |     6|
|4     |  COMP_w                   |comparator_1 |     6|
|5     |  deadtime_u               |deadtime     |    73|
|6     |    time_delay_N           |delay_7      |    31|
|7     |    time_delay_P           |delay_8      |    38|
|8     |  deadtime_v               |deadtime_2   |    66|
|9     |    time_delay_N           |delay_5      |    31|
|10    |    time_delay_P           |delay_6      |    31|
|11    |  deadtime_w               |deadtime_3   |    65|
|12    |    time_delay_N           |delay        |    31|
|13    |    time_delay_P           |delay_4      |    30|
|14    |  triangle_wave_generation |triangle     |   147|
+------+---------------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1339.164 ; gain = 1043.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1339.164 ; gain = 1043.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1339.164 ; gain = 1043.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1339.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 65 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1339.164 ; gain = 1043.469
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1339.164 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/2021_SIP_PI/IP_blocks/pwm_generation_pi/pwm_generation_pi.runs/synth_1/pwm_generation_pi.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pwm_generation_pi_utilization_synth.rpt -pb pwm_generation_pi_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 25 23:11:28 2021...
