Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May 25 20:48:34 2025
| Host         : rsoni_personal running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file votingMachine_control_sets_placed.rpt
| Design       : votingMachine
| Device       : xc7s15
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             156 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------+---------------------------+------------------+----------------+
|   Clock Signal   |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------+---------------------------+---------------------------+------------------+----------------+
|  clock_IBUF_BUFG | bc2/valid_vote_reg_0[0]   | reset_IBUF                |                2 |              8 |
|  clock_IBUF_BUFG | bc3/valid_vote_reg_0[0]   | reset_IBUF                |                2 |              8 |
|  clock_IBUF_BUFG | bc1/E[0]                  | reset_IBUF                |                3 |              8 |
|  clock_IBUF_BUFG | bc1/valid_vote_reg_0[0]   | reset_IBUF                |                2 |              8 |
|  clock_IBUF_BUFG |                           | reset_IBUF                |                7 |             12 |
|  clock_IBUF_BUFG |                           | MC/counter[0]_i_1__3_n_0  |                8 |             31 |
|  clock_IBUF_BUFG | bc3/counter[0]_i_2__1_n_0 | bc3/counter[0]_i_1__1_n_0 |                8 |             31 |
|  clock_IBUF_BUFG | bc4/counter[0]_i_2__2_n_0 | bc4/counter[0]_i_1__2_n_0 |                8 |             31 |
|  clock_IBUF_BUFG | bc1/counter[0]_i_2_n_0    | bc1/counter[0]_i_1_n_0    |                8 |             31 |
|  clock_IBUF_BUFG | bc2/counter[0]_i_2__0_n_0 | bc2/counter[0]_i_1__0_n_0 |                8 |             31 |
+------------------+---------------------------+---------------------------+------------------+----------------+


