

================================================================
== Vivado HLS Report for 'mul_Matrix'
================================================================
* Date:           Thu May 26 03:57:28 2022

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HW2_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    209|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     144|    232|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    176|
|Register         |        -|      -|     463|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     607|    617|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |mul_Matrix_AXILiteS_s_axi_U  |mul_Matrix_AXILiteS_s_axi  |        0|      0|  144|  232|
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Total                        |                           |        0|      0|  144|  232|
    +-----------------------------+---------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |mul_Matrix_mac_mubkb_U1  |mul_Matrix_mac_mubkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_140_p2            |     +    |      0|  0|  39|          32|           1|
    |k_1_fu_155_p2            |     +    |      0|  0|  38|          31|           1|
    |r_1_fu_129_p2            |     +    |      0|  0|  38|          31|           1|
    |ap_block_state5_io       |    and   |      0|  0|   2|           1|           1|
    |arrayA_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |arrayA_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |arrayB_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |arrayB_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |arrayR_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |arrayR_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |arrayA_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |arrayB_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |arrayR_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond_fu_135_p2       |   icmp   |      0|  0|  18|          32|          32|
    |tmp_4_fu_150_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_124_p2            |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state6          |    or    |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 209|         204|         110|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  41|          8|    1|          8|
    |arrayA_0_data_out   |   9|          2|    8|         16|
    |arrayA_0_state      |  15|          3|    2|          6|
    |arrayA_TDATA_blk_n  |   9|          2|    1|          2|
    |arrayB_0_data_out   |   9|          2|    8|         16|
    |arrayB_0_state      |  15|          3|    2|          6|
    |arrayB_TDATA_blk_n  |   9|          2|    1|          2|
    |arrayR_1_data_out   |   9|          2|   32|         64|
    |arrayR_1_state      |  15|          3|    2|          6|
    |arrayR_TDATA_blk_n  |   9|          2|    1|          2|
    |c_reg_84            |   9|          2|   32|         64|
    |k_reg_109           |   9|          2|   31|         62|
    |r_reg_73            |   9|          2|   31|         62|
    |sum_reg_95          |   9|          2|   32|         64|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 176|         37|  184|        380|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   7|   0|    7|          0|
    |arrayA_0_payload_A  |   8|   0|    8|          0|
    |arrayA_0_payload_B  |   8|   0|    8|          0|
    |arrayA_0_sel_rd     |   1|   0|    1|          0|
    |arrayA_0_sel_wr     |   1|   0|    1|          0|
    |arrayA_0_state      |   2|   0|    2|          0|
    |arrayB_0_payload_A  |   8|   0|    8|          0|
    |arrayB_0_payload_B  |   8|   0|    8|          0|
    |arrayB_0_sel_rd     |   1|   0|    1|          0|
    |arrayB_0_sel_wr     |   1|   0|    1|          0|
    |arrayB_0_state      |   2|   0|    2|          0|
    |arrayR_1_payload_A  |  32|   0|   32|          0|
    |arrayR_1_payload_B  |  32|   0|   32|          0|
    |arrayR_1_sel_rd     |   1|   0|    1|          0|
    |arrayR_1_sel_wr     |   1|   0|    1|          0|
    |arrayR_1_state      |   2|   0|    2|          0|
    |c_1_reg_199         |  32|   0|   32|          0|
    |c_reg_84            |  32|   0|   32|          0|
    |k_1_reg_207         |  31|   0|   31|          0|
    |k_reg_109           |  31|   0|   31|          0|
    |r_1_reg_191         |  31|   0|   31|          0|
    |r_reg_73            |  31|   0|   31|          0|
    |sum_reg_95          |  32|   0|   32|          0|
    |useLM_0_data_reg    |  32|   0|   32|          0|
    |useLM_0_vld_reg     |   0|   0|    1|          1|
    |useLM_read_reg_183  |  32|   0|   32|          0|
    |useLN_0_data_reg    |  32|   0|   32|          0|
    |useLN_0_vld_reg     |   0|   0|    1|          1|
    |useLN_read_reg_177  |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 463|   0|  465|          2|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  mul_Matrix  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  mul_Matrix  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  mul_Matrix  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  mul_Matrix  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  mul_Matrix  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  mul_Matrix  | return value |
|arrayA_TDATA            |  in |    8|    axis    |    arrayA    |    pointer   |
|arrayA_TVALID           |  in |    1|    axis    |    arrayA    |    pointer   |
|arrayA_TREADY           | out |    1|    axis    |    arrayA    |    pointer   |
|arrayB_TDATA            |  in |    8|    axis    |    arrayB    |    pointer   |
|arrayB_TVALID           |  in |    1|    axis    |    arrayB    |    pointer   |
|arrayB_TREADY           | out |    1|    axis    |    arrayB    |    pointer   |
|arrayR_TDATA            | out |   32|    axis    |    arrayR    |    pointer   |
|arrayR_TVALID           | out |    1|    axis    |    arrayR    |    pointer   |
|arrayR_TREADY           |  in |    1|    axis    |    arrayR    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / (tmp_4)
	7  / (!tmp_4)
6 --> 
	5  / true
7 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [2/2] (1.00ns)   --->   "%useLN_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %useLN) nounwind"   --->   Operation 8 'read' 'useLN_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [2/2] (1.00ns)   --->   "%useLM_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %useLM) nounwind"   --->   Operation 9 'read' 'useLM_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %useLM) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %useLN) nounwind, !map !13"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %useLP) nounwind, !map !17"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %arrayA) nounwind, !map !21"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %arrayB) nounwind, !map !27"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %arrayR) nounwind, !map !31"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @mul_Matrix_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (1.00ns)   --->   "%useLN_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %useLN) nounwind"   --->   Operation 17 'read' 'useLN_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 18 [1/2] (1.00ns)   --->   "%useLM_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %useLM) nounwind"   --->   Operation 18 'read' 'useLM_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %arrayB, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %arrayA, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %arrayR, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %useLN, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HW2_HLS/Matrix_MUL.cpp:13]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %useLP, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HW2_HLS/Matrix_MUL.cpp:14]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %useLM, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HW2_HLS/Matrix_MUL.cpp:15]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %.loopexit" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%r = phi i31 [ 0, %0 ], [ %r_1, %.loopexit.loopexit ]"   --->   Operation 26 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%r_cast = zext i31 %r to i32" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 27 'zext' 'r_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %r_cast, %useLN_read" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 28 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (2.52ns)   --->   "%r_1 = add i31 %r, 1" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 29 'add' 'r_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader1.preheader, label %3" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader1" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 31 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [HW2_HLS/Matrix_MUL.cpp:26]   --->   Operation 32 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%c = phi i32 [ %c_1, %2 ], [ 0, %.preheader1.preheader ]"   --->   Operation 33 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %c, %useLN_read" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 34 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (2.55ns)   --->   "%c_1 = add nsw i32 %c, 1" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 35 'add' 'c_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %.preheader.preheader" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader" [HW2_HLS/Matrix_MUL.cpp:20]   --->   Operation 37 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 38 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.52>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%sum = phi i32 [ %sum_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 39 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%k = phi i31 [ %k_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 40 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k to i32" [HW2_HLS/Matrix_MUL.cpp:20]   --->   Operation 41 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (2.47ns)   --->   "%tmp_4 = icmp slt i32 %k_cast, %useLM_read" [HW2_HLS/Matrix_MUL.cpp:20]   --->   Operation 42 'icmp' 'tmp_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (2.52ns)   --->   "%k_1 = add i31 %k, 1" [HW2_HLS/Matrix_MUL.cpp:20]   --->   Operation 43 'add' 'k_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %1, label %2" [HW2_HLS/Matrix_MUL.cpp:20]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (0.00ns)   --->   "%arrayA_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %arrayA) nounwind" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 45 'read' 'arrayA_read' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 46 [2/2] (0.00ns)   --->   "%arrayB_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %arrayB) nounwind" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 46 'read' 'arrayB_read' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 47 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %arrayR, i32 %sum) nounwind" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 47 'write' <Predicate = (!tmp_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 48 [1/2] (0.00ns)   --->   "%arrayA_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %arrayA) nounwind" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 48 'read' 'arrayA_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i8 %arrayA_read to i16" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 49 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/2] (0.00ns)   --->   "%arrayB_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %arrayB) nounwind" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 50 'read' 'arrayB_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i8 %arrayB_read to i16" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 51 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (3.36ns)   --->   "%tmp_8 = mul i16 %tmp_6_cast, %tmp_7_cast" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 52 'mul' 'tmp_8' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i16 %tmp_8 to i32" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 53 'zext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (3.02ns)   --->   "%sum_1 = add nsw i32 %tmp_8_cast, %sum" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 54 'add' 'sum_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader" [HW2_HLS/Matrix_MUL.cpp:20]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 56 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %arrayR, i32 %sum) nounwind" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 56 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader1" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ useLM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ useLN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ useLP]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arrayA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arrayB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arrayR]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10 (specbitsmap  ) [ 00000000]
StgValue_11 (specbitsmap  ) [ 00000000]
StgValue_12 (specbitsmap  ) [ 00000000]
StgValue_13 (specbitsmap  ) [ 00000000]
StgValue_14 (specbitsmap  ) [ 00000000]
StgValue_15 (specbitsmap  ) [ 00000000]
StgValue_16 (spectopmodule) [ 00000000]
useLN_read  (read         ) [ 00011111]
useLM_read  (read         ) [ 00011111]
StgValue_19 (specinterface) [ 00000000]
StgValue_20 (specinterface) [ 00000000]
StgValue_21 (specinterface) [ 00000000]
StgValue_22 (specinterface) [ 00000000]
StgValue_23 (specinterface) [ 00000000]
StgValue_24 (specinterface) [ 00000000]
StgValue_25 (br           ) [ 00111111]
r           (phi          ) [ 00010000]
r_cast      (zext         ) [ 00000000]
tmp         (icmp         ) [ 00011111]
r_1         (add          ) [ 00111111]
StgValue_30 (br           ) [ 00000000]
StgValue_31 (br           ) [ 00011111]
StgValue_32 (ret          ) [ 00000000]
c           (phi          ) [ 00001000]
exitcond    (icmp         ) [ 00011111]
c_1         (add          ) [ 00011111]
StgValue_36 (br           ) [ 00000000]
StgValue_37 (br           ) [ 00011111]
StgValue_38 (br           ) [ 00111111]
sum         (phi          ) [ 00000111]
k           (phi          ) [ 00000100]
k_cast      (zext         ) [ 00000000]
tmp_4       (icmp         ) [ 00011111]
k_1         (add          ) [ 00011111]
StgValue_44 (br           ) [ 00000000]
arrayA_read (read         ) [ 00000000]
tmp_6_cast  (zext         ) [ 00000000]
arrayB_read (read         ) [ 00000000]
tmp_7_cast  (zext         ) [ 00000000]
tmp_8       (mul          ) [ 00000000]
tmp_8_cast  (zext         ) [ 00000000]
sum_1       (add          ) [ 00011111]
StgValue_55 (br           ) [ 00011111]
StgValue_56 (write        ) [ 00000000]
StgValue_57 (br           ) [ 00011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="useLM">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="useLM"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="useLN">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="useLN"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="useLP">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="useLP"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arrayA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arrayA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arrayB">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arrayB"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arrayR">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arrayR"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_Matrix_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="grp_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="useLN_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="useLM_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arrayA_read/5 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arrayB_read/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_47/5 "/>
</bind>
</comp>

<comp id="73" class="1005" name="r_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="31" slack="1"/>
<pin id="75" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="r_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="31" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="84" class="1005" name="c_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="1"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="c_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="1" slack="1"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="95" class="1005" name="sum_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="sum_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="1" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="109" class="1005" name="k_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="31" slack="1"/>
<pin id="111" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="k_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="31" slack="0"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="r_cast_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="r_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="31" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="exitcond_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="c_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="k_cast_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="31" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_4_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="3"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="k_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="31" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_6_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_7_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/6 "/>
</bind>
</comp>

<comp id="169" class="1007" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="1"/>
<pin id="173" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_8/6 tmp_8_cast/6 sum_1/6 "/>
</bind>
</comp>

<comp id="177" class="1005" name="useLN_read_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="useLN_read "/>
</bind>
</comp>

<comp id="183" class="1005" name="useLM_read_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="3"/>
<pin id="185" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="useLM_read "/>
</bind>
</comp>

<comp id="191" class="1005" name="r_1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="0"/>
<pin id="193" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="199" class="1005" name="c_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="207" class="1005" name="k_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="31" slack="0"/>
<pin id="209" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="212" class="1005" name="sum_1_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="38" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="40" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="106"><net_src comp="95" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="66" pin=2"/></net>

<net id="108"><net_src comp="100" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="123"><net_src comp="77" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="77" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="88" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="88" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="113" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="113" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="54" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="60" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="95" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="42" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="186"><net_src comp="48" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="194"><net_src comp="129" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="202"><net_src comp="140" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="210"><net_src comp="155" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="215"><net_src comp="169" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="100" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arrayR | {7 }
 - Input state : 
	Port: mul_Matrix : useLM | {1 }
	Port: mul_Matrix : useLN | {1 }
	Port: mul_Matrix : arrayA | {5 }
	Port: mul_Matrix : arrayB | {5 }
  - Chain level:
	State 1
	State 2
	State 3
		r_cast : 1
		tmp : 2
		r_1 : 1
		StgValue_30 : 3
	State 4
		exitcond : 1
		c_1 : 1
		StgValue_36 : 2
	State 5
		k_cast : 1
		tmp_4 : 2
		k_1 : 1
		StgValue_44 : 3
		StgValue_47 : 1
	State 6
		tmp_8 : 1
		tmp_8_cast : 2
		sum_1 : 3
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |     r_1_fu_129    |    0    |    0    |    38   |
|    add   |     c_1_fu_140    |    0    |    0    |    39   |
|          |     k_1_fu_155    |    0    |    0    |    38   |
|----------|-------------------|---------|---------|---------|
|          |     tmp_fu_124    |    0    |    0    |    18   |
|   icmp   |  exitcond_fu_135  |    0    |    0    |    18   |
|          |    tmp_4_fu_150   |    0    |    0    |    18   |
|----------|-------------------|---------|---------|---------|
|  muladd  |     grp_fu_169    |    1    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |   grp_read_fu_42  |    0    |    0    |    0    |
|   read   |   grp_read_fu_48  |    0    |    0    |    0    |
|          |   grp_read_fu_54  |    0    |    0    |    0    |
|          |   grp_read_fu_60  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   write  |  grp_write_fu_66  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |   r_cast_fu_120   |    0    |    0    |    0    |
|   zext   |   k_cast_fu_146   |    0    |    0    |    0    |
|          | tmp_6_cast_fu_161 |    0    |    0    |    0    |
|          | tmp_7_cast_fu_165 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    1    |    0    |   169   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    c_1_reg_199   |   32   |
|     c_reg_84     |   32   |
|    k_1_reg_207   |   31   |
|     k_reg_109    |   31   |
|    r_1_reg_191   |   31   |
|     r_reg_73     |   31   |
|   sum_1_reg_212  |   32   |
|    sum_reg_95    |   32   |
|useLM_read_reg_183|   32   |
|useLN_read_reg_177|   32   |
+------------------+--------+
|       Total      |   316  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_66 |  p2  |   2  |  32  |   64   ||    9    |
|    sum_reg_95   |  p0  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   128  ||  3.538  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   169  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   316  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   316  |   187  |
+-----------+--------+--------+--------+--------+
