#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8b58f080b0 .scope module, "Labk" "Labk" 2 2;
 .timescale 0 0;
v0x7f8b5a006900_0 .var "a", 7 0;
v0x7f8b5a0069f0_0 .var "b", 7 0;
v0x7f8b5a006ac0_0 .var "c", 1 0;
v0x7f8b5a006b50_0 .var "d", 7 0;
v0x7f8b5a006c20_0 .var "e", 7 0;
v0x7f8b5a006d30_0 .var "flag", 7 0;
v0x7f8b5a006dc0_0 .net "z", 7 0, L_0x7f8b5a00e420;  1 drivers
S_0x7f8b58f08210 .scope module, "ymux" "yMux4to1" 2 7, 3 1 0, S_0x7f8b58f080b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "z"
    .port_info 1 /INPUT 8 "a0"
    .port_info 2 /INPUT 8 "a1"
    .port_info 3 /INPUT 8 "a2"
    .port_info 4 /INPUT 8 "a3"
    .port_info 5 /INPUT 2 "c"
P_0x7f8b58f06810 .param/l "SIZE" 0 3 2, +C4<00000000000000000000000000001000>;
v0x7f8b5a006300_0 .net "a0", 7 0, v0x7f8b5a006900_0;  1 drivers
v0x7f8b5a006390_0 .net "a1", 7 0, v0x7f8b5a0069f0_0;  1 drivers
v0x7f8b5a006420_0 .net "a2", 7 0, v0x7f8b5a006b50_0;  1 drivers
v0x7f8b5a0064b0_0 .net "a3", 7 0, v0x7f8b5a006c20_0;  1 drivers
v0x7f8b5a006560_0 .net "c", 1 0, v0x7f8b5a006ac0_0;  1 drivers
v0x7f8b5a006630_0 .net "z", 7 0, L_0x7f8b5a00e420;  alias, 1 drivers
v0x7f8b5a0066d0_0 .net "zHi", 7 0, L_0x7f8b5a00b650;  1 drivers
v0x7f8b5a0067b0_0 .net "zLo", 7 0, L_0x7f8b5a0089c0;  1 drivers
L_0x7f8b5a009d90 .part v0x7f8b5a006ac0_0, 0, 1;
L_0x7f8b5a00c9f0 .part v0x7f8b5a006ac0_0, 0, 1;
L_0x7f8b5a00f7f0 .part v0x7f8b5a006ac0_0, 1, 1;
S_0x7f8b58f084c0 .scope module, "final" "yMux" 3 9, 4 1 0, S_0x7f8b58f08210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "z"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 1 "c"
P_0x7f8b58f08670 .param/l "SIZE" 0 4 2, +C4<00000000000000000000000000001000>;
v0x7f8b58f1bde0_0 .net "a", 7 0, L_0x7f8b5a0089c0;  alias, 1 drivers
v0x7f8b58f1bea0_0 .net "b", 7 0, L_0x7f8b5a00b650;  alias, 1 drivers
v0x7f8b58f1bf40_0 .net "c", 0 0, L_0x7f8b5a00f7f0;  1 drivers
v0x7f8b58f1c0f0_0 .net "z", 7 0, L_0x7f8b5a00e420;  alias, 1 drivers
LS_0x7f8b5a00e420_0_0 .concat [ 1 1 1 1], L_0x7f8b5a00cb70, L_0x7f8b5a00cdf0, L_0x7f8b5a00d070, L_0x7f8b5a00d570;
LS_0x7f8b5a00e420_0_4 .concat [ 1 1 1 1], L_0x7f8b5a00d8d0, L_0x7f8b5a00dc30, L_0x7f8b5a00df90, L_0x7f8b5a00e2f0;
L_0x7f8b5a00e420 .concat [ 4 4 0 0], LS_0x7f8b5a00e420_0_0, LS_0x7f8b5a00e420_0_4;
L_0x7f8b5a00e710 .part L_0x7f8b5a0089c0, 0, 1;
L_0x7f8b5a00e870 .part L_0x7f8b5a0089c0, 1, 1;
L_0x7f8b5a00e910 .part L_0x7f8b5a0089c0, 2, 1;
L_0x7f8b5a00e9f0 .part L_0x7f8b5a0089c0, 3, 1;
L_0x7f8b5a00eb00 .part L_0x7f8b5a0089c0, 4, 1;
L_0x7f8b5a00ece0 .part L_0x7f8b5a0089c0, 5, 1;
L_0x7f8b5a00edc0 .part L_0x7f8b5a0089c0, 6, 1;
L_0x7f8b5a00ee60 .part L_0x7f8b5a0089c0, 7, 1;
L_0x7f8b5a00ef90 .part L_0x7f8b5a00b650, 0, 1;
L_0x7f8b5a00f0b0 .part L_0x7f8b5a00b650, 1, 1;
L_0x7f8b5a00f1b0 .part L_0x7f8b5a00b650, 2, 1;
L_0x7f8b5a00f250 .part L_0x7f8b5a00b650, 3, 1;
L_0x7f8b5a00f360 .part L_0x7f8b5a00b650, 4, 1;
L_0x7f8b5a00f540 .part L_0x7f8b5a00b650, 5, 1;
L_0x7f8b5a00f5e0 .part L_0x7f8b5a00b650, 6, 1;
L_0x7f8b5a00f6c0 .part L_0x7f8b5a00b650, 7, 1;
S_0x7f8b58f08750 .scope module, "mine[0]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f084c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a00ca90 .functor NOT 1, L_0x7f8b5a00f7f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a00cb00 .functor AND 1, L_0x7f8b5a00e710, L_0x7f8b5a00ca90, C4<1>, C4<1>;
L_0x7f8b5a00c2d0 .functor AND 1, L_0x7f8b5a00f7f0, L_0x7f8b5a00ef90, C4<1>, C4<1>;
L_0x7f8b5a00cb70 .functor OR 1, L_0x7f8b5a00cb00, L_0x7f8b5a00c2d0, C4<0>, C4<0>;
v0x7f8b58f08960_0 .net "a", 0 0, L_0x7f8b5a00e710;  1 drivers
v0x7f8b58f18800_0 .net "b", 0 0, L_0x7f8b5a00ef90;  1 drivers
v0x7f8b58f188a0_0 .net "c", 0 0, L_0x7f8b5a00f7f0;  alias, 1 drivers
v0x7f8b58f18930_0 .net "lower", 0 0, L_0x7f8b5a00c2d0;  1 drivers
v0x7f8b58f189c0_0 .net "notC", 0 0, L_0x7f8b5a00ca90;  1 drivers
v0x7f8b58f18a50_0 .net "upper", 0 0, L_0x7f8b5a00cb00;  1 drivers
v0x7f8b58f18af0_0 .net "z", 0 0, L_0x7f8b5a00cb70;  1 drivers
S_0x7f8b58f18bd0 .scope module, "mine[1]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f084c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a00cc60 .functor NOT 1, L_0x7f8b5a00f7f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a00ccd0 .functor AND 1, L_0x7f8b5a00e870, L_0x7f8b5a00cc60, C4<1>, C4<1>;
L_0x7f8b5a00cd80 .functor AND 1, L_0x7f8b5a00f7f0, L_0x7f8b5a00f0b0, C4<1>, C4<1>;
L_0x7f8b5a00cdf0 .functor OR 1, L_0x7f8b5a00ccd0, L_0x7f8b5a00cd80, C4<0>, C4<0>;
v0x7f8b58f18e00_0 .net "a", 0 0, L_0x7f8b5a00e870;  1 drivers
v0x7f8b58f18ea0_0 .net "b", 0 0, L_0x7f8b5a00f0b0;  1 drivers
v0x7f8b58f18f40_0 .net "c", 0 0, L_0x7f8b5a00f7f0;  alias, 1 drivers
v0x7f8b58f19010_0 .net "lower", 0 0, L_0x7f8b5a00cd80;  1 drivers
v0x7f8b58f190a0_0 .net "notC", 0 0, L_0x7f8b5a00cc60;  1 drivers
v0x7f8b58f19170_0 .net "upper", 0 0, L_0x7f8b5a00ccd0;  1 drivers
v0x7f8b58f19210_0 .net "z", 0 0, L_0x7f8b5a00cdf0;  1 drivers
S_0x7f8b58f192f0 .scope module, "mine[2]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f084c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a00cee0 .functor NOT 1, L_0x7f8b5a00f7f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a00cf50 .functor AND 1, L_0x7f8b5a00e910, L_0x7f8b5a00cee0, C4<1>, C4<1>;
L_0x7f8b5a00d000 .functor AND 1, L_0x7f8b5a00f7f0, L_0x7f8b5a00f1b0, C4<1>, C4<1>;
L_0x7f8b5a00d070 .functor OR 1, L_0x7f8b5a00cf50, L_0x7f8b5a00d000, C4<0>, C4<0>;
v0x7f8b58f19530_0 .net "a", 0 0, L_0x7f8b5a00e910;  1 drivers
v0x7f8b58f195d0_0 .net "b", 0 0, L_0x7f8b5a00f1b0;  1 drivers
v0x7f8b58f19670_0 .net "c", 0 0, L_0x7f8b5a00f7f0;  alias, 1 drivers
v0x7f8b58f19760_0 .net "lower", 0 0, L_0x7f8b5a00d000;  1 drivers
v0x7f8b58f197f0_0 .net "notC", 0 0, L_0x7f8b5a00cee0;  1 drivers
v0x7f8b58f198c0_0 .net "upper", 0 0, L_0x7f8b5a00cf50;  1 drivers
v0x7f8b58f19950_0 .net "z", 0 0, L_0x7f8b5a00d070;  1 drivers
S_0x7f8b58f19a30 .scope module, "mine[3]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f084c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a00d160 .functor NOT 1, L_0x7f8b5a00f7f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a00d1d0 .functor AND 1, L_0x7f8b5a00e9f0, L_0x7f8b5a00d160, C4<1>, C4<1>;
L_0x7f8b5a00d2a0 .functor AND 1, L_0x7f8b5a00f7f0, L_0x7f8b5a00f250, C4<1>, C4<1>;
L_0x7f8b5a00d570 .functor OR 1, L_0x7f8b5a00d1d0, L_0x7f8b5a00d2a0, C4<0>, C4<0>;
v0x7f8b58f19c50_0 .net "a", 0 0, L_0x7f8b5a00e9f0;  1 drivers
v0x7f8b58f19d00_0 .net "b", 0 0, L_0x7f8b5a00f250;  1 drivers
v0x7f8b58f19da0_0 .net "c", 0 0, L_0x7f8b5a00f7f0;  alias, 1 drivers
v0x7f8b58f19e50_0 .net "lower", 0 0, L_0x7f8b5a00d2a0;  1 drivers
v0x7f8b58f19ee0_0 .net "notC", 0 0, L_0x7f8b5a00d160;  1 drivers
v0x7f8b58f19fc0_0 .net "upper", 0 0, L_0x7f8b5a00d1d0;  1 drivers
v0x7f8b58f1a060_0 .net "z", 0 0, L_0x7f8b5a00d570;  1 drivers
S_0x7f8b58f1a140 .scope module, "mine[4]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f084c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a00d6a0 .functor NOT 1, L_0x7f8b5a00f7f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a00d710 .functor AND 1, L_0x7f8b5a00eb00, L_0x7f8b5a00d6a0, C4<1>, C4<1>;
L_0x7f8b5a00d800 .functor AND 1, L_0x7f8b5a00f7f0, L_0x7f8b5a00f360, C4<1>, C4<1>;
L_0x7f8b5a00d8d0 .functor OR 1, L_0x7f8b5a00d710, L_0x7f8b5a00d800, C4<0>, C4<0>;
v0x7f8b58f1a3a0_0 .net "a", 0 0, L_0x7f8b5a00eb00;  1 drivers
v0x7f8b58f1a430_0 .net "b", 0 0, L_0x7f8b5a00f360;  1 drivers
v0x7f8b58f1a4d0_0 .net "c", 0 0, L_0x7f8b5a00f7f0;  alias, 1 drivers
v0x7f8b58f1a600_0 .net "lower", 0 0, L_0x7f8b5a00d800;  1 drivers
v0x7f8b58f1a690_0 .net "notC", 0 0, L_0x7f8b5a00d6a0;  1 drivers
v0x7f8b58f1a730_0 .net "upper", 0 0, L_0x7f8b5a00d710;  1 drivers
v0x7f8b58f1a7d0_0 .net "z", 0 0, L_0x7f8b5a00d8d0;  1 drivers
S_0x7f8b58f1a8b0 .scope module, "mine[5]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f084c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a00da00 .functor NOT 1, L_0x7f8b5a00f7f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a00da70 .functor AND 1, L_0x7f8b5a00ece0, L_0x7f8b5a00da00, C4<1>, C4<1>;
L_0x7f8b5a00db60 .functor AND 1, L_0x7f8b5a00f7f0, L_0x7f8b5a00f540, C4<1>, C4<1>;
L_0x7f8b5a00dc30 .functor OR 1, L_0x7f8b5a00da70, L_0x7f8b5a00db60, C4<0>, C4<0>;
v0x7f8b58f1aad0_0 .net "a", 0 0, L_0x7f8b5a00ece0;  1 drivers
v0x7f8b58f1ab80_0 .net "b", 0 0, L_0x7f8b5a00f540;  1 drivers
v0x7f8b58f1ac20_0 .net "c", 0 0, L_0x7f8b5a00f7f0;  alias, 1 drivers
v0x7f8b58f1acd0_0 .net "lower", 0 0, L_0x7f8b5a00db60;  1 drivers
v0x7f8b58f1ad60_0 .net "notC", 0 0, L_0x7f8b5a00da00;  1 drivers
v0x7f8b58f1ae40_0 .net "upper", 0 0, L_0x7f8b5a00da70;  1 drivers
v0x7f8b58f1aee0_0 .net "z", 0 0, L_0x7f8b5a00dc30;  1 drivers
S_0x7f8b58f1afc0 .scope module, "mine[6]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f084c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a00dd60 .functor NOT 1, L_0x7f8b5a00f7f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a00ddd0 .functor AND 1, L_0x7f8b5a00edc0, L_0x7f8b5a00dd60, C4<1>, C4<1>;
L_0x7f8b5a00dec0 .functor AND 1, L_0x7f8b5a00f7f0, L_0x7f8b5a00f5e0, C4<1>, C4<1>;
L_0x7f8b5a00df90 .functor OR 1, L_0x7f8b5a00ddd0, L_0x7f8b5a00dec0, C4<0>, C4<0>;
v0x7f8b58f1b1e0_0 .net "a", 0 0, L_0x7f8b5a00edc0;  1 drivers
v0x7f8b58f1b290_0 .net "b", 0 0, L_0x7f8b5a00f5e0;  1 drivers
v0x7f8b58f1b330_0 .net "c", 0 0, L_0x7f8b5a00f7f0;  alias, 1 drivers
v0x7f8b58f1b3e0_0 .net "lower", 0 0, L_0x7f8b5a00dec0;  1 drivers
v0x7f8b58f1b470_0 .net "notC", 0 0, L_0x7f8b5a00dd60;  1 drivers
v0x7f8b58f1b550_0 .net "upper", 0 0, L_0x7f8b5a00ddd0;  1 drivers
v0x7f8b58f1b5f0_0 .net "z", 0 0, L_0x7f8b5a00df90;  1 drivers
S_0x7f8b58f1b6d0 .scope module, "mine[7]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f084c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a00e0c0 .functor NOT 1, L_0x7f8b5a00f7f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a00e130 .functor AND 1, L_0x7f8b5a00ee60, L_0x7f8b5a00e0c0, C4<1>, C4<1>;
L_0x7f8b5a00e220 .functor AND 1, L_0x7f8b5a00f7f0, L_0x7f8b5a00f6c0, C4<1>, C4<1>;
L_0x7f8b5a00e2f0 .functor OR 1, L_0x7f8b5a00e130, L_0x7f8b5a00e220, C4<0>, C4<0>;
v0x7f8b58f1b8f0_0 .net "a", 0 0, L_0x7f8b5a00ee60;  1 drivers
v0x7f8b58f1b9a0_0 .net "b", 0 0, L_0x7f8b5a00f6c0;  1 drivers
v0x7f8b58f1ba40_0 .net "c", 0 0, L_0x7f8b5a00f7f0;  alias, 1 drivers
v0x7f8b58f1baf0_0 .net "lower", 0 0, L_0x7f8b5a00e220;  1 drivers
v0x7f8b58f1bb80_0 .net "notC", 0 0, L_0x7f8b5a00e0c0;  1 drivers
v0x7f8b58f1bc60_0 .net "upper", 0 0, L_0x7f8b5a00e130;  1 drivers
v0x7f8b58f1bd00_0 .net "z", 0 0, L_0x7f8b5a00e2f0;  1 drivers
S_0x7f8b58f1c1e0 .scope module, "hi" "yMux" 3 8, 4 1 0, S_0x7f8b58f08210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "z"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 1 "c"
P_0x7f8b58f1c340 .param/l "SIZE" 0 4 2, +C4<00000000000000000000000000001000>;
v0x7f8b5a001f10_0 .net "a", 7 0, v0x7f8b5a006b50_0;  alias, 1 drivers
v0x7f8b5a001fd0_0 .net "b", 7 0, v0x7f8b5a006c20_0;  alias, 1 drivers
v0x7f8b5a002070_0 .net "c", 0 0, L_0x7f8b5a00c9f0;  1 drivers
v0x7f8b5a002220_0 .net "z", 7 0, L_0x7f8b5a00b650;  alias, 1 drivers
LS_0x7f8b5a00b650_0_0 .concat [ 1 1 1 1], L_0x7f8b5a009f50, L_0x7f8b5a00a1d0, L_0x7f8b5a00a450, L_0x7f8b5a002160;
LS_0x7f8b5a00b650_0_4 .concat [ 1 1 1 1], L_0x7f8b5a00ab80, L_0x7f8b5a00aec0, L_0x7f8b5a00b200, L_0x7f8b5a00b540;
L_0x7f8b5a00b650 .concat [ 4 4 0 0], LS_0x7f8b5a00b650_0_0, LS_0x7f8b5a00b650_0_4;
L_0x7f8b5a00b940 .part v0x7f8b5a006b50_0, 0, 1;
L_0x7f8b5a00ba20 .part v0x7f8b5a006b50_0, 1, 1;
L_0x7f8b5a00bb80 .part v0x7f8b5a006b50_0, 2, 1;
L_0x7f8b5a00bc20 .part v0x7f8b5a006b50_0, 3, 1;
L_0x7f8b5a00bd00 .part v0x7f8b5a006b50_0, 4, 1;
L_0x7f8b5a00bde0 .part v0x7f8b5a006b50_0, 5, 1;
L_0x7f8b5a00c000 .part v0x7f8b5a006b50_0, 6, 1;
L_0x7f8b5a00c0a0 .part v0x7f8b5a006b50_0, 7, 1;
L_0x7f8b5a00c190 .part v0x7f8b5a006c20_0, 0, 1;
L_0x7f8b5a00c230 .part v0x7f8b5a006c20_0, 1, 1;
L_0x7f8b5a00c3b0 .part v0x7f8b5a006c20_0, 2, 1;
L_0x7f8b5a00c450 .part v0x7f8b5a006c20_0, 3, 1;
L_0x7f8b5a00c560 .part v0x7f8b5a006c20_0, 4, 1;
L_0x7f8b5a00c640 .part v0x7f8b5a006c20_0, 5, 1;
L_0x7f8b5a00c7e0 .part v0x7f8b5a006c20_0, 6, 1;
L_0x7f8b5a00c8c0 .part v0x7f8b5a006c20_0, 7, 1;
S_0x7f8b58f1c4a0 .scope module, "mine[0]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f1c1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a009670 .functor NOT 1, L_0x7f8b5a00c9f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a009e30 .functor AND 1, L_0x7f8b5a00b940, L_0x7f8b5a009670, C4<1>, C4<1>;
L_0x7f8b5a009ee0 .functor AND 1, L_0x7f8b5a00c9f0, L_0x7f8b5a00c190, C4<1>, C4<1>;
L_0x7f8b5a009f50 .functor OR 1, L_0x7f8b5a009e30, L_0x7f8b5a009ee0, C4<0>, C4<0>;
v0x7f8b58f1c6e0_0 .net "a", 0 0, L_0x7f8b5a00b940;  1 drivers
v0x7f8b58f1c790_0 .net "b", 0 0, L_0x7f8b5a00c190;  1 drivers
v0x7f8b58f1c830_0 .net "c", 0 0, L_0x7f8b5a00c9f0;  alias, 1 drivers
v0x7f8b58f1c8c0_0 .net "lower", 0 0, L_0x7f8b5a009ee0;  1 drivers
v0x7f8b58f1c950_0 .net "notC", 0 0, L_0x7f8b5a009670;  1 drivers
v0x7f8b58f1c9e0_0 .net "upper", 0 0, L_0x7f8b5a009e30;  1 drivers
v0x7f8b58f1ca80_0 .net "z", 0 0, L_0x7f8b5a009f50;  1 drivers
S_0x7f8b58f1cb60 .scope module, "mine[1]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f1c1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a00a040 .functor NOT 1, L_0x7f8b5a00c9f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a00a0b0 .functor AND 1, L_0x7f8b5a00ba20, L_0x7f8b5a00a040, C4<1>, C4<1>;
L_0x7f8b5a00a160 .functor AND 1, L_0x7f8b5a00c9f0, L_0x7f8b5a00c230, C4<1>, C4<1>;
L_0x7f8b5a00a1d0 .functor OR 1, L_0x7f8b5a00a0b0, L_0x7f8b5a00a160, C4<0>, C4<0>;
v0x7f8b58f1cd90_0 .net "a", 0 0, L_0x7f8b5a00ba20;  1 drivers
v0x7f8b58f1ce30_0 .net "b", 0 0, L_0x7f8b5a00c230;  1 drivers
v0x7f8b58f1ced0_0 .net "c", 0 0, L_0x7f8b5a00c9f0;  alias, 1 drivers
v0x7f8b58f1cfa0_0 .net "lower", 0 0, L_0x7f8b5a00a160;  1 drivers
v0x7f8b58f1d030_0 .net "notC", 0 0, L_0x7f8b5a00a040;  1 drivers
v0x7f8b58f1d100_0 .net "upper", 0 0, L_0x7f8b5a00a0b0;  1 drivers
v0x7f8b58f1d1a0_0 .net "z", 0 0, L_0x7f8b5a00a1d0;  1 drivers
S_0x7f8b58f1d280 .scope module, "mine[2]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f1c1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a00a2c0 .functor NOT 1, L_0x7f8b5a00c9f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a00a330 .functor AND 1, L_0x7f8b5a00bb80, L_0x7f8b5a00a2c0, C4<1>, C4<1>;
L_0x7f8b5a00a3e0 .functor AND 1, L_0x7f8b5a00c9f0, L_0x7f8b5a00c3b0, C4<1>, C4<1>;
L_0x7f8b5a00a450 .functor OR 1, L_0x7f8b5a00a330, L_0x7f8b5a00a3e0, C4<0>, C4<0>;
v0x7f8b58f1d4c0_0 .net "a", 0 0, L_0x7f8b5a00bb80;  1 drivers
v0x7f8b58f1d560_0 .net "b", 0 0, L_0x7f8b5a00c3b0;  1 drivers
v0x7f8b58f1d600_0 .net "c", 0 0, L_0x7f8b5a00c9f0;  alias, 1 drivers
v0x7f8b58f1d6f0_0 .net "lower", 0 0, L_0x7f8b5a00a3e0;  1 drivers
v0x7f8b58f1d780_0 .net "notC", 0 0, L_0x7f8b5a00a2c0;  1 drivers
v0x7f8b58f1d850_0 .net "upper", 0 0, L_0x7f8b5a00a330;  1 drivers
v0x7f8b58f1d8e0_0 .net "z", 0 0, L_0x7f8b5a00a450;  1 drivers
S_0x7f8b58f1d9c0 .scope module, "mine[3]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f1c1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a00a540 .functor NOT 1, L_0x7f8b5a00c9f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a00a5b0 .functor AND 1, L_0x7f8b5a00bc20, L_0x7f8b5a00a540, C4<1>, C4<1>;
L_0x7f8b5a00a660 .functor AND 1, L_0x7f8b5a00c9f0, L_0x7f8b5a00c450, C4<1>, C4<1>;
L_0x7f8b5a002160 .functor OR 1, L_0x7f8b5a00a5b0, L_0x7f8b5a00a660, C4<0>, C4<0>;
v0x7f8b58f1dbe0_0 .net "a", 0 0, L_0x7f8b5a00bc20;  1 drivers
v0x7f8b58f1dc90_0 .net "b", 0 0, L_0x7f8b5a00c450;  1 drivers
v0x7f8b58f1dd30_0 .net "c", 0 0, L_0x7f8b5a00c9f0;  alias, 1 drivers
v0x7f8b58f1dde0_0 .net "lower", 0 0, L_0x7f8b5a00a660;  1 drivers
v0x7f8b58f1de70_0 .net "notC", 0 0, L_0x7f8b5a00a540;  1 drivers
v0x7f8b5a000050_0 .net "upper", 0 0, L_0x7f8b5a00a5b0;  1 drivers
v0x7f8b5a0000f0_0 .net "z", 0 0, L_0x7f8b5a002160;  1 drivers
S_0x7f8b5a0001f0 .scope module, "mine[4]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f1c1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a00a950 .functor NOT 1, L_0x7f8b5a00c9f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a00a9c0 .functor AND 1, L_0x7f8b5a00bd00, L_0x7f8b5a00a950, C4<1>, C4<1>;
L_0x7f8b5a00aab0 .functor AND 1, L_0x7f8b5a00c9f0, L_0x7f8b5a00c560, C4<1>, C4<1>;
L_0x7f8b5a00ab80 .functor OR 1, L_0x7f8b5a00a9c0, L_0x7f8b5a00aab0, C4<0>, C4<0>;
v0x7f8b5a000470_0 .net "a", 0 0, L_0x7f8b5a00bd00;  1 drivers
v0x7f8b5a000520_0 .net "b", 0 0, L_0x7f8b5a00c560;  1 drivers
v0x7f8b5a0005c0_0 .net "c", 0 0, L_0x7f8b5a00c9f0;  alias, 1 drivers
v0x7f8b5a0006f0_0 .net "lower", 0 0, L_0x7f8b5a00aab0;  1 drivers
v0x7f8b5a000780_0 .net "notC", 0 0, L_0x7f8b5a00a950;  1 drivers
v0x7f8b5a000860_0 .net "upper", 0 0, L_0x7f8b5a00a9c0;  1 drivers
v0x7f8b5a000900_0 .net "z", 0 0, L_0x7f8b5a00ab80;  1 drivers
S_0x7f8b5a0009e0 .scope module, "mine[5]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f1c1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a00ac90 .functor NOT 1, L_0x7f8b5a00c9f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a00ad00 .functor AND 1, L_0x7f8b5a00bde0, L_0x7f8b5a00ac90, C4<1>, C4<1>;
L_0x7f8b5a00adf0 .functor AND 1, L_0x7f8b5a00c9f0, L_0x7f8b5a00c640, C4<1>, C4<1>;
L_0x7f8b5a00aec0 .functor OR 1, L_0x7f8b5a00ad00, L_0x7f8b5a00adf0, C4<0>, C4<0>;
v0x7f8b5a000c00_0 .net "a", 0 0, L_0x7f8b5a00bde0;  1 drivers
v0x7f8b5a000cb0_0 .net "b", 0 0, L_0x7f8b5a00c640;  1 drivers
v0x7f8b5a000d50_0 .net "c", 0 0, L_0x7f8b5a00c9f0;  alias, 1 drivers
v0x7f8b5a000e00_0 .net "lower", 0 0, L_0x7f8b5a00adf0;  1 drivers
v0x7f8b5a000e90_0 .net "notC", 0 0, L_0x7f8b5a00ac90;  1 drivers
v0x7f8b5a000f70_0 .net "upper", 0 0, L_0x7f8b5a00ad00;  1 drivers
v0x7f8b5a001010_0 .net "z", 0 0, L_0x7f8b5a00aec0;  1 drivers
S_0x7f8b5a0010f0 .scope module, "mine[6]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f1c1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a00afd0 .functor NOT 1, L_0x7f8b5a00c9f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a00b040 .functor AND 1, L_0x7f8b5a00c000, L_0x7f8b5a00afd0, C4<1>, C4<1>;
L_0x7f8b5a00b130 .functor AND 1, L_0x7f8b5a00c9f0, L_0x7f8b5a00c7e0, C4<1>, C4<1>;
L_0x7f8b5a00b200 .functor OR 1, L_0x7f8b5a00b040, L_0x7f8b5a00b130, C4<0>, C4<0>;
v0x7f8b5a001310_0 .net "a", 0 0, L_0x7f8b5a00c000;  1 drivers
v0x7f8b5a0013c0_0 .net "b", 0 0, L_0x7f8b5a00c7e0;  1 drivers
v0x7f8b5a001460_0 .net "c", 0 0, L_0x7f8b5a00c9f0;  alias, 1 drivers
v0x7f8b5a001510_0 .net "lower", 0 0, L_0x7f8b5a00b130;  1 drivers
v0x7f8b5a0015a0_0 .net "notC", 0 0, L_0x7f8b5a00afd0;  1 drivers
v0x7f8b5a001680_0 .net "upper", 0 0, L_0x7f8b5a00b040;  1 drivers
v0x7f8b5a001720_0 .net "z", 0 0, L_0x7f8b5a00b200;  1 drivers
S_0x7f8b5a001800 .scope module, "mine[7]" "yMux1" 4 6, 5 1 0, S_0x7f8b58f1c1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a00b310 .functor NOT 1, L_0x7f8b5a00c9f0, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a00b380 .functor AND 1, L_0x7f8b5a00c0a0, L_0x7f8b5a00b310, C4<1>, C4<1>;
L_0x7f8b5a00b470 .functor AND 1, L_0x7f8b5a00c9f0, L_0x7f8b5a00c8c0, C4<1>, C4<1>;
L_0x7f8b5a00b540 .functor OR 1, L_0x7f8b5a00b380, L_0x7f8b5a00b470, C4<0>, C4<0>;
v0x7f8b5a001a20_0 .net "a", 0 0, L_0x7f8b5a00c0a0;  1 drivers
v0x7f8b5a001ad0_0 .net "b", 0 0, L_0x7f8b5a00c8c0;  1 drivers
v0x7f8b5a001b70_0 .net "c", 0 0, L_0x7f8b5a00c9f0;  alias, 1 drivers
v0x7f8b5a001c20_0 .net "lower", 0 0, L_0x7f8b5a00b470;  1 drivers
v0x7f8b5a001cb0_0 .net "notC", 0 0, L_0x7f8b5a00b310;  1 drivers
v0x7f8b5a001d90_0 .net "upper", 0 0, L_0x7f8b5a00b380;  1 drivers
v0x7f8b5a001e30_0 .net "z", 0 0, L_0x7f8b5a00b540;  1 drivers
S_0x7f8b5a002320 .scope module, "lo" "yMux" 3 7, 4 1 0, S_0x7f8b58f08210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "z"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 1 "c"
P_0x7f8b5a0024f0 .param/l "SIZE" 0 4 2, +C4<00000000000000000000000000001000>;
v0x7f8b5a005ef0_0 .net "a", 7 0, v0x7f8b5a006900_0;  alias, 1 drivers
v0x7f8b5a005fb0_0 .net "b", 7 0, v0x7f8b5a0069f0_0;  alias, 1 drivers
v0x7f8b5a006050_0 .net "c", 0 0, L_0x7f8b5a009d90;  1 drivers
v0x7f8b5a006200_0 .net "z", 7 0, L_0x7f8b5a0089c0;  alias, 1 drivers
LS_0x7f8b5a0089c0_0_0 .concat [ 1 1 1 1], L_0x7f8b5a0070c0, L_0x7f8b5a007400, L_0x7f8b5a007740, L_0x7f8b5a006140;
LS_0x7f8b5a0089c0_0_4 .concat [ 1 1 1 1], L_0x7f8b5a007ef0, L_0x7f8b5a008230, L_0x7f8b5a008570, L_0x7f8b5a0088b0;
L_0x7f8b5a0089c0 .concat [ 4 4 0 0], LS_0x7f8b5a0089c0_0_0, LS_0x7f8b5a0089c0_0_4;
L_0x7f8b5a008cb0 .part v0x7f8b5a006900_0, 0, 1;
L_0x7f8b5a008d90 .part v0x7f8b5a006900_0, 1, 1;
L_0x7f8b5a008ef0 .part v0x7f8b5a006900_0, 2, 1;
L_0x7f8b5a008f90 .part v0x7f8b5a006900_0, 3, 1;
L_0x7f8b5a0090a0 .part v0x7f8b5a006900_0, 4, 1;
L_0x7f8b5a009180 .part v0x7f8b5a006900_0, 5, 1;
L_0x7f8b5a0093a0 .part v0x7f8b5a006900_0, 6, 1;
L_0x7f8b5a009440 .part v0x7f8b5a006900_0, 7, 1;
L_0x7f8b5a009530 .part v0x7f8b5a0069f0_0, 0, 1;
L_0x7f8b5a0095d0 .part v0x7f8b5a0069f0_0, 1, 1;
L_0x7f8b5a009750 .part v0x7f8b5a0069f0_0, 2, 1;
L_0x7f8b5a0097f0 .part v0x7f8b5a0069f0_0, 3, 1;
L_0x7f8b5a009900 .part v0x7f8b5a0069f0_0, 4, 1;
L_0x7f8b5a0099e0 .part v0x7f8b5a0069f0_0, 5, 1;
L_0x7f8b5a009b80 .part v0x7f8b5a0069f0_0, 6, 1;
L_0x7f8b5a009c60 .part v0x7f8b5a0069f0_0, 7, 1;
S_0x7f8b5a002610 .scope module, "mine[0]" "yMux1" 4 6, 5 1 0, S_0x7f8b5a002320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a006e90 .functor NOT 1, L_0x7f8b5a009d90, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a006f00 .functor AND 1, L_0x7f8b5a008cb0, L_0x7f8b5a006e90, C4<1>, C4<1>;
L_0x7f8b5a006ff0 .functor AND 1, L_0x7f8b5a009d90, L_0x7f8b5a009530, C4<1>, C4<1>;
L_0x7f8b5a0070c0 .functor OR 1, L_0x7f8b5a006f00, L_0x7f8b5a006ff0, C4<0>, C4<0>;
v0x7f8b5a002860_0 .net "a", 0 0, L_0x7f8b5a008cb0;  1 drivers
v0x7f8b5a002910_0 .net "b", 0 0, L_0x7f8b5a009530;  1 drivers
v0x7f8b5a0029b0_0 .net "c", 0 0, L_0x7f8b5a009d90;  alias, 1 drivers
v0x7f8b5a002a40_0 .net "lower", 0 0, L_0x7f8b5a006ff0;  1 drivers
v0x7f8b5a002ad0_0 .net "notC", 0 0, L_0x7f8b5a006e90;  1 drivers
v0x7f8b5a002b60_0 .net "upper", 0 0, L_0x7f8b5a006f00;  1 drivers
v0x7f8b5a002c00_0 .net "z", 0 0, L_0x7f8b5a0070c0;  1 drivers
S_0x7f8b5a002ce0 .scope module, "mine[1]" "yMux1" 4 6, 5 1 0, S_0x7f8b5a002320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a0071d0 .functor NOT 1, L_0x7f8b5a009d90, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a007240 .functor AND 1, L_0x7f8b5a008d90, L_0x7f8b5a0071d0, C4<1>, C4<1>;
L_0x7f8b5a007330 .functor AND 1, L_0x7f8b5a009d90, L_0x7f8b5a0095d0, C4<1>, C4<1>;
L_0x7f8b5a007400 .functor OR 1, L_0x7f8b5a007240, L_0x7f8b5a007330, C4<0>, C4<0>;
v0x7f8b5a002f10_0 .net "a", 0 0, L_0x7f8b5a008d90;  1 drivers
v0x7f8b5a002fb0_0 .net "b", 0 0, L_0x7f8b5a0095d0;  1 drivers
v0x7f8b5a003050_0 .net "c", 0 0, L_0x7f8b5a009d90;  alias, 1 drivers
v0x7f8b5a003120_0 .net "lower", 0 0, L_0x7f8b5a007330;  1 drivers
v0x7f8b5a0031b0_0 .net "notC", 0 0, L_0x7f8b5a0071d0;  1 drivers
v0x7f8b5a003280_0 .net "upper", 0 0, L_0x7f8b5a007240;  1 drivers
v0x7f8b5a003320_0 .net "z", 0 0, L_0x7f8b5a007400;  1 drivers
S_0x7f8b5a003400 .scope module, "mine[2]" "yMux1" 4 6, 5 1 0, S_0x7f8b5a002320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a007530 .functor NOT 1, L_0x7f8b5a009d90, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a0075a0 .functor AND 1, L_0x7f8b5a008ef0, L_0x7f8b5a007530, C4<1>, C4<1>;
L_0x7f8b5a007690 .functor AND 1, L_0x7f8b5a009d90, L_0x7f8b5a009750, C4<1>, C4<1>;
L_0x7f8b5a007740 .functor OR 1, L_0x7f8b5a0075a0, L_0x7f8b5a007690, C4<0>, C4<0>;
v0x7f8b5a003640_0 .net "a", 0 0, L_0x7f8b5a008ef0;  1 drivers
v0x7f8b5a0036e0_0 .net "b", 0 0, L_0x7f8b5a009750;  1 drivers
v0x7f8b5a003780_0 .net "c", 0 0, L_0x7f8b5a009d90;  alias, 1 drivers
v0x7f8b5a003870_0 .net "lower", 0 0, L_0x7f8b5a007690;  1 drivers
v0x7f8b5a003900_0 .net "notC", 0 0, L_0x7f8b5a007530;  1 drivers
v0x7f8b5a0039d0_0 .net "upper", 0 0, L_0x7f8b5a0075a0;  1 drivers
v0x7f8b5a003a60_0 .net "z", 0 0, L_0x7f8b5a007740;  1 drivers
S_0x7f8b5a003b40 .scope module, "mine[3]" "yMux1" 4 6, 5 1 0, S_0x7f8b5a002320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a007870 .functor NOT 1, L_0x7f8b5a009d90, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a0078e0 .functor AND 1, L_0x7f8b5a008f90, L_0x7f8b5a007870, C4<1>, C4<1>;
L_0x7f8b5a0079d0 .functor AND 1, L_0x7f8b5a009d90, L_0x7f8b5a0097f0, C4<1>, C4<1>;
L_0x7f8b5a006140 .functor OR 1, L_0x7f8b5a0078e0, L_0x7f8b5a0079d0, C4<0>, C4<0>;
v0x7f8b5a003d60_0 .net "a", 0 0, L_0x7f8b5a008f90;  1 drivers
v0x7f8b5a003e10_0 .net "b", 0 0, L_0x7f8b5a0097f0;  1 drivers
v0x7f8b5a003eb0_0 .net "c", 0 0, L_0x7f8b5a009d90;  alias, 1 drivers
v0x7f8b5a003f60_0 .net "lower", 0 0, L_0x7f8b5a0079d0;  1 drivers
v0x7f8b5a003ff0_0 .net "notC", 0 0, L_0x7f8b5a007870;  1 drivers
v0x7f8b5a0040d0_0 .net "upper", 0 0, L_0x7f8b5a0078e0;  1 drivers
v0x7f8b5a004170_0 .net "z", 0 0, L_0x7f8b5a006140;  1 drivers
S_0x7f8b5a004250 .scope module, "mine[4]" "yMux1" 4 6, 5 1 0, S_0x7f8b5a002320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a007ce0 .functor NOT 1, L_0x7f8b5a009d90, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a007d50 .functor AND 1, L_0x7f8b5a0090a0, L_0x7f8b5a007ce0, C4<1>, C4<1>;
L_0x7f8b5a007e20 .functor AND 1, L_0x7f8b5a009d90, L_0x7f8b5a009900, C4<1>, C4<1>;
L_0x7f8b5a007ef0 .functor OR 1, L_0x7f8b5a007d50, L_0x7f8b5a007e20, C4<0>, C4<0>;
v0x7f8b5a0044b0_0 .net "a", 0 0, L_0x7f8b5a0090a0;  1 drivers
v0x7f8b5a004540_0 .net "b", 0 0, L_0x7f8b5a009900;  1 drivers
v0x7f8b5a0045e0_0 .net "c", 0 0, L_0x7f8b5a009d90;  alias, 1 drivers
v0x7f8b5a004710_0 .net "lower", 0 0, L_0x7f8b5a007e20;  1 drivers
v0x7f8b5a0047a0_0 .net "notC", 0 0, L_0x7f8b5a007ce0;  1 drivers
v0x7f8b5a004840_0 .net "upper", 0 0, L_0x7f8b5a007d50;  1 drivers
v0x7f8b5a0048e0_0 .net "z", 0 0, L_0x7f8b5a007ef0;  1 drivers
S_0x7f8b5a0049c0 .scope module, "mine[5]" "yMux1" 4 6, 5 1 0, S_0x7f8b5a002320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a008000 .functor NOT 1, L_0x7f8b5a009d90, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a008070 .functor AND 1, L_0x7f8b5a009180, L_0x7f8b5a008000, C4<1>, C4<1>;
L_0x7f8b5a008160 .functor AND 1, L_0x7f8b5a009d90, L_0x7f8b5a0099e0, C4<1>, C4<1>;
L_0x7f8b5a008230 .functor OR 1, L_0x7f8b5a008070, L_0x7f8b5a008160, C4<0>, C4<0>;
v0x7f8b5a004be0_0 .net "a", 0 0, L_0x7f8b5a009180;  1 drivers
v0x7f8b5a004c90_0 .net "b", 0 0, L_0x7f8b5a0099e0;  1 drivers
v0x7f8b5a004d30_0 .net "c", 0 0, L_0x7f8b5a009d90;  alias, 1 drivers
v0x7f8b5a004de0_0 .net "lower", 0 0, L_0x7f8b5a008160;  1 drivers
v0x7f8b5a004e70_0 .net "notC", 0 0, L_0x7f8b5a008000;  1 drivers
v0x7f8b5a004f50_0 .net "upper", 0 0, L_0x7f8b5a008070;  1 drivers
v0x7f8b5a004ff0_0 .net "z", 0 0, L_0x7f8b5a008230;  1 drivers
S_0x7f8b5a0050d0 .scope module, "mine[6]" "yMux1" 4 6, 5 1 0, S_0x7f8b5a002320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a008340 .functor NOT 1, L_0x7f8b5a009d90, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a0083b0 .functor AND 1, L_0x7f8b5a0093a0, L_0x7f8b5a008340, C4<1>, C4<1>;
L_0x7f8b5a0084a0 .functor AND 1, L_0x7f8b5a009d90, L_0x7f8b5a009b80, C4<1>, C4<1>;
L_0x7f8b5a008570 .functor OR 1, L_0x7f8b5a0083b0, L_0x7f8b5a0084a0, C4<0>, C4<0>;
v0x7f8b5a0052f0_0 .net "a", 0 0, L_0x7f8b5a0093a0;  1 drivers
v0x7f8b5a0053a0_0 .net "b", 0 0, L_0x7f8b5a009b80;  1 drivers
v0x7f8b5a005440_0 .net "c", 0 0, L_0x7f8b5a009d90;  alias, 1 drivers
v0x7f8b5a0054f0_0 .net "lower", 0 0, L_0x7f8b5a0084a0;  1 drivers
v0x7f8b5a005580_0 .net "notC", 0 0, L_0x7f8b5a008340;  1 drivers
v0x7f8b5a005660_0 .net "upper", 0 0, L_0x7f8b5a0083b0;  1 drivers
v0x7f8b5a005700_0 .net "z", 0 0, L_0x7f8b5a008570;  1 drivers
S_0x7f8b5a0057e0 .scope module, "mine[7]" "yMux1" 4 6, 5 1 0, S_0x7f8b5a002320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "z"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
L_0x7f8b5a008680 .functor NOT 1, L_0x7f8b5a009d90, C4<0>, C4<0>, C4<0>;
L_0x7f8b5a0086f0 .functor AND 1, L_0x7f8b5a009440, L_0x7f8b5a008680, C4<1>, C4<1>;
L_0x7f8b5a0087e0 .functor AND 1, L_0x7f8b5a009d90, L_0x7f8b5a009c60, C4<1>, C4<1>;
L_0x7f8b5a0088b0 .functor OR 1, L_0x7f8b5a0086f0, L_0x7f8b5a0087e0, C4<0>, C4<0>;
v0x7f8b5a005a00_0 .net "a", 0 0, L_0x7f8b5a009440;  1 drivers
v0x7f8b5a005ab0_0 .net "b", 0 0, L_0x7f8b5a009c60;  1 drivers
v0x7f8b5a005b50_0 .net "c", 0 0, L_0x7f8b5a009d90;  alias, 1 drivers
v0x7f8b5a005c00_0 .net "lower", 0 0, L_0x7f8b5a0087e0;  1 drivers
v0x7f8b5a005c90_0 .net "notC", 0 0, L_0x7f8b5a008680;  1 drivers
v0x7f8b5a005d70_0 .net "upper", 0 0, L_0x7f8b5a0086f0;  1 drivers
v0x7f8b5a005e10_0 .net "z", 0 0, L_0x7f8b5a0088b0;  1 drivers
    .scope S_0x7f8b58f080b0;
T_0 ;
    %vpi_func 2 11 "$value$plusargs" 32, "a=%b", v0x7f8b5a006900_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x7f8b5a006d30_0, 0, 8;
    %vpi_func 2 12 "$value$plusargs" 32, "b=%b", v0x7f8b5a0069f0_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x7f8b5a006d30_0, 0, 8;
    %vpi_func 2 13 "$value$plusargs" 32, "c=%b", v0x7f8b5a006ac0_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x7f8b5a006d30_0, 0, 8;
    %vpi_func 2 14 "$value$plusargs" 32, "d=%b", v0x7f8b5a006b50_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x7f8b5a006d30_0, 0, 8;
    %vpi_func 2 15 "$value$plusargs" 32, "e=%b", v0x7f8b5a006c20_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x7f8b5a006d30_0, 0, 8;
    %delay 1, 0;
    %vpi_call 2 17 "$display", "a= %b b= %b c= %b d=%b e=%b z= %b", v0x7f8b5a006900_0, v0x7f8b5a0069f0_0, v0x7f8b5a006b50_0, v0x7f8b5a006c20_0, v0x7f8b5a006ac0_0, v0x7f8b5a006dc0_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "LabL4.v";
    "yMux4to1.v";
    "yMux.v";
    "yMux1.v";
