-- Copyright (C) 2021  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=8;
DEPTH=256;

ADDRESS_RADIX=UNS;
DATA_RADIX=BINARY;

CONTENT BEGIN
    0 : 10010000;  -- IN A
    1 : 10010001;  -- IN B
    2 : 00001101;  -- ADD B, 5
    3 : 00000101;  -- 
    4 : 00010100;  --  SUB A, B
    5 : 00000001;  -- ADD A, B
    6 : 00000101;  -- ADD B, B
    7 : 00001100;  -- ADD A, 3
    8 : 00000011;  -- 
    9 : 00000000;  -- ADD A, A
	10 : 10010000; -- IN A
	11 : 00010001; -- SUB B, A
	12 : 00100001; -- AND A, B
	13 : 00110001; -- OR A, B
	14 : 01000001; -- NOT??
	15 : 10010001; -- IN B
	16: 01010001; -- CMP A, B
    17 : 11110000;  -- WAIT
    [18..255] : 11110000;  -- Preenche os endere√ßos restantes com wait
END;
