//
// Copyright (C) [2020] Futurewei Technologies, Inc.
//
// FORCE-RISCV is licensed under the Apache License, Version 2.0 (the "License");
//  you may not use this file except in compliance with the License.
//  You may obtain a copy of the License at
//
//  http://www.apache.org/licenses/LICENSE-2.0
//
// THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
// FIT FOR A PARTICULAR PURPOSE.
// See the License for the specific language governing permissions and
// limitations under the License.
//
#include <GenExceptionAgentRISCV.h>
#include <GenRequest.h>
#include <StringUtils.h>
#include <Random.h>
#include <Generator.h>
#include <Register.h>
#include <VmManager.h>
#include <VmMapper.h>
#include <VmInfo.h>
#include <DataStation.h>
#include <PeStateUpdate.h>
#include <DataBlock.h>
#include <RegisterReload.h>
#include <Enums.h>
#include ARCH_ENUM_HEADER
#include <UtilityFunctionsRISCV.h>
#include <ExceptionManager.h>
#include <SwitchPrivilegeSolverRISCV.h>
#include <PageRequestRegulator.h>
#include <AddressTable.h>
#include <AddressTableManager.h>
#include <Choices.h>
#include <ChoicesModerator.h>
//#include <ExceptionContextRISCV.h> TODO implement
#include <Log.h>

#include <memory>
#include <sstream>

using namespace std;

/*!
  \file GenExceptionAgentRISCV.cc
  \brief Code handling exception related requests.
*/

namespace Force {

  GenExceptionAgentRISCV::GenExceptionAgentRISCV()
    : GenExceptionAgent(), mArgRegIndices(), mFastMode(false), mAddrTableEC()
  { }

  GenExceptionAgentRISCV::GenExceptionAgentRISCV(const GenExceptionAgentRISCV& rOther)
    : GenExceptionAgent(rOther), mArgRegIndices(), mFastMode(false), mAddrTableEC()
  { }

  Object* GenExceptionAgentRISCV::Clone() const
  {
    return new GenExceptionAgentRISCV(*this);
  }

  bool GenExceptionAgentRISCV::IsExceptionReturn(const GenExceptionRequest* pExceptReq) const
  {
    auto except_req = mpExceptionRequest->CastInstance<GenHandleException>();
    if (except_req->Id() == 0x4e)
    {
      return true;
    }
    return false;
  }

  bool GenExceptionAgentRISCV::IsLowPower(const GenExceptionRequest* pExceptReq) const
  {
    /*auto except_req = mpExceptionRequest->CastInstance<GenHandleException>();
    if (except_req->Id() == 0x4d) {
      return true;
    }*/
    return false;
  }

  bool GenExceptionAgentRISCV::IsSimExit(const GenExceptionRequest* pExceptReq) const
  {
    /*auto except_req = mpExceptionRequest->CastInstance<GenHandleException>();
    if (except_req->Id() == 0x4c) {
      return true;
    }*/
    return false;
  }

  bool GenExceptionAgentRISCV::IsFastMode() const
  {
    return mFastMode;
  }

  void GenExceptionAgentRISCV::SystemCall()
  {
    auto system_call_req = mpExceptionRequest->CastInstance<GenSystemCall>();

    map<string, string> call_params = system_call_req->SystemCallParams();
    auto iter = call_params.find("Function");
    if (iter == call_params.end())
    {
      // shouldn't happen since front-end has to provide a function name first
      LOG(fail) << "{GenExceptionAgentRISCV::SystemCall} system call function not provided " << endl;
      FAIL("empty-systemcall-request-type");
    }

    string function = iter->second;
    call_params.erase(iter); // remove the "Function" key, not needed pass this point

    if (function == "SwitchPrivilegeLevel")
    {
      map<string, uint64> results;
      SwitchPrivilege(call_params, results);
      system_call_req->SetResults(results);
    }
    else
    {
      LOG(fail) << "{GenExceptionAgentRISCV::SystemCall} unsupported function: " << function << endl;
      FAIL("unsupported-systemcall-request-type");
    }

  }

  /*int GenExceptionAgentRISCV::IllegalReturn(const map<string, string>& parmas_dict, map<string, uint64>& results)
  {
  }*/

  void GenExceptionAgentRISCV::ParseHandlerArgumentRegisters(const map<string, string>& rParams)
  {
    mArgRegIndices.clear();

    auto itr = rParams.find("DataBlockAddrRegIndex");
    if (itr != rParams.end()) {
      uint32 reg_index = parse_uint32(itr->second);
      mArgRegIndices.push_back(reg_index);

      LOG(notice) << "{GenExceptionAgentRISCV::ParseHandlerArgumentRegisters} adding handler argument register x" << reg_index << endl;
    }
    else {
      LOG(fail) << "The front-end exception system didn't allocate a register for passing the datablock address" << endl;
      FAIL("no-argument-register");
    }

    itr = rParams.find("ActionCodeRegIndex");
    if (itr != rParams.end()) {
      uint32 reg_index = parse_uint32(itr->second);
      mArgRegIndices.push_back(reg_index);

      LOG(notice) << "{GenExceptionAgentRISCV::ParseHandlerArgumentRegisters} adding handler argument register x" << reg_index << endl;
    }
    else {
      LOG(fail) << "The front-end exception system didn't allocate a register for passing the action code" << endl;
      FAIL("no-argument-register");
    }
  }

  void GenExceptionAgentRISCV::SwitchPrivilege(const map<string, string>& params_dict, map<string, uint64>& results)
  {
    SwitchPrivilegeSolver switch_priv_solver(mpGenerator);
    const SwitchPrivilegeResultInfo& switch_priv_info = switch_priv_solver.Solve(params_dict);

    results["RetCode"] = switch_priv_info.mSuccess ? 0 : 1;
    if (not switch_priv_info.mSuccess) {
      return;
    }

    results["DataBlockAddr"] = BuildDataBlock(switch_priv_info, switch_priv_solver.GetVmReloadRegisters());

    results["InstrSeqCode"] = switch_priv_info.mInstrSeqCode;
    results["PrivilegeLevel"] = switch_priv_info.mTargetPrivLevel;
    results["TargetAddr"] = switch_priv_info.mTargetAddr;
    results["IntermediateRetAddr"] = switch_priv_info.mIntermediateRetAddr;
    results["RecordId"] = BuildRequests(switch_priv_info.mTargetPrivLevel, switch_priv_info.mTargetAddr);

    results["DataBlockAddrRegIndex"] = mArgRegIndices[0];
    results["ActionCodeRegIndex"] = mArgRegIndices[1];
  }

  uint64 GenExceptionAgentRISCV::BuildRequests(uint32 targetPrivLevel, uint64 targetAddr)
  {
    auto peState = new PeStateUpdate();
    if (mpGenerator->HasISS() == false) {
      peState->UpdateState("PrivilegeLevel", "Set", targetPrivLevel);
      string status_name = (targetPrivLevel == 3) ? "mstatus" : "sstatus";
      string pp_field_name = (targetPrivLevel == 3) ? "MPP" : "SPP";
      peState->UpdateRegisterField(status_name, pp_field_name, targetPrivLevel);

      if(not mpGenerator->InSpeculative()){
        peState->UpdateState("PC", "Set", targetAddr);
      }
    }

    return DataStation::Instance()->Add(peState);
  }

  uint64 GenExceptionAgentRISCV::BuildDataBlock(const SwitchPrivilegeResultInfo& result, const map<string, uint64>& sysRegReloads)
  {
    uint64 satp_val = 0;
    auto satp_itr = sysRegReloads.find("satp");
    if (satp_itr != sysRegReloads.end()) {
      satp_val = satp_itr->second;

      LOG(notice) << "{GenExceptionAgentRISCV::BuildDataBlock} satp: 0x" << hex << satp_val << endl;
    }
    else {
      LOG(fail) << "{GenExceptionAgentRISCV::BuildDataBlock} No reload value provided for satp" << endl;
      FAIL("no-reload-value");
    }

    uint64 action_code_reg_val = 0;
    string action_code_reg_name = "x" + to_string(mArgRegIndices[1]);
    mpGenerator->RandomInitializeRegister(action_code_reg_name, "");
    mpGenerator->ReadRegister(action_code_reg_name, "", action_code_reg_val);

    uint64 data_block_addr_reg_val = 0;
    string data_block_addr_reg_name = "x" + to_string(mArgRegIndices[0]);
    mpGenerator->RandomInitializeRegister(data_block_addr_reg_name, "");
    mpGenerator->ReadRegister(data_block_addr_reg_name, "", data_block_addr_reg_val);

    DataBlock dataBlock(8);
    uint64 big_endian = mpGenerator->IsDataBigEndian();
    if (result.mInstrSeqCode == 3) {
      dataBlock.AddUnit(result.mIntermediateRetAddr, 8, big_endian);
    }

    dataBlock.AddUnit(result.mStatusVal, 8, big_endian);
    dataBlock.AddUnit(result.mTargetAddr, 8, big_endian);
    dataBlock.AddUnit(satp_val, 8, big_endian);
    dataBlock.AddUnit(action_code_reg_val, 8, big_endian);
    dataBlock.AddUnit(data_block_addr_reg_val, 8, big_endian);

    auto addr_table_man = mpGenerator->GetAddressTableManager();
    uint32 sys_table_mem_bank = 0;
    auto table_ptr = addr_table_man->GetAddressTable(sys_table_mem_bank);
    dataBlock.AddUnit(table_ptr->GetCurrentAddress()+8, (uint64)8, big_endian);

    VmManager* vm_manager = mpGenerator->GetVmManager();
    unique_ptr<VmInfo> vm_info(vm_manager->VmInfoInstance());
    vm_info->SetPrivilegeLevel(result.mDataBlockPrivLevel);
    vm_info->GetOtherStates(*mpGenerator);

    LOG(debug) << "{GenExceptionAgentRISCV::BuildDataBlock} target VM info: " << vm_info->ToString() << endl;

    VmMapper* target_mapper = vm_manager->GetVmMapper(*vm_info);
    target_mapper->Initialize();

    unique_ptr<GenPageRequest> page_req(mpGenerator->GenPageRequestInstance(false, EMemAccessType::Read));
    page_req->SetPrivilegeLevel(EPrivilegeLevelType(result.mDataBlockPrivLevel));
    page_req->SetGenBoolAttribute(EPageGenBoolAttrType::NoDataPageFault, true);
    if (result.mInstrSeqCode != 2) {
      // Transitioning to data block privilege level via ECALL exception
      page_req->SetGenBoolAttribute(EPageGenBoolAttrType::ViaException, true);
    }

    const PageRequestRegulator* page_req_regulator = mpGenerator->GetPageRequestRegulator();
    page_req_regulator->RegulateLoadStorePageRequest(target_mapper, nullptr, page_req.get());

    LOG(debug) << "{GenExceptionAgentRISCV::BuildDataBlock} current privilege level = " << dec << mpGenerator->PrivilegeLevel() << ", data block privilege level = " << result.mDataBlockPrivLevel << endl;

    uint64 data_block_address = dataBlock.Allocate(mpGenerator, target_mapper, page_req.get());

    return data_block_address;
  }

  void GenExceptionAgentRISCV::UpdateArchHandlerInfo()
  {
    auto update_req = mpExceptionRequest->CastInstance<GenUpdateHandlerInfo>();

    const map<string, string> handler_params = update_req->UpdaterHandlerParams();
    auto iter = handler_params.find("Function");
    if (iter == handler_params.end()) {
      // shouldn't happen since front-end has to provide a function name first
      LOG(fail) << "{GenExceptionAgentRISCV::UpdateHandlerInfo} function not provided " << endl;
      FAIL("empty-updatehandlerinfo-request-type");
    }

    string function = iter->second;

    if (function == "ExceptionRegisters") {
      LOG(notice) << "{GenExceptionAgentRISCV::UpdateHandlerInfo} given exception registers" << endl;

      ParseHandlerArgumentRegisters(handler_params);
    }
    else if (function == "FastMode") {
      string fast_mode = handler_params.find("is_fast_mode")->second;
      (fast_mode != "0") ? mFastMode = true : mFastMode = false;
      LOG(notice) << "{GenExceptionAgentRISCV::UpdateHandlerInfo} is_fast_mode=" << fast_mode << " mFastMode=" << mFastMode << endl;
      //setup default recovery exceptions for fast/comprehensive modes
      /*if (mFastMode) {
      }
      else {
      */
        mAddrTableEC.insert(uint64(EExceptionClassType::InstrAccessFault));
        mAddrTableEC.insert(uint64(EExceptionClassType::LoadAccessFault));
        mAddrTableEC.insert(uint64(EExceptionClassType::StoreAmoAccessFault));
        mAddrTableEC.insert(uint64(EExceptionClassType::InstrPageFault));
        mAddrTableEC.insert(uint64(EExceptionClassType::LoadPageFault));
        mAddrTableEC.insert(uint64(EExceptionClassType::StoreAmoPageFault));
      //}
    }
    else if (function == "AddrTableEC") {
      mAddrTableEC.insert(parse_uint64(handler_params.find("EC")->second));
      LOG(notice) << "{GenExceptionAgent::UpdateHandlerInfo} adding EC for addr table EC=0x" << hex << parse_uint64(handler_params.find("EC")->second) << endl;
      LOG(warn) << "{GenExceptionAgentRISCV::UpdateHandlerInfo} no addr table EC's supported yet" << endl;
    }
    else {
      LOG(fail) << "{GenExceptionAgentRISCV::UpdateHandlerInfo} unsupported function: " << function << endl;
      FAIL("unsupported-updatehandlerinfo-request-type");
    }
  }

  bool GenExceptionAgentRISCV::AllowExceptionInException(const GenHandleException* except_req, string& rErrInfo) const
  {
    EExceptionClassType ec_type = EExceptionClassType(except_req->Id());
    /* Allow only certain types of exceptions to be taken while in another exception */
    switch (ec_type) {
    default:
      DiagnoseExceptionDefault(ec_type, rErrInfo);
      return false;
    }

    return false;
  }

  bool GenExceptionAgentRISCV::NeedRecoveryAddress() const
  {
    bool recovery_exception = false;
    bool need_check_ec = false;
    uint64 ec_val = -1ull;
    cuint32 priv_level = mpGenerator->PrivilegeLevel();
    const RegisterFile* reg_file = mpGenerator->GetRegisterFile();

    if (priv_level == cuint32(EPrivilegeLevelType::S))
    {
      //We are in supervisor mode (0b01) so we look to the scause register for the EC value.
      Register* scause_reg = reg_file->RegisterLookup("scause");
      if (not scause_reg->IsInitialized()) {
        LOG(warn) << "{GenExceptionAgentRISCV::NeedRecoveryAddress} function is called but scause was not initialized." << endl;
        LOG(notice) << "{GenExceptionAgentRISCV::NeedRecoveryAddress} function is called but scause was not initialized." << endl;
	mpGenerator->RandomInitializeRegister("scause","");
      }

      //Is the interrupt bit enabled? If so we don't need a recovery address
      uint64 interrupt_bit = scause_reg->RegisterFieldLookup("INTERRUPT")->FieldValue();
      if (interrupt_bit == uint64(1u))
      {
        recovery_exception = false;
	need_check_ec = false;
      }
      else
      {
        //This is not an interrupt. Determine EC.
        ec_val = scause_reg->RegisterFieldLookup("EXCEPTION CODE_VAR")->FieldValue();
        LOG(notice) << "{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for scause: " << ec_val  << endl;
	need_check_ec = true;
      }
    }
    else if (priv_level == cuint32(EPrivilegeLevelType::M))
    {
      //We are in machine mode (0b11) so we look to the mcause register for the EC value.
      Register* mcause_reg = reg_file->RegisterLookup("mcause");
      if (not mcause_reg->IsInitialized()) {
        LOG(warn) << "{GenExceptionAgentRISCV::NeedRecoveryAddress} function is called but mcause was not initialized." << endl;
        LOG(notice) << "{GenExceptionAgentRISCV::NeedRecoveryAddress} function is called but mcause was not initialized." << endl;
	mpGenerator->RandomInitializeRegister("mcause","");
      }

      //Is the interrupt bit enabled? If so we don't need a recovery address
      uint64 interrupt_bit = mcause_reg->RegisterFieldLookup("INTERRUPT")->FieldValue();
      if (interrupt_bit == uint64(1u))
      {
        recovery_exception = false;
	need_check_ec = false;
      }
      else
      {
        //This is not an interrupt. Determine EC.
        ec_val = mcause_reg->RegisterFieldLookup("EXCEPTION CODE_VAR")->FieldValue();
	need_check_ec = true;
        LOG(notice) << "{GenExceptionAgentRISCV::NeedRecoveryAddress} found ec value for mcause: " << ec_val  << endl;
      }
    }
    else
    {
      //We could be in user mode, a reserved mode or hypervisor mode. Exceptions from these modes are not supported currently.
      LOG(warn) << "{GenExceptionAgentRISCV::NeedRecoveryAddress} Current Privilege Level is not Supervisor nor is it Machine. User, Reserved or Hypervisor exceptions not supported. Returning false." << endl;

      recovery_exception = false;
      need_check_ec = false;
    }

    if(need_check_ec)
    {
      //EExceptionClassType enum values should match the ISA ECs.
      auto find_iter = mAddrTableEC.find(ec_val);
      if (find_iter != mAddrTableEC.end())
      {
        recovery_exception = true;
      }
      else
      {
        recovery_exception = false;
      }
    }

    LOG(notice) << "{GenExceptionAgentRISCV::NeedRecoveryAddress} recovery_exception set to: " << recovery_exception << endl;
    return recovery_exception;
  }

  void GenExceptionAgentRISCV::RecordExceptionSpecificAddressBounds(const map<string, string>& myMap)
  {
    ExceptionManager::ListOfAddressBoundaries boundaries_list;
    const string& handler_bounds = myMap.find("DEFAULT_bounds")->second;
    ProcessHandlerBounds(EMemBankTypeBaseType(EMemBankType::Default), handler_bounds, boundaries_list);

    ExceptionManager::Instance()->AddHandlerBounds(EMemBankTypeBaseType(EMemBankType::Default), boundaries_list);
  }

  //TODO implement riscv exc context
  /*ExceptionContext* GenExceptionAgentRISCV::ExceptionContextInstance(EExceptionClassType exceptClass) const
  {
    return new ExceptionContextRISCV(mpGenerator, exceptClass);
  }*/

  EExceptionVectorType GenExceptionAgentRISCV::GetExceptionVectorType(const string& vecStr) const
  {
    return string_to_EExceptionVectorType(vecStr);
  }

  void GenExceptionAgentRISCV::AddPostExceptionRequests()
  {
    ChoicesModerator* choices_mod = mpGenerator->GetChoicesModerator(EChoicesType::GeneralChoices);
    unique_ptr<ChoiceTree> choice_tree(choices_mod->CloneChoiceTree("Reset vstart"));
    const Choice* choice = choice_tree->Choose();
    if (choice->Value() == 1) {
      const RegisterFile* reg_file = mpGenerator->GetRegisterFile();
      Register* vstart_reg = reg_file->RegisterLookup("vstart");

      if (vstart_reg->Value() != 0) {
        mpGenerator->AddPostInstructionStepRequest(new GenLoadRegister("vstart", 0));
      }
    }
  }

}
