Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov  2 13:21:44 2023
| Host         : FishelHPLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file synth_wrapper_control_sets_placed.rpt
| Design       : synth_wrapper
| Device       : xc7z007s
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           10 |
| No           | No                    | Yes                    |              23 |           11 |
| No           | Yes                   | No                     |              76 |           36 |
| Yes          | No                    | No                     |              24 |            7 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|          Clock Signal          |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|  table_count_r_reg[15]_i_2_n_0 |                             |                             |                1 |              1 |         1.00 |
|  db_clk_gen/CLK                |                             |                             |                1 |              2 |         2.00 |
|  db_clk_gen/CLK                |                             | rst_IBUF                    |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                 | freq_sel/mod_sel/NS         |                             |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                 | freq_sel/mod_sel/NS         | rst_IBUF                    |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                 | freq_sel/divis_0            |                             |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG                 |                             |                             |                8 |             20 |         2.50 |
|  clk_IBUF_BUFG                 | freq_sel/counter[0]_i_2_n_0 | freq_sel/counter[0]_i_1_n_0 |                6 |             24 |         4.00 |
|  table_count_r_reg[15]_i_2_n_0 |                             | saw_gen/SR[0]               |               17 |             24 |         1.41 |
|  clk_IBUF_BUFG                 |                             | rst_IBUF                    |               12 |             30 |         2.50 |
|  table_count_r_reg[15]_i_2_n_0 |                             | rst_IBUF                    |               16 |             43 |         2.69 |
+--------------------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+


