# ---------------------------------------------------------------------------
# Created on Tue Nov 11 01:27:14 +0100 2025 with report_failfast (2023.09.14)
# ---------------------------------------------------------------------------

#  +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Budgeting Summary (lut=0.391ns/net=0.263ns)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
#  +--------+-------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
#  | Group  | Slack | Requirement | Skew   | Uncertainty | Datapath Delay | Datapath Logic Delay | Datapath Net Delay | Logic Levels | Adj Levels | Net Budget | Lut Budget | Net Adj Slack | Lut Adj Slack | Path                                                                                                                                                                                                                                                                                                                  | Info                                                                                                 |
#  +--------+-------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
#  | ap_clk | 0.118 | 10.000      | -0.011 | 0.035       | 9.879          | 3.827                | 6.052              | 34           | 25         | 23 (*)     | 25         | -0.405        | 0.222         | FDRE(32) LUT6(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(93) LUT3(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(1) CARRY8(6) LUT3(1) CARRY8(2) LUT2(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) FDRE | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/D} |
#  | ap_clk | 0.127 | 10.000      | -0.011 | 0.035       | 9.870          | 3.819                | 6.051              | 34           | 25         | 23 (*)     | 25         | -0.397        | 0.222         | FDRE(32) LUT6(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(93) LUT3(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(1) CARRY8(6) LUT3(1) CARRY8(2) LUT2(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) FDRE | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]/D} |
#  | ap_clk | 0.139 | 10.000      | -0.011 | 0.035       | 9.858          | 3.806                | 6.052              | 34           | 25         | 23 (*)     | 25         | -0.384        | 0.222         | FDRE(32) LUT6(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(93) LUT3(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(1) CARRY8(6) LUT3(1) CARRY8(2) LUT2(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) FDRE | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]/D} |
#  | ap_clk | 0.157 | 10.000      | -0.011 | 0.035       | 9.841          | 3.791                | 6.050              | 34           | 25         | 23 (*)     | 25         | -0.368        | 0.223         | FDRE(32) LUT6(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(93) LUT3(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(1) CARRY8(6) LUT3(1) CARRY8(2) LUT2(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) FDRE | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]/D} |
#  | ap_clk | 0.288 | 10.000      | -0.011 | 0.035       | 9.710          | 3.664                | 6.046              | 33           | 25         | 23 (*)     | 25         | -0.241        | 0.223         | FDRE(32) LUT6(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(93) LUT3(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(1) CARRY8(6) LUT3(1) CARRY8(2) LUT2(1) CARRY8(2) LUT2(1) CARRY8(1) FDRE           | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]/D} |
#  | ap_clk | 0.298 | 10.000      | -0.011 | 0.035       | 9.699          | 3.653                | 6.046              | 33           | 25         | 23 (*)     | 25         | -0.231        | 0.222         | FDRE(32) LUT6(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(93) LUT3(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(1) CARRY8(6) LUT3(1) CARRY8(2) LUT2(1) CARRY8(2) LUT2(1) CARRY8(1) FDRE           | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]/D} |
#  | ap_clk | 0.387 | 10.000      | -0.011 | 0.035       | 9.610          | 3.616                | 5.994              | 33           | 25         | 24 (*)     | 25         | -0.194        | 0.222         | FDRE(32) LUT6(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(93) LUT3(1) CARRY8(2) LUT2(1) CARRY8(1) LUT1(1) CARRY8(1) CARRY8(3) LUT3(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) FDRE           | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]/D} |
#  | ap_clk | 0.436 | 10.000      | -0.011 | 0.035       | 9.562          | 3.569                | 5.993              | 33           | 25         | 24 (*)     | 25         | -0.146        | 0.223         | FDRE(32) LUT6(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(93) LUT3(1) CARRY8(2) LUT2(1) CARRY8(1) LUT1(1) CARRY8(1) CARRY8(3) LUT3(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) FDRE           | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]/D} |
#  | ap_clk | 0.458 | 10.000      | -0.011 | 0.035       | 9.539          | 3.539                | 6.000              | 33           | 25         | 24 (*)     | 25         | -0.117        | 0.222         | FDRE(32) LUT6(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(93) LUT3(1) CARRY8(2) LUT2(1) CARRY8(1) LUT1(1) CARRY8(1) CARRY8(3) LUT3(1) CARRY8(2) LUT2(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) FDRE           | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[19]/D} |
#  | ap_clk | 0.467 | 10.000      | -0.011 | 0.035       | 9.530          | 3.531                | 5.999              | 33           | 25         | 24 (*)     | 25         | -0.109        | 0.222         | FDRE(32) LUT6(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(93) LUT3(1) CARRY8(2) LUT2(1) CARRY8(1) LUT1(1) CARRY8(1) CARRY8(3) LUT3(1) CARRY8(2) LUT2(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) FDRE           | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[17]/D} |
#  | ap_clk | 0.479 | 10.000      | -0.011 | 0.035       | 9.518          | 3.518                | 6.000              | 33           | 25         | 24 (*)     | 25         | -0.096        | 0.222         | FDRE(32) LUT6(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(93) LUT3(1) CARRY8(2) LUT2(1) CARRY8(1) LUT1(1) CARRY8(1) CARRY8(3) LUT3(1) CARRY8(2) LUT2(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) FDRE           | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[18]/D} |
#  | ap_clk | 0.497 | 10.000      | -0.011 | 0.035       | 9.501          | 3.503                | 5.998              | 33           | 25         | 24 (*)     | 25         | -0.080        | 0.223         | FDRE(32) LUT6(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(93) LUT3(1) CARRY8(2) LUT2(1) CARRY8(1) LUT1(1) CARRY8(1) CARRY8(3) LUT3(1) CARRY8(2) LUT2(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) FDRE           | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[16]/D} |
#  +--------+-------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
# Note: (*): failed the budgeting

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:27:13 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.879ns  (logic 3.827ns (38.739%)  route 6.052ns (61.261%))
  Logic Levels:           34  (CARRY8=9 LUT1=1 LUT2=3 LUT3=3 LUT5=1 LUT6=16 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/Q
                         net (fo=32, unplaced)        0.234     0.389    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[242]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.614 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/O
                         net (fo=1, unplaced)         0.211     0.825    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/I4
                         LUT5 (Prop_LUT5_I4_O)        0.058     0.883 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/O
                         net (fo=1, unplaced)         0.211     1.094    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.152 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/O
                         net (fo=1, unplaced)         0.211     1.363    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     1.421 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/O
                         net (fo=1, unplaced)         0.211     1.632    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.690 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/O
                         net (fo=1, unplaced)         0.211     1.901    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     1.959 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/O
                         net (fo=1, unplaced)         0.211     2.170    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     2.228 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/O
                         net (fo=1, unplaced)         0.211     2.439    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     2.497 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/O
                         net (fo=1, unplaced)         0.211     2.708    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.766 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/O
                         net (fo=1, unplaced)         0.211     2.977    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     3.035 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/O
                         net (fo=1, unplaced)         0.211     3.246    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     3.304 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/O
                         net (fo=1, unplaced)         0.211     3.515    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     3.573 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/O
                         net (fo=1, unplaced)         0.211     3.784    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     3.842 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/O
                         net (fo=1, unplaced)         0.211     4.053    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     4.111 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/O
                         net (fo=1, unplaced)         0.211     4.322    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.380 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/O
                         net (fo=1, unplaced)         0.211     4.591    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.649 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/O
                         net (fo=208, unplaced)       0.259     4.908    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/A[1]
                         SRLC32E (Prop_SRLC32E_A[1]_Q)
                                                      0.152     5.060 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/Q
                         net (fo=1, unplaced)         0.155     5.215    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/I1
                         LUT3 (Prop_LUT3_I1_O)        0.137     5.352 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/O
                         net (fo=6, unplaced)         0.176     5.528    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     5.680 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/O
                         net (fo=93, unplaced)        0.295     5.975    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[0]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.033 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/O
                         net (fo=1, unplaced)         0.232     6.265    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.271     6.536 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[4]
                         net (fo=2, unplaced)         0.209     6.745    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[4]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     6.802 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49/O
                         net (fo=1, unplaced)         0.026     6.828    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.244     7.072 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, unplaced)         0.006     7.078    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.119     7.197 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[4]
                         net (fo=1, unplaced)         0.209     7.406    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[12]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38/I0
                         LUT1 (Prop_LUT1_I0_O)        0.056     7.462 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38/O
                         net (fo=1, unplaced)         0.037     7.499    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     7.745 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/CO[7]
                         net (fo=1, unplaced)         0.006     7.751    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     7.857 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30/O[1]
                         net (fo=6, unplaced)         0.231     8.088    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30_n_14
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19/I1
                         LUT3 (Prop_LUT3_I1_O)        0.093     8.181 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19/O
                         net (fo=1, unplaced)         0.277     8.458    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.240     8.698 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[4]
                         net (fo=2, unplaced)         0.209     8.907    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[20]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     8.963 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12/O
                         net (fo=1, unplaced)         0.040     9.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.215     9.218 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[4]
                         net (fo=2, unplaced)         0.209     9.427    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[21]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     9.483 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5/O
                         net (fo=1, unplaced)         0.037     9.520    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     9.766 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     9.772    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.114     9.886 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.034     9.920    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[27]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  0.118    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:27:13 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.870ns  (logic 3.819ns (38.693%)  route 6.051ns (61.307%))
  Logic Levels:           34  (CARRY8=9 LUT1=1 LUT2=3 LUT3=3 LUT5=1 LUT6=16 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/Q
                         net (fo=32, unplaced)        0.234     0.389    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[242]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.614 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/O
                         net (fo=1, unplaced)         0.211     0.825    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/I4
                         LUT5 (Prop_LUT5_I4_O)        0.058     0.883 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/O
                         net (fo=1, unplaced)         0.211     1.094    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.152 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/O
                         net (fo=1, unplaced)         0.211     1.363    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     1.421 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/O
                         net (fo=1, unplaced)         0.211     1.632    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.690 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/O
                         net (fo=1, unplaced)         0.211     1.901    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     1.959 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/O
                         net (fo=1, unplaced)         0.211     2.170    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     2.228 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/O
                         net (fo=1, unplaced)         0.211     2.439    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     2.497 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/O
                         net (fo=1, unplaced)         0.211     2.708    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.766 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/O
                         net (fo=1, unplaced)         0.211     2.977    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     3.035 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/O
                         net (fo=1, unplaced)         0.211     3.246    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     3.304 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/O
                         net (fo=1, unplaced)         0.211     3.515    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     3.573 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/O
                         net (fo=1, unplaced)         0.211     3.784    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     3.842 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/O
                         net (fo=1, unplaced)         0.211     4.053    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     4.111 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/O
                         net (fo=1, unplaced)         0.211     4.322    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.380 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/O
                         net (fo=1, unplaced)         0.211     4.591    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.649 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/O
                         net (fo=208, unplaced)       0.259     4.908    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/A[1]
                         SRLC32E (Prop_SRLC32E_A[1]_Q)
                                                      0.152     5.060 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/Q
                         net (fo=1, unplaced)         0.155     5.215    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/I1
                         LUT3 (Prop_LUT3_I1_O)        0.137     5.352 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/O
                         net (fo=6, unplaced)         0.176     5.528    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     5.680 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/O
                         net (fo=93, unplaced)        0.295     5.975    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[0]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.033 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/O
                         net (fo=1, unplaced)         0.232     6.265    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.271     6.536 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[4]
                         net (fo=2, unplaced)         0.209     6.745    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[4]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     6.802 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49/O
                         net (fo=1, unplaced)         0.026     6.828    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.244     7.072 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, unplaced)         0.006     7.078    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.119     7.197 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[4]
                         net (fo=1, unplaced)         0.209     7.406    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[12]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38/I0
                         LUT1 (Prop_LUT1_I0_O)        0.056     7.462 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38/O
                         net (fo=1, unplaced)         0.037     7.499    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     7.745 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/CO[7]
                         net (fo=1, unplaced)         0.006     7.751    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     7.857 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30/O[1]
                         net (fo=6, unplaced)         0.231     8.088    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30_n_14
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19/I1
                         LUT3 (Prop_LUT3_I1_O)        0.093     8.181 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19/O
                         net (fo=1, unplaced)         0.277     8.458    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.240     8.698 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[4]
                         net (fo=2, unplaced)         0.209     8.907    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[20]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     8.963 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12/O
                         net (fo=1, unplaced)         0.040     9.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.215     9.218 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[4]
                         net (fo=2, unplaced)         0.209     9.427    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[21]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     9.483 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5/O
                         net (fo=1, unplaced)         0.037     9.520    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     9.766 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     9.772    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     9.878 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.033     9.911    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[25]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  0.127    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:27:13 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.858ns  (logic 3.806ns (38.608%)  route 6.052ns (61.392%))
  Logic Levels:           34  (CARRY8=9 LUT1=1 LUT2=3 LUT3=3 LUT5=1 LUT6=16 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/Q
                         net (fo=32, unplaced)        0.234     0.389    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[242]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.614 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/O
                         net (fo=1, unplaced)         0.211     0.825    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/I4
                         LUT5 (Prop_LUT5_I4_O)        0.058     0.883 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/O
                         net (fo=1, unplaced)         0.211     1.094    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.152 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/O
                         net (fo=1, unplaced)         0.211     1.363    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     1.421 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/O
                         net (fo=1, unplaced)         0.211     1.632    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.690 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/O
                         net (fo=1, unplaced)         0.211     1.901    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     1.959 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/O
                         net (fo=1, unplaced)         0.211     2.170    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     2.228 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/O
                         net (fo=1, unplaced)         0.211     2.439    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     2.497 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/O
                         net (fo=1, unplaced)         0.211     2.708    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.766 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/O
                         net (fo=1, unplaced)         0.211     2.977    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     3.035 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/O
                         net (fo=1, unplaced)         0.211     3.246    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     3.304 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/O
                         net (fo=1, unplaced)         0.211     3.515    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     3.573 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/O
                         net (fo=1, unplaced)         0.211     3.784    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     3.842 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/O
                         net (fo=1, unplaced)         0.211     4.053    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     4.111 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/O
                         net (fo=1, unplaced)         0.211     4.322    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.380 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/O
                         net (fo=1, unplaced)         0.211     4.591    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.649 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/O
                         net (fo=208, unplaced)       0.259     4.908    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/A[1]
                         SRLC32E (Prop_SRLC32E_A[1]_Q)
                                                      0.152     5.060 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/Q
                         net (fo=1, unplaced)         0.155     5.215    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/I1
                         LUT3 (Prop_LUT3_I1_O)        0.137     5.352 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/O
                         net (fo=6, unplaced)         0.176     5.528    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     5.680 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/O
                         net (fo=93, unplaced)        0.295     5.975    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[0]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.033 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/O
                         net (fo=1, unplaced)         0.232     6.265    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.271     6.536 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[4]
                         net (fo=2, unplaced)         0.209     6.745    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[4]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     6.802 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49/O
                         net (fo=1, unplaced)         0.026     6.828    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.244     7.072 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, unplaced)         0.006     7.078    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.119     7.197 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[4]
                         net (fo=1, unplaced)         0.209     7.406    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[12]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38/I0
                         LUT1 (Prop_LUT1_I0_O)        0.056     7.462 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38/O
                         net (fo=1, unplaced)         0.037     7.499    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     7.745 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/CO[7]
                         net (fo=1, unplaced)         0.006     7.751    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     7.857 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30/O[1]
                         net (fo=6, unplaced)         0.231     8.088    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30_n_14
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19/I1
                         LUT3 (Prop_LUT3_I1_O)        0.093     8.181 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19/O
                         net (fo=1, unplaced)         0.277     8.458    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.240     8.698 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[4]
                         net (fo=2, unplaced)         0.209     8.907    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[20]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     8.963 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12/O
                         net (fo=1, unplaced)         0.040     9.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.215     9.218 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[4]
                         net (fo=2, unplaced)         0.209     9.427    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[21]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     9.483 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5/O
                         net (fo=1, unplaced)         0.037     9.520    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     9.766 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     9.772    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.093     9.865 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.034     9.899    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[26]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                  0.139    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:27:13 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 3.791ns (38.523%)  route 6.050ns (61.478%))
  Logic Levels:           34  (CARRY8=9 LUT1=1 LUT2=3 LUT3=3 LUT5=1 LUT6=16 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/Q
                         net (fo=32, unplaced)        0.234     0.389    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[242]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.614 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/O
                         net (fo=1, unplaced)         0.211     0.825    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/I4
                         LUT5 (Prop_LUT5_I4_O)        0.058     0.883 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/O
                         net (fo=1, unplaced)         0.211     1.094    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.152 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/O
                         net (fo=1, unplaced)         0.211     1.363    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     1.421 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/O
                         net (fo=1, unplaced)         0.211     1.632    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.690 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/O
                         net (fo=1, unplaced)         0.211     1.901    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     1.959 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/O
                         net (fo=1, unplaced)         0.211     2.170    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     2.228 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/O
                         net (fo=1, unplaced)         0.211     2.439    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     2.497 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/O
                         net (fo=1, unplaced)         0.211     2.708    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.766 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/O
                         net (fo=1, unplaced)         0.211     2.977    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     3.035 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/O
                         net (fo=1, unplaced)         0.211     3.246    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     3.304 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/O
                         net (fo=1, unplaced)         0.211     3.515    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     3.573 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/O
                         net (fo=1, unplaced)         0.211     3.784    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     3.842 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/O
                         net (fo=1, unplaced)         0.211     4.053    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     4.111 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/O
                         net (fo=1, unplaced)         0.211     4.322    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.380 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/O
                         net (fo=1, unplaced)         0.211     4.591    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.649 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/O
                         net (fo=208, unplaced)       0.259     4.908    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/A[1]
                         SRLC32E (Prop_SRLC32E_A[1]_Q)
                                                      0.152     5.060 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/Q
                         net (fo=1, unplaced)         0.155     5.215    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/I1
                         LUT3 (Prop_LUT3_I1_O)        0.137     5.352 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/O
                         net (fo=6, unplaced)         0.176     5.528    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     5.680 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/O
                         net (fo=93, unplaced)        0.295     5.975    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[0]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.033 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/O
                         net (fo=1, unplaced)         0.232     6.265    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.271     6.536 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[4]
                         net (fo=2, unplaced)         0.209     6.745    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[4]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     6.802 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49/O
                         net (fo=1, unplaced)         0.026     6.828    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.244     7.072 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, unplaced)         0.006     7.078    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.119     7.197 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[4]
                         net (fo=1, unplaced)         0.209     7.406    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[12]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38/I0
                         LUT1 (Prop_LUT1_I0_O)        0.056     7.462 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38/O
                         net (fo=1, unplaced)         0.037     7.499    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     7.745 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/CO[7]
                         net (fo=1, unplaced)         0.006     7.751    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     7.857 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30/O[1]
                         net (fo=6, unplaced)         0.231     8.088    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30_n_14
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19/I1
                         LUT3 (Prop_LUT3_I1_O)        0.093     8.181 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19/O
                         net (fo=1, unplaced)         0.277     8.458    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.240     8.698 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[4]
                         net (fo=2, unplaced)         0.209     8.907    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[20]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     8.963 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12/O
                         net (fo=1, unplaced)         0.040     9.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.215     9.218 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[4]
                         net (fo=2, unplaced)         0.209     9.427    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[21]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     9.483 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5/O
                         net (fo=1, unplaced)         0.037     9.520    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     9.766 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     9.772    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     9.850 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.032     9.882    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[24]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.044    10.039    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  0.157    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:27:13 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.710ns  (logic 3.664ns (37.734%)  route 6.046ns (62.266%))
  Logic Levels:           33  (CARRY8=8 LUT1=1 LUT2=3 LUT3=3 LUT5=1 LUT6=16 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/Q
                         net (fo=32, unplaced)        0.234     0.389    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[242]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.614 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/O
                         net (fo=1, unplaced)         0.211     0.825    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/I4
                         LUT5 (Prop_LUT5_I4_O)        0.058     0.883 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/O
                         net (fo=1, unplaced)         0.211     1.094    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.152 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/O
                         net (fo=1, unplaced)         0.211     1.363    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     1.421 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/O
                         net (fo=1, unplaced)         0.211     1.632    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.690 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/O
                         net (fo=1, unplaced)         0.211     1.901    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     1.959 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/O
                         net (fo=1, unplaced)         0.211     2.170    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     2.228 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/O
                         net (fo=1, unplaced)         0.211     2.439    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     2.497 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/O
                         net (fo=1, unplaced)         0.211     2.708    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.766 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/O
                         net (fo=1, unplaced)         0.211     2.977    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     3.035 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/O
                         net (fo=1, unplaced)         0.211     3.246    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     3.304 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/O
                         net (fo=1, unplaced)         0.211     3.515    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     3.573 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/O
                         net (fo=1, unplaced)         0.211     3.784    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     3.842 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/O
                         net (fo=1, unplaced)         0.211     4.053    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     4.111 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/O
                         net (fo=1, unplaced)         0.211     4.322    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.380 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/O
                         net (fo=1, unplaced)         0.211     4.591    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.649 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/O
                         net (fo=208, unplaced)       0.259     4.908    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/A[1]
                         SRLC32E (Prop_SRLC32E_A[1]_Q)
                                                      0.152     5.060 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/Q
                         net (fo=1, unplaced)         0.155     5.215    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/I1
                         LUT3 (Prop_LUT3_I1_O)        0.137     5.352 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/O
                         net (fo=6, unplaced)         0.176     5.528    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     5.680 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/O
                         net (fo=93, unplaced)        0.295     5.975    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[0]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.033 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/O
                         net (fo=1, unplaced)         0.232     6.265    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.271     6.536 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[4]
                         net (fo=2, unplaced)         0.209     6.745    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[4]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     6.802 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49/O
                         net (fo=1, unplaced)         0.026     6.828    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.244     7.072 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, unplaced)         0.006     7.078    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.119     7.197 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[4]
                         net (fo=1, unplaced)         0.209     7.406    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[12]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38/I0
                         LUT1 (Prop_LUT1_I0_O)        0.056     7.462 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38/O
                         net (fo=1, unplaced)         0.037     7.499    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     7.745 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/CO[7]
                         net (fo=1, unplaced)         0.006     7.751    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     7.857 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30/O[1]
                         net (fo=6, unplaced)         0.231     8.088    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30_n_14
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19/I1
                         LUT3 (Prop_LUT3_I1_O)        0.093     8.181 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19/O
                         net (fo=1, unplaced)         0.277     8.458    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.240     8.698 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[4]
                         net (fo=2, unplaced)         0.209     8.907    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[20]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     8.963 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12/O
                         net (fo=1, unplaced)         0.040     9.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.215     9.218 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[4]
                         net (fo=2, unplaced)         0.209     9.427    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[21]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     9.483 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5/O
                         net (fo=1, unplaced)         0.037     9.520    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_O[7])
                                                      0.197     9.717 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[7]
                         net (fo=1, unplaced)         0.034     9.751    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[23]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.044    10.039    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  0.288    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:27:13 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 3.653ns (37.664%)  route 6.046ns (62.336%))
  Logic Levels:           33  (CARRY8=8 LUT1=1 LUT2=3 LUT3=3 LUT5=1 LUT6=16 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/Q
                         net (fo=32, unplaced)        0.234     0.389    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[242]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.614 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/O
                         net (fo=1, unplaced)         0.211     0.825    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/I4
                         LUT5 (Prop_LUT5_I4_O)        0.058     0.883 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/O
                         net (fo=1, unplaced)         0.211     1.094    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.152 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/O
                         net (fo=1, unplaced)         0.211     1.363    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     1.421 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/O
                         net (fo=1, unplaced)         0.211     1.632    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.690 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/O
                         net (fo=1, unplaced)         0.211     1.901    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     1.959 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/O
                         net (fo=1, unplaced)         0.211     2.170    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     2.228 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/O
                         net (fo=1, unplaced)         0.211     2.439    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     2.497 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/O
                         net (fo=1, unplaced)         0.211     2.708    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.766 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/O
                         net (fo=1, unplaced)         0.211     2.977    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     3.035 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/O
                         net (fo=1, unplaced)         0.211     3.246    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     3.304 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/O
                         net (fo=1, unplaced)         0.211     3.515    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     3.573 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/O
                         net (fo=1, unplaced)         0.211     3.784    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     3.842 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/O
                         net (fo=1, unplaced)         0.211     4.053    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     4.111 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/O
                         net (fo=1, unplaced)         0.211     4.322    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.380 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/O
                         net (fo=1, unplaced)         0.211     4.591    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.649 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/O
                         net (fo=208, unplaced)       0.259     4.908    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/A[1]
                         SRLC32E (Prop_SRLC32E_A[1]_Q)
                                                      0.152     5.060 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/Q
                         net (fo=1, unplaced)         0.155     5.215    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/I1
                         LUT3 (Prop_LUT3_I1_O)        0.137     5.352 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/O
                         net (fo=6, unplaced)         0.176     5.528    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     5.680 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/O
                         net (fo=93, unplaced)        0.295     5.975    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[0]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.033 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/O
                         net (fo=1, unplaced)         0.232     6.265    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.271     6.536 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[4]
                         net (fo=2, unplaced)         0.209     6.745    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[4]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     6.802 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49/O
                         net (fo=1, unplaced)         0.026     6.828    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.244     7.072 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, unplaced)         0.006     7.078    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.119     7.197 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[4]
                         net (fo=1, unplaced)         0.209     7.406    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[12]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38/I0
                         LUT1 (Prop_LUT1_I0_O)        0.056     7.462 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38/O
                         net (fo=1, unplaced)         0.037     7.499    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     7.745 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/CO[7]
                         net (fo=1, unplaced)         0.006     7.751    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     7.857 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30/O[1]
                         net (fo=6, unplaced)         0.231     8.088    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30_n_14
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19/I1
                         LUT3 (Prop_LUT3_I1_O)        0.093     8.181 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19/O
                         net (fo=1, unplaced)         0.277     8.458    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.240     8.698 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[4]
                         net (fo=2, unplaced)         0.209     8.907    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[20]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     8.963 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12/O
                         net (fo=1, unplaced)         0.040     9.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.215     9.218 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[4]
                         net (fo=2, unplaced)         0.209     9.427    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[21]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     9.483 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5/O
                         net (fo=1, unplaced)         0.037     9.520    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_O[6])
                                                      0.186     9.706 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[6]
                         net (fo=1, unplaced)         0.034     9.740    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[22]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  0.298    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:27:13 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 3.616ns (37.627%)  route 5.994ns (62.373%))
  Logic Levels:           33  (CARRY8=8 LUT1=1 LUT2=3 LUT3=3 LUT5=1 LUT6=16 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/Q
                         net (fo=32, unplaced)        0.234     0.389    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[242]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.614 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/O
                         net (fo=1, unplaced)         0.211     0.825    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/I4
                         LUT5 (Prop_LUT5_I4_O)        0.058     0.883 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/O
                         net (fo=1, unplaced)         0.211     1.094    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.152 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/O
                         net (fo=1, unplaced)         0.211     1.363    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     1.421 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/O
                         net (fo=1, unplaced)         0.211     1.632    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.690 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/O
                         net (fo=1, unplaced)         0.211     1.901    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     1.959 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/O
                         net (fo=1, unplaced)         0.211     2.170    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     2.228 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/O
                         net (fo=1, unplaced)         0.211     2.439    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     2.497 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/O
                         net (fo=1, unplaced)         0.211     2.708    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.766 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/O
                         net (fo=1, unplaced)         0.211     2.977    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     3.035 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/O
                         net (fo=1, unplaced)         0.211     3.246    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     3.304 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/O
                         net (fo=1, unplaced)         0.211     3.515    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     3.573 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/O
                         net (fo=1, unplaced)         0.211     3.784    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     3.842 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/O
                         net (fo=1, unplaced)         0.211     4.053    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     4.111 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/O
                         net (fo=1, unplaced)         0.211     4.322    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.380 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/O
                         net (fo=1, unplaced)         0.211     4.591    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.649 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/O
                         net (fo=208, unplaced)       0.259     4.908    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/A[1]
                         SRLC32E (Prop_SRLC32E_A[1]_Q)
                                                      0.152     5.060 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/Q
                         net (fo=1, unplaced)         0.155     5.215    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/I1
                         LUT3 (Prop_LUT3_I1_O)        0.137     5.352 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/O
                         net (fo=6, unplaced)         0.176     5.528    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     5.680 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/O
                         net (fo=93, unplaced)        0.295     5.975    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[0]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.033 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/O
                         net (fo=1, unplaced)         0.232     6.265    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.141     6.406 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[2]
                         net (fo=2, unplaced)         0.211     6.617    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[2]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     6.673 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51/O
                         net (fo=1, unplaced)         0.037     6.710    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[2]
                         CARRY8 (Prop_CARRY8_S[2]_O[4])
                                                      0.238     6.948 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/O[4]
                         net (fo=1, unplaced)         0.209     7.157    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[4]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40/I0
                         LUT1 (Prop_LUT1_I0_O)        0.056     7.213 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40/O
                         net (fo=1, unplaced)         0.037     7.250    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     7.496 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36/CO[7]
                         net (fo=1, unplaced)         0.006     7.502    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     7.580 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[0]
                         net (fo=3, unplaced)         0.217     7.797    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_15
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26/I1
                         LUT3 (Prop_LUT3_I1_O)        0.058     7.855 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26/O
                         net (fo=1, unplaced)         0.232     8.087    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.271     8.358 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/O[4]
                         net (fo=2, unplaced)         0.209     8.567    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[12]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     8.623 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16/O
                         net (fo=1, unplaced)         0.040     8.663    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.240     8.903 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     8.909    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     8.987 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, unplaced)         0.211     9.198    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     9.255 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, unplaced)         0.030     9.285    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.333     9.618 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[5]
                         net (fo=1, unplaced)         0.033     9.651    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[21]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  0.387    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:27:13 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.562ns  (logic 3.569ns (37.325%)  route 5.993ns (62.675%))
  Logic Levels:           33  (CARRY8=8 LUT1=1 LUT2=3 LUT3=3 LUT5=1 LUT6=16 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/Q
                         net (fo=32, unplaced)        0.234     0.389    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[242]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.614 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/O
                         net (fo=1, unplaced)         0.211     0.825    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/I4
                         LUT5 (Prop_LUT5_I4_O)        0.058     0.883 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/O
                         net (fo=1, unplaced)         0.211     1.094    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.152 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/O
                         net (fo=1, unplaced)         0.211     1.363    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     1.421 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/O
                         net (fo=1, unplaced)         0.211     1.632    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.690 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/O
                         net (fo=1, unplaced)         0.211     1.901    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     1.959 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/O
                         net (fo=1, unplaced)         0.211     2.170    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     2.228 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/O
                         net (fo=1, unplaced)         0.211     2.439    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     2.497 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/O
                         net (fo=1, unplaced)         0.211     2.708    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.766 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/O
                         net (fo=1, unplaced)         0.211     2.977    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     3.035 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/O
                         net (fo=1, unplaced)         0.211     3.246    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     3.304 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/O
                         net (fo=1, unplaced)         0.211     3.515    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     3.573 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/O
                         net (fo=1, unplaced)         0.211     3.784    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     3.842 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/O
                         net (fo=1, unplaced)         0.211     4.053    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     4.111 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/O
                         net (fo=1, unplaced)         0.211     4.322    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.380 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/O
                         net (fo=1, unplaced)         0.211     4.591    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.649 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/O
                         net (fo=208, unplaced)       0.259     4.908    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/A[1]
                         SRLC32E (Prop_SRLC32E_A[1]_Q)
                                                      0.152     5.060 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/Q
                         net (fo=1, unplaced)         0.155     5.215    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/I1
                         LUT3 (Prop_LUT3_I1_O)        0.137     5.352 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/O
                         net (fo=6, unplaced)         0.176     5.528    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     5.680 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/O
                         net (fo=93, unplaced)        0.295     5.975    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[0]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.033 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/O
                         net (fo=1, unplaced)         0.232     6.265    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.141     6.406 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[2]
                         net (fo=2, unplaced)         0.211     6.617    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[2]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     6.673 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51/O
                         net (fo=1, unplaced)         0.037     6.710    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[2]
                         CARRY8 (Prop_CARRY8_S[2]_O[4])
                                                      0.238     6.948 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/O[4]
                         net (fo=1, unplaced)         0.209     7.157    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[4]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40/I0
                         LUT1 (Prop_LUT1_I0_O)        0.056     7.213 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40/O
                         net (fo=1, unplaced)         0.037     7.250    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     7.496 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36/CO[7]
                         net (fo=1, unplaced)         0.006     7.502    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     7.580 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[0]
                         net (fo=3, unplaced)         0.217     7.797    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_15
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26/I1
                         LUT3 (Prop_LUT3_I1_O)        0.058     7.855 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26/O
                         net (fo=1, unplaced)         0.232     8.087    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.271     8.358 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/O[4]
                         net (fo=2, unplaced)         0.209     8.567    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[12]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     8.623 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16/O
                         net (fo=1, unplaced)         0.040     8.663    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.240     8.903 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     8.909    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     8.987 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, unplaced)         0.211     9.198    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     9.255 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, unplaced)         0.030     9.285    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.286     9.571 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[4]
                         net (fo=1, unplaced)         0.032     9.603    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[20]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.044    10.039    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  0.436    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:27:13 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[19]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 3.539ns (37.100%)  route 6.000ns (62.900%))
  Logic Levels:           33  (CARRY8=8 LUT1=1 LUT2=3 LUT3=3 LUT5=1 LUT6=16 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/Q
                         net (fo=32, unplaced)        0.234     0.389    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[242]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.614 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/O
                         net (fo=1, unplaced)         0.211     0.825    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/I4
                         LUT5 (Prop_LUT5_I4_O)        0.058     0.883 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/O
                         net (fo=1, unplaced)         0.211     1.094    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.152 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/O
                         net (fo=1, unplaced)         0.211     1.363    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     1.421 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/O
                         net (fo=1, unplaced)         0.211     1.632    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.690 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/O
                         net (fo=1, unplaced)         0.211     1.901    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     1.959 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/O
                         net (fo=1, unplaced)         0.211     2.170    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     2.228 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/O
                         net (fo=1, unplaced)         0.211     2.439    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     2.497 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/O
                         net (fo=1, unplaced)         0.211     2.708    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.766 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/O
                         net (fo=1, unplaced)         0.211     2.977    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     3.035 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/O
                         net (fo=1, unplaced)         0.211     3.246    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     3.304 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/O
                         net (fo=1, unplaced)         0.211     3.515    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     3.573 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/O
                         net (fo=1, unplaced)         0.211     3.784    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     3.842 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/O
                         net (fo=1, unplaced)         0.211     4.053    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     4.111 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/O
                         net (fo=1, unplaced)         0.211     4.322    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.380 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/O
                         net (fo=1, unplaced)         0.211     4.591    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.649 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/O
                         net (fo=208, unplaced)       0.259     4.908    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/A[1]
                         SRLC32E (Prop_SRLC32E_A[1]_Q)
                                                      0.152     5.060 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/Q
                         net (fo=1, unplaced)         0.155     5.215    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/I1
                         LUT3 (Prop_LUT3_I1_O)        0.137     5.352 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/O
                         net (fo=6, unplaced)         0.176     5.528    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     5.680 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/O
                         net (fo=93, unplaced)        0.295     5.975    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[0]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.033 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/O
                         net (fo=1, unplaced)         0.232     6.265    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.141     6.406 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[2]
                         net (fo=2, unplaced)         0.211     6.617    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[2]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     6.673 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51/O
                         net (fo=1, unplaced)         0.037     6.710    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[2]
                         CARRY8 (Prop_CARRY8_S[2]_O[4])
                                                      0.238     6.948 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/O[4]
                         net (fo=1, unplaced)         0.209     7.157    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[4]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40/I0
                         LUT1 (Prop_LUT1_I0_O)        0.056     7.213 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40/O
                         net (fo=1, unplaced)         0.037     7.250    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     7.496 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36/CO[7]
                         net (fo=1, unplaced)         0.006     7.502    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     7.580 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[0]
                         net (fo=3, unplaced)         0.217     7.797    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_15
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26/I1
                         LUT3 (Prop_LUT3_I1_O)        0.058     7.855 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26/O
                         net (fo=1, unplaced)         0.232     8.087    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.271     8.358 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/O[4]
                         net (fo=2, unplaced)         0.209     8.567    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[12]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     8.623 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16/O
                         net (fo=1, unplaced)         0.040     8.663    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.215     8.878 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/O[4]
                         net (fo=2, unplaced)         0.209     9.087    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[13]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_5/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     9.143 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_5/O
                         net (fo=1, unplaced)         0.037     9.180    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     9.426 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     9.432    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.114     9.546 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.034     9.580    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[19]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[19]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[19]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  0.458    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:27:13 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[17]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.530ns  (logic 3.531ns (37.051%)  route 5.999ns (62.949%))
  Logic Levels:           33  (CARRY8=8 LUT1=1 LUT2=3 LUT3=3 LUT5=1 LUT6=16 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/Q
                         net (fo=32, unplaced)        0.234     0.389    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[242]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.614 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/O
                         net (fo=1, unplaced)         0.211     0.825    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/I4
                         LUT5 (Prop_LUT5_I4_O)        0.058     0.883 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/O
                         net (fo=1, unplaced)         0.211     1.094    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.152 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/O
                         net (fo=1, unplaced)         0.211     1.363    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     1.421 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/O
                         net (fo=1, unplaced)         0.211     1.632    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.690 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/O
                         net (fo=1, unplaced)         0.211     1.901    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     1.959 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/O
                         net (fo=1, unplaced)         0.211     2.170    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     2.228 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/O
                         net (fo=1, unplaced)         0.211     2.439    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     2.497 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/O
                         net (fo=1, unplaced)         0.211     2.708    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.766 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/O
                         net (fo=1, unplaced)         0.211     2.977    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     3.035 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/O
                         net (fo=1, unplaced)         0.211     3.246    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     3.304 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/O
                         net (fo=1, unplaced)         0.211     3.515    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     3.573 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/O
                         net (fo=1, unplaced)         0.211     3.784    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     3.842 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/O
                         net (fo=1, unplaced)         0.211     4.053    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     4.111 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/O
                         net (fo=1, unplaced)         0.211     4.322    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.380 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/O
                         net (fo=1, unplaced)         0.211     4.591    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.649 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/O
                         net (fo=208, unplaced)       0.259     4.908    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/A[1]
                         SRLC32E (Prop_SRLC32E_A[1]_Q)
                                                      0.152     5.060 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/Q
                         net (fo=1, unplaced)         0.155     5.215    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/I1
                         LUT3 (Prop_LUT3_I1_O)        0.137     5.352 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/O
                         net (fo=6, unplaced)         0.176     5.528    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     5.680 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/O
                         net (fo=93, unplaced)        0.295     5.975    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[0]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.033 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/O
                         net (fo=1, unplaced)         0.232     6.265    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.141     6.406 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[2]
                         net (fo=2, unplaced)         0.211     6.617    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[2]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     6.673 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51/O
                         net (fo=1, unplaced)         0.037     6.710    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[2]
                         CARRY8 (Prop_CARRY8_S[2]_O[4])
                                                      0.238     6.948 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/O[4]
                         net (fo=1, unplaced)         0.209     7.157    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[4]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40/I0
                         LUT1 (Prop_LUT1_I0_O)        0.056     7.213 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40/O
                         net (fo=1, unplaced)         0.037     7.250    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     7.496 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36/CO[7]
                         net (fo=1, unplaced)         0.006     7.502    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     7.580 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[0]
                         net (fo=3, unplaced)         0.217     7.797    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_15
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26/I1
                         LUT3 (Prop_LUT3_I1_O)        0.058     7.855 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26/O
                         net (fo=1, unplaced)         0.232     8.087    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.271     8.358 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/O[4]
                         net (fo=2, unplaced)         0.209     8.567    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[12]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     8.623 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16/O
                         net (fo=1, unplaced)         0.040     8.663    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.215     8.878 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/O[4]
                         net (fo=2, unplaced)         0.209     9.087    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[13]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_5/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     9.143 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_5/O
                         net (fo=1, unplaced)         0.037     9.180    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     9.426 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     9.432    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     9.538 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.033     9.571    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[17]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[17]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[17]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  0.467    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:27:13 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[18]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.518ns  (logic 3.518ns (36.962%)  route 6.000ns (63.038%))
  Logic Levels:           33  (CARRY8=8 LUT1=1 LUT2=3 LUT3=3 LUT5=1 LUT6=16 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/Q
                         net (fo=32, unplaced)        0.234     0.389    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[242]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.614 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/O
                         net (fo=1, unplaced)         0.211     0.825    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/I4
                         LUT5 (Prop_LUT5_I4_O)        0.058     0.883 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/O
                         net (fo=1, unplaced)         0.211     1.094    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.152 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/O
                         net (fo=1, unplaced)         0.211     1.363    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     1.421 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/O
                         net (fo=1, unplaced)         0.211     1.632    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.690 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/O
                         net (fo=1, unplaced)         0.211     1.901    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     1.959 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/O
                         net (fo=1, unplaced)         0.211     2.170    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     2.228 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/O
                         net (fo=1, unplaced)         0.211     2.439    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     2.497 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/O
                         net (fo=1, unplaced)         0.211     2.708    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.766 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/O
                         net (fo=1, unplaced)         0.211     2.977    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     3.035 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/O
                         net (fo=1, unplaced)         0.211     3.246    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     3.304 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/O
                         net (fo=1, unplaced)         0.211     3.515    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     3.573 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/O
                         net (fo=1, unplaced)         0.211     3.784    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     3.842 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/O
                         net (fo=1, unplaced)         0.211     4.053    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     4.111 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/O
                         net (fo=1, unplaced)         0.211     4.322    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.380 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/O
                         net (fo=1, unplaced)         0.211     4.591    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.649 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/O
                         net (fo=208, unplaced)       0.259     4.908    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/A[1]
                         SRLC32E (Prop_SRLC32E_A[1]_Q)
                                                      0.152     5.060 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/Q
                         net (fo=1, unplaced)         0.155     5.215    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/I1
                         LUT3 (Prop_LUT3_I1_O)        0.137     5.352 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/O
                         net (fo=6, unplaced)         0.176     5.528    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     5.680 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/O
                         net (fo=93, unplaced)        0.295     5.975    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[0]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.033 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/O
                         net (fo=1, unplaced)         0.232     6.265    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.141     6.406 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[2]
                         net (fo=2, unplaced)         0.211     6.617    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[2]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     6.673 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51/O
                         net (fo=1, unplaced)         0.037     6.710    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[2]
                         CARRY8 (Prop_CARRY8_S[2]_O[4])
                                                      0.238     6.948 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/O[4]
                         net (fo=1, unplaced)         0.209     7.157    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[4]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40/I0
                         LUT1 (Prop_LUT1_I0_O)        0.056     7.213 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40/O
                         net (fo=1, unplaced)         0.037     7.250    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     7.496 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36/CO[7]
                         net (fo=1, unplaced)         0.006     7.502    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     7.580 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[0]
                         net (fo=3, unplaced)         0.217     7.797    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_15
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26/I1
                         LUT3 (Prop_LUT3_I1_O)        0.058     7.855 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26/O
                         net (fo=1, unplaced)         0.232     8.087    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.271     8.358 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/O[4]
                         net (fo=2, unplaced)         0.209     8.567    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[12]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     8.623 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16/O
                         net (fo=1, unplaced)         0.040     8.663    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.215     8.878 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/O[4]
                         net (fo=2, unplaced)         0.209     9.087    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[13]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_5/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     9.143 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_5/O
                         net (fo=1, unplaced)         0.037     9.180    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     9.426 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     9.432    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.093     9.525 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[2]
                         net (fo=1, unplaced)         0.034     9.559    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[18]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[18]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[18]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  0.479    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:27:13 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[16]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.501ns  (logic 3.503ns (36.870%)  route 5.998ns (63.130%))
  Logic Levels:           33  (CARRY8=8 LUT1=1 LUT2=3 LUT3=3 LUT5=1 LUT6=16 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/Q
                         net (fo=32, unplaced)        0.234     0.389    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[242]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.614 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/O
                         net (fo=1, unplaced)         0.211     0.825    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/I4
                         LUT5 (Prop_LUT5_I4_O)        0.058     0.883 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/O
                         net (fo=1, unplaced)         0.211     1.094    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.152 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/O
                         net (fo=1, unplaced)         0.211     1.363    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     1.421 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/O
                         net (fo=1, unplaced)         0.211     1.632    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.690 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/O
                         net (fo=1, unplaced)         0.211     1.901    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     1.959 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/O
                         net (fo=1, unplaced)         0.211     2.170    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     2.228 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/O
                         net (fo=1, unplaced)         0.211     2.439    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     2.497 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/O
                         net (fo=1, unplaced)         0.211     2.708    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.766 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/O
                         net (fo=1, unplaced)         0.211     2.977    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     3.035 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/O
                         net (fo=1, unplaced)         0.211     3.246    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     3.304 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/O
                         net (fo=1, unplaced)         0.211     3.515    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     3.573 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/O
                         net (fo=1, unplaced)         0.211     3.784    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     3.842 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/O
                         net (fo=1, unplaced)         0.211     4.053    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     4.111 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/O
                         net (fo=1, unplaced)         0.211     4.322    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.380 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/O
                         net (fo=1, unplaced)         0.211     4.591    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27_n_0
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.649 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/O
                         net (fo=208, unplaced)       0.259     4.908    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/A[1]
                         SRLC32E (Prop_SRLC32E_A[1]_Q)
                                                      0.152     5.060 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/Q
                         net (fo=1, unplaced)         0.155     5.215    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/I1
                         LUT3 (Prop_LUT3_I1_O)        0.137     5.352 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/O
                         net (fo=6, unplaced)         0.176     5.528    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     5.680 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/O
                         net (fo=93, unplaced)        0.295     5.975    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[0]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.033 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/O
                         net (fo=1, unplaced)         0.232     6.265    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.141     6.406 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[2]
                         net (fo=2, unplaced)         0.211     6.617    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[2]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     6.673 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51/O
                         net (fo=1, unplaced)         0.037     6.710    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_51_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[2]
                         CARRY8 (Prop_CARRY8_S[2]_O[4])
                                                      0.238     6.948 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/O[4]
                         net (fo=1, unplaced)         0.209     7.157    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[4]
                                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40/I0
                         LUT1 (Prop_LUT1_I0_O)        0.056     7.213 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40/O
                         net (fo=1, unplaced)         0.037     7.250    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_40_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     7.496 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36/CO[7]
                         net (fo=1, unplaced)         0.006     7.502    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_36_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     7.580 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[0]
                         net (fo=3, unplaced)         0.217     7.797    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_15
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26/I1
                         LUT3 (Prop_LUT3_I1_O)        0.058     7.855 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26/O
                         net (fo=1, unplaced)         0.232     8.087    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.271     8.358 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/O[4]
                         net (fo=2, unplaced)         0.209     8.567    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[12]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     8.623 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16/O
                         net (fo=1, unplaced)         0.040     8.663    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_16_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.215     8.878 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/O[4]
                         net (fo=2, unplaced)         0.209     9.087    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[13]
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_5/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     9.143 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_5/O
                         net (fo=1, unplaced)         0.037     9.180    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     9.426 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     9.432    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     9.510 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[0]
                         net (fo=1, unplaced)         0.032     9.542    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[16]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[16]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.044    10.039    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[16]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  0.497    






