# PTPX name mapping file
# created using Synopsys Power Compiler K-2015.06-SP5-1 */
# design eth_core
# 
set_rtl_to_gate_name -rtl {tx_core/axi_master/pfifo_ctrl2[1]} -gate {tx_core/axi_master/pfifo_ctrl2[1]_BAR}
set_rtl_to_gate_name -rtl {tx_core/axi_master/pfifo_datain_ctrl_1[7]} -gate {tx_core/axi_master/pfifo_datain_ctrl_1[7]_BAR}
set_rtl_to_gate_name -rtl {tx_core/axi_master/pfifo_datain_ctrl_1[5]} -gate {tx_core/axi_master/pfifo_datain_ctrl_1[5]_BAR}
set_rtl_to_gate_name -rtl {tx_core/axi_master/pfifo_datain_ctrl_2[7]} -gate {tx_core/axi_master/pfifo_datain_ctrl_2[7]_BAR}
set_rtl_to_gate_name -rtl {tx_core/axi_master/pfifo_datain_ctrl_2[6]} -gate {tx_core/axi_master/pfifo_datain_ctrl_2[6]_BAR}
set_rtl_to_gate_name -rtl {tx_core/axi_master/pfifo_datain_ctrl_2[4]} -gate {tx_core/axi_master/pfifo_datain_ctrl_2[4]_BAR}
set_rtl_to_gate_name -rtl {tx_core/axi_master/pfifo_datain_ctrl_2[2]} -gate {tx_core/axi_master/pfifo_datain_ctrl_2[2]_BAR}
set_rtl_to_gate_name -rtl {tx_core/axi_master/pfifo_datain_ctrl_2[1]} -gate {tx_core/axi_master/pfifo_datain_ctrl_2[1]_BAR}
set_rtl_to_gate_name -rtl {tx_core/tx_crc/crcpkt2/ctrl_wd[1]} -gate {tx_core/tx_crc/crcpkt2/ctrl_wd[1]_BAR}
set_rtl_to_gate_name -rtl {tx_core/tx_crc/crcpkt2/bvalid[7]} -gate {tx_core/tx_crc/crcpkt2/bvalid[7]_BAR}
set_rtl_to_gate_name -rtl {tx_core/tx_crc/crcpkt2/bvalid[6]} -gate {tx_core/tx_crc/crcpkt2/bvalid[6]_BAR}
set_rtl_to_gate_name -rtl {tx_core/tx_crc/crcpkt2/bvalid[4]} -gate {tx_core/tx_crc/crcpkt2/bvalid[4]_BAR}
set_rtl_to_gate_name -rtl {tx_core/tx_crc/crcpkt2/bvalid[2]} -gate {tx_core/tx_crc/crcpkt2/bvalid[2]_BAR}
set_rtl_to_gate_name -rtl {tx_core/tx_crc/crcpkt2/bvalid[1]} -gate {tx_core/tx_crc/crcpkt2/bvalid[1]_BAR}
set_rtl_to_gate_name -rtl {tx_core/tx_crc/crcpkt1/bvalid[7]} -gate {tx_core/tx_crc/crcpkt1/bvalid[7]_BAR}
set_rtl_to_gate_name -rtl {tx_core/tx_crc/crcpkt1/bvalid[5]} -gate {tx_core/tx_crc/crcpkt1/bvalid[5]_BAR}
