{
  "Top": "matmul_1",
  "RtlTop": "matmul_1",
  "RtlPrefix": "",
  "RtlSubPrefix": "matmul_1_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_A": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_A",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_C": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_C",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -rtl=verilog",
      "config_export -format=ip_catalog"
    ],
    "DirectiveTcl": ["set_directive_top matmul_1 -name matmul_1"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matmul_1"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "66",
    "Latency": "65"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matmul_1",
    "Version": "1.0",
    "DisplayName": "Matmul_1",
    "Revision": "2113625580",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matmul_1_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/src\/matmul.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matmul_1_fadd_32ns_32ns_32_3_full_dsp_1.vhd",
      "impl\/vhdl\/matmul_1_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/matmul_1_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/matmul_1_matmul_1_Pipeline_loop1_loop2.vhd",
      "impl\/vhdl\/matmul_1_matmul_1_Pipeline_loop_input_A1_loop_input_A2.vhd",
      "impl\/vhdl\/matmul_1_matmul_1_Pipeline_loop_input_B1_loop_input_B2.vhd",
      "impl\/vhdl\/matmul_1_matmul_1_Pipeline_loop_output_C1_loop_output_C2.vhd",
      "impl\/vhdl\/matmul_1_mux_3_2_32_1_1.vhd",
      "impl\/vhdl\/matmul_1_output_C_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/matmul_1_regslice_both.vhd",
      "impl\/vhdl\/matmul_1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matmul_1_fadd_32ns_32ns_32_3_full_dsp_1.v",
      "impl\/verilog\/matmul_1_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/matmul_1_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/matmul_1_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/matmul_1_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/matmul_1_matmul_1_Pipeline_loop1_loop2.v",
      "impl\/verilog\/matmul_1_matmul_1_Pipeline_loop_input_A1_loop_input_A2.v",
      "impl\/verilog\/matmul_1_matmul_1_Pipeline_loop_input_B1_loop_input_B2.v",
      "impl\/verilog\/matmul_1_matmul_1_Pipeline_loop_output_C1_loop_output_C2.v",
      "impl\/verilog\/matmul_1_mux_3_2_32_1_1.v",
      "impl\/verilog\/matmul_1_output_C_RAM_AUTO_1R1W.v",
      "impl\/verilog\/matmul_1_regslice_both.v",
      "impl\/verilog\/matmul_1.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/matmul_1_fadd_32ns_32ns_32_3_full_dsp_1_ip.tcl",
      "impl\/misc\/matmul_1_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/matmul_1.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "matmul_1_fadd_32ns_32ns_32_3_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name matmul_1_fadd_32ns_32ns_32_3_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "matmul_1_fmul_32ns_32ns_32_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name matmul_1_fmul_32ns_32ns_32_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_A:out_C",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_A": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "in_A_",
      "ports": [
        "in_A_TDATA",
        "in_A_TKEEP",
        "in_A_TLAST",
        "in_A_TREADY",
        "in_A_TSTRB",
        "in_A_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in_A"
        }]
    },
    "out_C": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "out_C_",
      "ports": [
        "out_C_TDATA",
        "out_C_TKEEP",
        "out_C_TLAST",
        "out_C_TREADY",
        "out_C_TSTRB",
        "out_C_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_A_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_A_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_A_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_A_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_A_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_A_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "out_C_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_C_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_C_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_C_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_C_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_C_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matmul_1",
      "Instances": [
        {
          "ModuleName": "matmul_1_Pipeline_loop_input_A1_loop_input_A2",
          "InstanceName": "grp_matmul_1_Pipeline_loop_input_A1_loop_input_A2_fu_142"
        },
        {
          "ModuleName": "matmul_1_Pipeline_loop_input_B1_loop_input_B2",
          "InstanceName": "grp_matmul_1_Pipeline_loop_input_B1_loop_input_B2_fu_163"
        },
        {
          "ModuleName": "matmul_1_Pipeline_loop1_loop2",
          "InstanceName": "grp_matmul_1_Pipeline_loop1_loop2_fu_186"
        },
        {
          "ModuleName": "matmul_1_Pipeline_loop_output_C1_loop_output_C2",
          "InstanceName": "grp_matmul_1_Pipeline_loop_output_C1_loop_output_C2_fu_209"
        }
      ]
    },
    "Info": {
      "matmul_1_Pipeline_loop_input_A1_loop_input_A2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_1_Pipeline_loop_input_B1_loop_input_B2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_1_Pipeline_loop1_loop2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_1_Pipeline_loop_output_C1_loop_output_C2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_1": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "matmul_1_Pipeline_loop_input_A1_loop_input_A2": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.507"
        },
        "Loops": [{
            "Name": "loop_input_A1_loop_input_A2",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "298",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "129",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "matmul_1_Pipeline_loop_input_B1_loop_input_B2": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.507"
        },
        "Loops": [{
            "Name": "loop_input_B1_loop_input_B2",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "306",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "129",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "matmul_1_Pipeline_loop1_loop2": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "22",
          "LatencyWorst": "22",
          "PipelineII": "22",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "loop1_loop2",
            "TripCount": "9",
            "Latency": "20",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "15",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "1272",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1209",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "matmul_1_Pipeline_loop_output_C1_loop_output_C2": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.621"
        },
        "Loops": [{
            "Name": "loop_output_C1_loop_output_C2",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "178",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "matmul_1": {
        "Latency": {
          "LatencyBest": "65",
          "LatencyAvg": "65",
          "LatencyWorst": "65",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "15",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "1935",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1768",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-30 23:00:53 +0330",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
