{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 18:10:09 2021 " "Info: Processing started: Sun May 23 18:10:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CLOCK -c CLOCK --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CLOCK -c CLOCK --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CLOCK.bdf" "" { Schematic "E:/lhr/CLOCK/CLOCK.bdf" { { 528 -200 -32 544 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 74160:sec1\|6 register 74160:sec0\|9 238.66 MHz 4.19 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 238.66 MHz between source register \"74160:sec1\|6\" and destination register \"74160:sec0\|9\" (period= 4.19 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.923 ns + Longest register register " "Info: + Longest register to register delay is 3.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:sec1\|6 1 REG LCFF_X3_Y21_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y21_N29; Fanout = 4; REG Node = '74160:sec1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.370 ns) 1.409 ns inst7 2 COMB LCCOMB_X1_Y21_N24 8 " "Info: 2: + IC(1.039 ns) + CELL(0.370 ns) = 1.409 ns; Loc. = LCCOMB_X1_Y21_N24; Fanout = 8; COMB Node = 'inst7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { 74160:sec1|6 inst7 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "E:/lhr/CLOCK/CLOCK.bdf" { { -200 1160 1224 -120 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.202 ns) 2.621 ns 74160:sec0\|30~0 3 COMB LCCOMB_X3_Y21_N12 1 " "Info: 3: + IC(1.010 ns) + CELL(0.202 ns) = 2.621 ns; Loc. = LCCOMB_X3_Y21_N12; Fanout = 1; COMB Node = '74160:sec0\|30~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { inst7 74160:sec0|30~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 272 680 744 312 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.206 ns) 3.815 ns 74160:sec0\|13 4 COMB LCCOMB_X1_Y21_N4 1 " "Info: 4: + IC(0.988 ns) + CELL(0.206 ns) = 3.815 ns; Loc. = LCCOMB_X1_Y21_N4; Fanout = 1; COMB Node = '74160:sec0\|13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { 74160:sec0|30~0 74160:sec0|13 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.923 ns 74160:sec0\|9 5 REG LCFF_X1_Y21_N5 6 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.923 ns; Loc. = LCFF_X1_Y21_N5; Fanout = 6; REG Node = '74160:sec0\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74160:sec0|13 74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.886 ns ( 22.58 % ) " "Info: Total cell delay = 0.886 ns ( 22.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.037 ns ( 77.42 % ) " "Info: Total interconnect delay = 3.037 ns ( 77.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.923 ns" { 74160:sec1|6 inst7 74160:sec0|30~0 74160:sec0|13 74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.923 ns" { 74160:sec1|6 {} inst7 {} 74160:sec0|30~0 {} 74160:sec0|13 {} 74160:sec0|9 {} } { 0.000ns 1.039ns 1.010ns 0.988ns 0.000ns } { 0.000ns 0.370ns 0.202ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.151 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.170 ns) 1.170 ns CLK 1 CLK PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(1.170 ns) = 1.170 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "E:/lhr/CLOCK/CLOCK.bdf" { { 528 -200 -32 544 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.427 ns CLK~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.427 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "E:/lhr/CLOCK/CLOCK.bdf" { { 528 -200 -32 544 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.666 ns) 3.151 ns 74160:sec0\|9 3 REG LCFF_X1_Y21_N5 6 " "Info: 3: + IC(1.058 ns) + CELL(0.666 ns) = 3.151 ns; Loc. = LCFF_X1_Y21_N5; Fanout = 6; REG Node = '74160:sec0\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { CLK~clkctrl 74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.836 ns ( 58.27 % ) " "Info: Total cell delay = 1.836 ns ( 58.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 41.73 % ) " "Info: Total interconnect delay = 1.315 ns ( 41.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { CLK CLK~clkctrl 74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.151 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec0|9 {} } { 0.000ns 0.000ns 0.257ns 1.058ns } { 0.000ns 1.170ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.154 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.170 ns) 1.170 ns CLK 1 CLK PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(1.170 ns) = 1.170 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "E:/lhr/CLOCK/CLOCK.bdf" { { 528 -200 -32 544 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.427 ns CLK~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.427 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "E:/lhr/CLOCK/CLOCK.bdf" { { 528 -200 -32 544 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.666 ns) 3.154 ns 74160:sec1\|6 3 REG LCFF_X3_Y21_N29 4 " "Info: 3: + IC(1.061 ns) + CELL(0.666 ns) = 3.154 ns; Loc. = LCFF_X3_Y21_N29; Fanout = 4; REG Node = '74160:sec1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { CLK~clkctrl 74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.836 ns ( 58.21 % ) " "Info: Total cell delay = 1.836 ns ( 58.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.318 ns ( 41.79 % ) " "Info: Total interconnect delay = 1.318 ns ( 41.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.154 ns" { CLK CLK~clkctrl 74160:sec1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.154 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec1|6 {} } { 0.000ns 0.000ns 0.257ns 1.061ns } { 0.000ns 1.170ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { CLK CLK~clkctrl 74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.151 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec0|9 {} } { 0.000ns 0.000ns 0.257ns 1.058ns } { 0.000ns 1.170ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.154 ns" { CLK CLK~clkctrl 74160:sec1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.154 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec1|6 {} } { 0.000ns 0.000ns 0.257ns 1.061ns } { 0.000ns 1.170ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.923 ns" { 74160:sec1|6 inst7 74160:sec0|30~0 74160:sec0|13 74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.923 ns" { 74160:sec1|6 {} inst7 {} 74160:sec0|30~0 {} 74160:sec0|13 {} 74160:sec0|9 {} } { 0.000ns 1.039ns 1.010ns 0.988ns 0.000ns } { 0.000ns 0.370ns 0.202ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { CLK CLK~clkctrl 74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.151 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec0|9 {} } { 0.000ns 0.000ns 0.257ns 1.058ns } { 0.000ns 1.170ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.154 ns" { CLK CLK~clkctrl 74160:sec1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.154 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec1|6 {} } { 0.000ns 0.000ns 0.257ns 1.061ns } { 0.000ns 1.170ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK H1C 74160:hour1\|8 9.685 ns register " "Info: tco from clock \"CLK\" to destination pin \"H1C\" through register \"74160:hour1\|8\" is 9.685 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.151 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.170 ns) 1.170 ns CLK 1 CLK PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(1.170 ns) = 1.170 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "E:/lhr/CLOCK/CLOCK.bdf" { { 528 -200 -32 544 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.427 ns CLK~clkctrl 2 COMB CLKCTRL_G3 22 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.427 ns; Loc. = CLKCTRL_G3; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "E:/lhr/CLOCK/CLOCK.bdf" { { 528 -200 -32 544 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.666 ns) 3.151 ns 74160:hour1\|8 3 REG LCFF_X1_Y21_N11 3 " "Info: 3: + IC(1.058 ns) + CELL(0.666 ns) = 3.151 ns; Loc. = LCFF_X1_Y21_N11; Fanout = 3; REG Node = '74160:hour1\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { CLK~clkctrl 74160:hour1|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.836 ns ( 58.27 % ) " "Info: Total cell delay = 1.836 ns ( 58.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 41.73 % ) " "Info: Total interconnect delay = 1.315 ns ( 41.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { CLK CLK~clkctrl 74160:hour1|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.151 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:hour1|8 {} } { 0.000ns 0.000ns 0.257ns 1.058ns } { 0.000ns 1.170ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.230 ns + Longest register pin " "Info: + Longest register to pin delay is 6.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:hour1\|8 1 REG LCFF_X1_Y21_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y21_N11; Fanout = 3; REG Node = '74160:hour1\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:hour1|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.894 ns) + CELL(3.336 ns) 6.230 ns H1C 2 PIN PIN_64 0 " "Info: 2: + IC(2.894 ns) + CELL(3.336 ns) = 6.230 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'H1C'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { 74160:hour1|8 H1C } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "E:/lhr/CLOCK/CLOCK.bdf" { { -248 456 472 -72 "H1C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.336 ns ( 53.55 % ) " "Info: Total cell delay = 3.336 ns ( 53.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.894 ns ( 46.45 % ) " "Info: Total interconnect delay = 2.894 ns ( 46.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { 74160:hour1|8 H1C } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.230 ns" { 74160:hour1|8 {} H1C {} } { 0.000ns 2.894ns } { 0.000ns 3.336ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { CLK CLK~clkctrl 74160:hour1|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.151 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:hour1|8 {} } { 0.000ns 0.000ns 0.257ns 1.058ns } { 0.000ns 1.170ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { 74160:hour1|8 H1C } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.230 ns" { 74160:hour1|8 {} H1C {} } { 0.000ns 2.894ns } { 0.000ns 3.336ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 18:10:09 2021 " "Info: Processing ended: Sun May 23 18:10:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
