
SAMBA_BOOTLOADER1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000052b4  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000114  20000000  000052b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .lpram        00000000  30000000  30000000  00020114  2**0
                  CONTENTS
  3 .bss          00000bd8  20000114  000053c8  00020114  2**2
                  ALLOC
  4 .stack        00000404  20000cec  00005fa0  00020114  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002013c  2**0
                  CONTENTS, READONLY
  7 .debug_info   0003566b  00000000  00000000  00020195  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00005122  00000000  00000000  00055800  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000009b0  00000000  00000000  0005a922  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  00021623  00000000  00000000  0005b2d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000128b3  00000000  00000000  0007c8f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000a43ee  00000000  00000000  0008f1a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000094a7  00000000  00000000  00133596  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000ba0  00000000  00000000  0013ca3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001978  00000000  00000000  0013d5e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	f0 10 00 20 69 42 00 00 65 42 00 00 65 42 00 00     ... iB..eB..eB..
	...
      2c:	65 42 00 00 00 00 00 00 00 00 00 00 65 42 00 00     eB..........eB..
      3c:	65 42 00 00 65 42 00 00 65 42 00 00 65 42 00 00     eB..eB..eB..eB..
      4c:	55 12 00 00 65 42 00 00 65 42 00 00 95 39 00 00     U...eB..eB...9..
      5c:	65 42 00 00 4d 17 00 00 5d 17 00 00 6d 17 00 00     eB..M...]...m...
      6c:	7d 17 00 00 8d 17 00 00 9d 17 00 00 65 42 00 00     }...........eB..
      7c:	65 42 00 00 65 42 00 00 65 42 00 00 65 42 00 00     eB..eB..eB..eB..
      8c:	65 42 00 00 65 42 00 00 65 42 00 00 65 42 00 00     eB..eB..eB..eB..
      9c:	65 42 00 00 65 42 00 00 65 42 00 00 65 42 00 00     eB..eB..eB..eB..
      ac:	65 42 00 00 00 00 00 00                             eB......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000114 	.word	0x20000114
      d4:	00000000 	.word	0x00000000
      d8:	000052b4 	.word	0x000052b4

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000118 	.word	0x20000118
     108:	000052b4 	.word	0x000052b4
     10c:	000052b4 	.word	0x000052b4
     110:	00000000 	.word	0x00000000

00000114 <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
     114:	4a02      	ldr	r2, [pc, #8]	; (120 <udi_cdc_comm_disable+0xc>)
     116:	7813      	ldrb	r3, [r2, #0]
     118:	3b01      	subs	r3, #1
     11a:	b2db      	uxtb	r3, r3
     11c:	7013      	strb	r3, [r2, #0]
}
     11e:	4770      	bx	lr
     120:	2000013b 	.word	0x2000013b

00000124 <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
     124:	2000      	movs	r0, #0
     126:	4770      	bx	lr

00000128 <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
     128:	2000      	movs	r0, #0
     12a:	4770      	bx	lr

0000012c <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
     12c:	b510      	push	{r4, lr}
	uint8_t port = udi_cdc_setup_to_port();
	UNUSED(port);

	UDI_CDC_SET_CODING_EXT(port, (&udi_cdc_line_coding[port]));
     12e:	4902      	ldr	r1, [pc, #8]	; (138 <udi_cdc_line_coding_received+0xc>)
     130:	2000      	movs	r0, #0
     132:	4b02      	ldr	r3, [pc, #8]	; (13c <udi_cdc_line_coding_received+0x10>)
     134:	4798      	blx	r3
}
     136:	bd10      	pop	{r4, pc}
     138:	20000134 	.word	0x20000134
     13c:	000043c1 	.word	0x000043c1

00000140 <udi_cdc_comm_enable>:
{
     140:	b510      	push	{r4, lr}
	udi_cdc_nb_comm_enabled = 0;
     142:	2200      	movs	r2, #0
     144:	4b12      	ldr	r3, [pc, #72]	; (190 <udi_cdc_comm_enable+0x50>)
     146:	701a      	strb	r2, [r3, #0]
	udi_cdc_state[port] = CPU_TO_LE16(0);
     148:	2000      	movs	r0, #0
     14a:	4b12      	ldr	r3, [pc, #72]	; (194 <udi_cdc_comm_enable+0x54>)
     14c:	801a      	strh	r2, [r3, #0]
	uid_cdc_state_msg[port].header.bmRequestType =
     14e:	4b12      	ldr	r3, [pc, #72]	; (198 <udi_cdc_comm_enable+0x58>)
     150:	21a1      	movs	r1, #161	; 0xa1
     152:	7019      	strb	r1, [r3, #0]
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
     154:	3981      	subs	r1, #129	; 0x81
     156:	7059      	strb	r1, [r3, #1]
	uid_cdc_state_msg[port].header.wValue = LE16(0);
     158:	805a      	strh	r2, [r3, #2]
	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
     15a:	809a      	strh	r2, [r3, #4]
	uid_cdc_state_msg[port].header.wLength = LE16(2);
     15c:	391e      	subs	r1, #30
     15e:	80d9      	strh	r1, [r3, #6]
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
     160:	811a      	strh	r2, [r3, #8]
	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
     162:	490e      	ldr	r1, [pc, #56]	; (19c <udi_cdc_comm_enable+0x5c>)
     164:	23e1      	movs	r3, #225	; 0xe1
     166:	025b      	lsls	r3, r3, #9
     168:	600b      	str	r3, [r1, #0]
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
     16a:	7108      	strb	r0, [r1, #4]
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
     16c:	7148      	strb	r0, [r1, #5]
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
     16e:	2308      	movs	r3, #8
     170:	718b      	strb	r3, [r1, #6]
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
     172:	2000      	movs	r0, #0
     174:	4b0a      	ldr	r3, [pc, #40]	; (1a0 <udi_cdc_comm_enable+0x60>)
     176:	4798      	blx	r3
	if (!UDI_CDC_ENABLE_EXT(port)) {
     178:	2000      	movs	r0, #0
     17a:	4b0a      	ldr	r3, [pc, #40]	; (1a4 <udi_cdc_comm_enable+0x64>)
     17c:	4798      	blx	r3
     17e:	2800      	cmp	r0, #0
     180:	d004      	beq.n	18c <udi_cdc_comm_enable+0x4c>
	udi_cdc_nb_comm_enabled++;
     182:	4a03      	ldr	r2, [pc, #12]	; (190 <udi_cdc_comm_enable+0x50>)
     184:	7813      	ldrb	r3, [r2, #0]
     186:	3301      	adds	r3, #1
     188:	b2db      	uxtb	r3, r3
     18a:	7013      	strb	r3, [r2, #0]
}
     18c:	bd10      	pop	{r4, pc}
     18e:	46c0      	nop			; (mov r8, r8)
     190:	2000013b 	.word	0x2000013b
     194:	200003d0 	.word	0x200003d0
     198:	20000668 	.word	0x20000668
     19c:	20000134 	.word	0x20000134
     1a0:	000043c1 	.word	0x000043c1
     1a4:	000043a1 	.word	0x000043a1

000001a8 <udi_cdc_tx_send>:
	udi_cdc_tx_send(port);
}


static void udi_cdc_tx_send(uint8_t port)
{
     1a8:	b570      	push	{r4, r5, r6, lr}
     1aa:	b084      	sub	sp, #16

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
     1ac:	4b48      	ldr	r3, [pc, #288]	; (2d0 <udi_cdc_tx_send+0x128>)
     1ae:	781b      	ldrb	r3, [r3, #0]
     1b0:	2b00      	cmp	r3, #0
     1b2:	d001      	beq.n	1b8 <udi_cdc_tx_send+0x10>
	udd_ep_run( ep,
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
			udi_cdc_data_sent);
}
     1b4:	b004      	add	sp, #16
     1b6:	bd70      	pop	{r4, r5, r6, pc}
	if (udd_is_high_speed()) {
     1b8:	4b46      	ldr	r3, [pc, #280]	; (2d4 <udi_cdc_tx_send+0x12c>)
     1ba:	4798      	blx	r3
     1bc:	2800      	cmp	r0, #0
     1be:	d046      	beq.n	24e <udi_cdc_tx_send+0xa6>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
     1c0:	4b45      	ldr	r3, [pc, #276]	; (2d8 <udi_cdc_tx_send+0x130>)
     1c2:	881c      	ldrh	r4, [r3, #0]
     1c4:	4b45      	ldr	r3, [pc, #276]	; (2dc <udi_cdc_tx_send+0x134>)
     1c6:	4798      	blx	r3
     1c8:	4284      	cmp	r4, r0
     1ca:	d0f3      	beq.n	1b4 <udi_cdc_tx_send+0xc>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     1cc:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     1d0:	425a      	negs	r2, r3
     1d2:	4153      	adcs	r3, r2
     1d4:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
     1d6:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     1d8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     1dc:	2200      	movs	r2, #0
     1de:	4b40      	ldr	r3, [pc, #256]	; (2e0 <udi_cdc_tx_send+0x138>)
     1e0:	701a      	strb	r2, [r3, #0]
	return flags;
     1e2:	9d03      	ldr	r5, [sp, #12]
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
     1e4:	4b3f      	ldr	r3, [pc, #252]	; (2e4 <udi_cdc_tx_send+0x13c>)
     1e6:	781c      	ldrb	r4, [r3, #0]
     1e8:	b2e4      	uxtb	r4, r4
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
     1ea:	0062      	lsls	r2, r4, #1
     1ec:	4b3e      	ldr	r3, [pc, #248]	; (2e8 <udi_cdc_tx_send+0x140>)
     1ee:	5ad3      	ldrh	r3, [r2, r3]
     1f0:	2b00      	cmp	r3, #0
     1f2:	d033      	beq.n	25c <udi_cdc_tx_send+0xb4>
	sof_zlp_counter = 0;
     1f4:	2200      	movs	r2, #0
     1f6:	4b3d      	ldr	r3, [pc, #244]	; (2ec <udi_cdc_tx_send+0x144>)
     1f8:	801a      	strh	r2, [r3, #0]
	if (!udi_cdc_tx_both_buf_to_send[port]) {
     1fa:	4b3d      	ldr	r3, [pc, #244]	; (2f0 <udi_cdc_tx_send+0x148>)
     1fc:	781b      	ldrb	r3, [r3, #0]
     1fe:	2b00      	cmp	r3, #0
     200:	d14b      	bne.n	29a <udi_cdc_tx_send+0xf2>
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
     202:	4263      	negs	r3, r4
     204:	4163      	adcs	r3, r4
     206:	b2db      	uxtb	r3, r3
     208:	4a36      	ldr	r2, [pc, #216]	; (2e4 <udi_cdc_tx_send+0x13c>)
     20a:	7013      	strb	r3, [r2, #0]
	udi_cdc_tx_trans_ongoing[port] = true;
     20c:	2201      	movs	r2, #1
     20e:	4b30      	ldr	r3, [pc, #192]	; (2d0 <udi_cdc_tx_send+0x128>)
     210:	701a      	strb	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     212:	2d00      	cmp	r5, #0
     214:	d004      	beq.n	220 <udi_cdc_tx_send+0x78>
		cpu_irq_enable();
     216:	4b32      	ldr	r3, [pc, #200]	; (2e0 <udi_cdc_tx_send+0x138>)
     218:	701a      	strb	r2, [r3, #0]
     21a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     21e:	b662      	cpsie	i
	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
     220:	0026      	movs	r6, r4
     222:	0063      	lsls	r3, r4, #1
     224:	4a30      	ldr	r2, [pc, #192]	; (2e8 <udi_cdc_tx_send+0x140>)
     226:	5a9b      	ldrh	r3, [r3, r2]
     228:	001d      	movs	r5, r3
     22a:	3d41      	subs	r5, #65	; 0x41
     22c:	3dff      	subs	r5, #255	; 0xff
     22e:	1e6a      	subs	r2, r5, #1
     230:	4195      	sbcs	r5, r2
     232:	b2ed      	uxtb	r5, r5
	if (b_short_packet) {
     234:	22a0      	movs	r2, #160	; 0xa0
     236:	0052      	lsls	r2, r2, #1
     238:	4293      	cmp	r3, r2
     23a:	d037      	beq.n	2ac <udi_cdc_tx_send+0x104>
		if (udd_is_high_speed()) {
     23c:	4b25      	ldr	r3, [pc, #148]	; (2d4 <udi_cdc_tx_send+0x12c>)
     23e:	4798      	blx	r3
     240:	2800      	cmp	r0, #0
     242:	d02e      	beq.n	2a2 <udi_cdc_tx_send+0xfa>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
     244:	4b25      	ldr	r3, [pc, #148]	; (2dc <udi_cdc_tx_send+0x134>)
     246:	4798      	blx	r3
     248:	4b23      	ldr	r3, [pc, #140]	; (2d8 <udi_cdc_tx_send+0x130>)
     24a:	8018      	strh	r0, [r3, #0]
     24c:	e031      	b.n	2b2 <udi_cdc_tx_send+0x10a>
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
     24e:	4b22      	ldr	r3, [pc, #136]	; (2d8 <udi_cdc_tx_send+0x130>)
     250:	881c      	ldrh	r4, [r3, #0]
     252:	4b28      	ldr	r3, [pc, #160]	; (2f4 <udi_cdc_tx_send+0x14c>)
     254:	4798      	blx	r3
     256:	4284      	cmp	r4, r0
     258:	d1b8      	bne.n	1cc <udi_cdc_tx_send+0x24>
     25a:	e7ab      	b.n	1b4 <udi_cdc_tx_send+0xc>
		sof_zlp_counter++;
     25c:	4a23      	ldr	r2, [pc, #140]	; (2ec <udi_cdc_tx_send+0x144>)
     25e:	8813      	ldrh	r3, [r2, #0]
     260:	3301      	adds	r3, #1
     262:	8013      	strh	r3, [r2, #0]
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
     264:	4b1b      	ldr	r3, [pc, #108]	; (2d4 <udi_cdc_tx_send+0x12c>)
     266:	4798      	blx	r3
     268:	2800      	cmp	r0, #0
     26a:	d103      	bne.n	274 <udi_cdc_tx_send+0xcc>
     26c:	4b1f      	ldr	r3, [pc, #124]	; (2ec <udi_cdc_tx_send+0x144>)
     26e:	881b      	ldrh	r3, [r3, #0]
     270:	2b63      	cmp	r3, #99	; 0x63
     272:	d908      	bls.n	286 <udi_cdc_tx_send+0xde>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
     274:	4b17      	ldr	r3, [pc, #92]	; (2d4 <udi_cdc_tx_send+0x12c>)
     276:	4798      	blx	r3
     278:	2800      	cmp	r0, #0
     27a:	d0bb      	beq.n	1f4 <udi_cdc_tx_send+0x4c>
     27c:	4b1e      	ldr	r3, [pc, #120]	; (2f8 <udi_cdc_tx_send+0x150>)
     27e:	4a1b      	ldr	r2, [pc, #108]	; (2ec <udi_cdc_tx_send+0x144>)
     280:	8812      	ldrh	r2, [r2, #0]
     282:	429a      	cmp	r2, r3
     284:	d8b6      	bhi.n	1f4 <udi_cdc_tx_send+0x4c>
	if (cpu_irq_is_enabled_flags(flags))
     286:	2d00      	cmp	r5, #0
     288:	d100      	bne.n	28c <udi_cdc_tx_send+0xe4>
     28a:	e793      	b.n	1b4 <udi_cdc_tx_send+0xc>
		cpu_irq_enable();
     28c:	2201      	movs	r2, #1
     28e:	4b14      	ldr	r3, [pc, #80]	; (2e0 <udi_cdc_tx_send+0x138>)
     290:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
     292:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     296:	b662      	cpsie	i
     298:	e78c      	b.n	1b4 <udi_cdc_tx_send+0xc>
		buf_sel_trans = (buf_sel_trans==0)?1:0;
     29a:	4262      	negs	r2, r4
     29c:	4154      	adcs	r4, r2
     29e:	b2e4      	uxtb	r4, r4
     2a0:	e7b4      	b.n	20c <udi_cdc_tx_send+0x64>
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
     2a2:	4b14      	ldr	r3, [pc, #80]	; (2f4 <udi_cdc_tx_send+0x14c>)
     2a4:	4798      	blx	r3
     2a6:	4b0c      	ldr	r3, [pc, #48]	; (2d8 <udi_cdc_tx_send+0x130>)
     2a8:	8018      	strh	r0, [r3, #0]
     2aa:	e002      	b.n	2b2 <udi_cdc_tx_send+0x10a>
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
     2ac:	2200      	movs	r2, #0
     2ae:	4b0a      	ldr	r3, [pc, #40]	; (2d8 <udi_cdc_tx_send+0x130>)
     2b0:	801a      	strh	r2, [r3, #0]
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
     2b2:	0076      	lsls	r6, r6, #1
	udd_ep_run( ep,
     2b4:	4b0c      	ldr	r3, [pc, #48]	; (2e8 <udi_cdc_tx_send+0x140>)
     2b6:	5af3      	ldrh	r3, [r6, r3]
			udi_cdc_tx_buf[port][buf_sel_trans],
     2b8:	00a2      	lsls	r2, r4, #2
     2ba:	1914      	adds	r4, r2, r4
     2bc:	01a4      	lsls	r4, r4, #6
     2be:	4a0f      	ldr	r2, [pc, #60]	; (2fc <udi_cdc_tx_send+0x154>)
     2c0:	1912      	adds	r2, r2, r4
	udd_ep_run( ep,
     2c2:	490f      	ldr	r1, [pc, #60]	; (300 <udi_cdc_tx_send+0x158>)
     2c4:	9100      	str	r1, [sp, #0]
     2c6:	0029      	movs	r1, r5
     2c8:	2081      	movs	r0, #129	; 0x81
     2ca:	4c0e      	ldr	r4, [pc, #56]	; (304 <udi_cdc_tx_send+0x15c>)
     2cc:	47a0      	blx	r4
     2ce:	e771      	b.n	1b4 <udi_cdc_tx_send+0xc>
     2d0:	20000664 	.word	0x20000664
     2d4:	00002cc9 	.word	0x00002cc9
     2d8:	20000660 	.word	0x20000660
     2dc:	00002cdd 	.word	0x00002cdd
     2e0:	20000112 	.word	0x20000112
     2e4:	2000065c 	.word	0x2000065c
     2e8:	20000658 	.word	0x20000658
     2ec:	20000130 	.word	0x20000130
     2f0:	200003d4 	.word	0x200003d4
     2f4:	00002ccd 	.word	0x00002ccd
     2f8:	0000031f 	.word	0x0000031f
     2fc:	200003d8 	.word	0x200003d8
     300:	00000309 	.word	0x00000309
     304:	00002fd5 	.word	0x00002fd5

00000308 <udi_cdc_data_sent>:
{
     308:	b510      	push	{r4, lr}
	if (UDD_EP_TRANSFER_OK != status) {
     30a:	2800      	cmp	r0, #0
     30c:	d000      	beq.n	310 <udi_cdc_data_sent+0x8>
}
     30e:	bd10      	pop	{r4, pc}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
     310:	4b07      	ldr	r3, [pc, #28]	; (330 <udi_cdc_data_sent+0x28>)
     312:	781b      	ldrb	r3, [r3, #0]
     314:	425a      	negs	r2, r3
     316:	4153      	adcs	r3, r2
     318:	005b      	lsls	r3, r3, #1
     31a:	2200      	movs	r2, #0
     31c:	4905      	ldr	r1, [pc, #20]	; (334 <udi_cdc_data_sent+0x2c>)
     31e:	5258      	strh	r0, [r3, r1]
	udi_cdc_tx_both_buf_to_send[port] = false;
     320:	4b05      	ldr	r3, [pc, #20]	; (338 <udi_cdc_data_sent+0x30>)
     322:	701a      	strb	r2, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
     324:	4b05      	ldr	r3, [pc, #20]	; (33c <udi_cdc_data_sent+0x34>)
     326:	701a      	strb	r2, [r3, #0]
	udi_cdc_tx_send(port);
     328:	4b05      	ldr	r3, [pc, #20]	; (340 <udi_cdc_data_sent+0x38>)
     32a:	4798      	blx	r3
     32c:	e7ef      	b.n	30e <udi_cdc_data_sent+0x6>
     32e:	46c0      	nop			; (mov r8, r8)
     330:	2000065c 	.word	0x2000065c
     334:	20000658 	.word	0x20000658
     338:	200003d4 	.word	0x200003d4
     33c:	20000664 	.word	0x20000664
     340:	000001a9 	.word	0x000001a9

00000344 <udi_cdc_data_sof_notify>:
{
     344:	b510      	push	{r4, lr}
	udi_cdc_tx_send(port_notify);
     346:	2000      	movs	r0, #0
     348:	4b01      	ldr	r3, [pc, #4]	; (350 <udi_cdc_data_sof_notify+0xc>)
     34a:	4798      	blx	r3
}
     34c:	bd10      	pop	{r4, pc}
     34e:	46c0      	nop			; (mov r8, r8)
     350:	000001a9 	.word	0x000001a9

00000354 <udi_cdc_data_disable>:
{
     354:	b510      	push	{r4, lr}
	udi_cdc_nb_data_enabled--;
     356:	4a06      	ldr	r2, [pc, #24]	; (370 <udi_cdc_data_disable+0x1c>)
     358:	7813      	ldrb	r3, [r2, #0]
     35a:	3b01      	subs	r3, #1
     35c:	b2db      	uxtb	r3, r3
     35e:	7013      	strb	r3, [r2, #0]
	port = udi_cdc_nb_data_enabled;
     360:	7810      	ldrb	r0, [r2, #0]
     362:	b2c0      	uxtb	r0, r0
	UDI_CDC_DISABLE_EXT(port);
     364:	4b03      	ldr	r3, [pc, #12]	; (374 <udi_cdc_data_disable+0x20>)
     366:	4798      	blx	r3
	udi_cdc_data_running = false;
     368:	2200      	movs	r2, #0
     36a:	4b03      	ldr	r3, [pc, #12]	; (378 <udi_cdc_data_disable+0x24>)
     36c:	701a      	strb	r2, [r3, #0]
}
     36e:	bd10      	pop	{r4, pc}
     370:	2000013c 	.word	0x2000013c
     374:	000043b1 	.word	0x000043b1
     378:	20000132 	.word	0x20000132

0000037c <udi_cdc_comm_setup>:
{
     37c:	b510      	push	{r4, lr}
	if (Udd_setup_is_in()) {
     37e:	4b20      	ldr	r3, [pc, #128]	; (400 <STACK_SIZE>)
     380:	781a      	ldrb	r2, [r3, #0]
     382:	b253      	sxtb	r3, r2
     384:	2b00      	cmp	r3, #0
     386:	db05      	blt.n	394 <udi_cdc_comm_setup+0x18>
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
     388:	2360      	movs	r3, #96	; 0x60
     38a:	4013      	ands	r3, r2
	return false;  // request Not supported
     38c:	2000      	movs	r0, #0
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
     38e:	2b20      	cmp	r3, #32
     390:	d014      	beq.n	3bc <udi_cdc_comm_setup+0x40>
}
     392:	bd10      	pop	{r4, pc}
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
     394:	2360      	movs	r3, #96	; 0x60
     396:	4013      	ands	r3, r2
	return false;  // request Not supported
     398:	2000      	movs	r0, #0
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
     39a:	2b20      	cmp	r3, #32
     39c:	d1f9      	bne.n	392 <udi_cdc_comm_setup+0x16>
			switch (udd_g_ctrlreq.req.bRequest) {
     39e:	4b18      	ldr	r3, [pc, #96]	; (400 <STACK_SIZE>)
     3a0:	785b      	ldrb	r3, [r3, #1]
     3a2:	2b21      	cmp	r3, #33	; 0x21
     3a4:	d129      	bne.n	3fa <udi_cdc_comm_setup+0x7e>
						udd_g_ctrlreq.req.wLength)
     3a6:	4b16      	ldr	r3, [pc, #88]	; (400 <STACK_SIZE>)
				if (sizeof(usb_cdc_line_coding_t) !=
     3a8:	88db      	ldrh	r3, [r3, #6]
     3aa:	2b07      	cmp	r3, #7
     3ac:	d1f1      	bne.n	392 <udi_cdc_comm_setup+0x16>
				udd_g_ctrlreq.payload =
     3ae:	4b14      	ldr	r3, [pc, #80]	; (400 <STACK_SIZE>)
     3b0:	4a14      	ldr	r2, [pc, #80]	; (404 <STACK_SIZE+0x4>)
     3b2:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size =
     3b4:	2207      	movs	r2, #7
     3b6:	819a      	strh	r2, [r3, #12]
				return true;
     3b8:	3001      	adds	r0, #1
     3ba:	e7ea      	b.n	392 <udi_cdc_comm_setup+0x16>
			switch (udd_g_ctrlreq.req.bRequest) {
     3bc:	4b10      	ldr	r3, [pc, #64]	; (400 <STACK_SIZE>)
     3be:	785b      	ldrb	r3, [r3, #1]
     3c0:	2b20      	cmp	r3, #32
     3c2:	d003      	beq.n	3cc <udi_cdc_comm_setup+0x50>
     3c4:	2b22      	cmp	r3, #34	; 0x22
     3c6:	d00f      	beq.n	3e8 <udi_cdc_comm_setup+0x6c>
	return false;  // request Not supported
     3c8:	2000      	movs	r0, #0
     3ca:	e7e2      	b.n	392 <udi_cdc_comm_setup+0x16>
						udd_g_ctrlreq.req.wLength)
     3cc:	4b0c      	ldr	r3, [pc, #48]	; (400 <STACK_SIZE>)
				if (sizeof(usb_cdc_line_coding_t) !=
     3ce:	88db      	ldrh	r3, [r3, #6]
					return false; // Error for USB host
     3d0:	2000      	movs	r0, #0
				if (sizeof(usb_cdc_line_coding_t) !=
     3d2:	2b07      	cmp	r3, #7
     3d4:	d1dd      	bne.n	392 <udi_cdc_comm_setup+0x16>
				udd_g_ctrlreq.callback =
     3d6:	4b0a      	ldr	r3, [pc, #40]	; (400 <STACK_SIZE>)
     3d8:	4a0b      	ldr	r2, [pc, #44]	; (408 <STACK_SIZE+0x8>)
     3da:	611a      	str	r2, [r3, #16]
				udd_g_ctrlreq.payload =
     3dc:	4a09      	ldr	r2, [pc, #36]	; (404 <STACK_SIZE+0x4>)
     3de:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size =
     3e0:	2207      	movs	r2, #7
     3e2:	819a      	strh	r2, [r3, #12]
				return true;
     3e4:	3001      	adds	r0, #1
     3e6:	e7d4      	b.n	392 <udi_cdc_comm_setup+0x16>
				UDI_CDC_SET_DTR_EXT(port, (0 !=
     3e8:	4b05      	ldr	r3, [pc, #20]	; (400 <STACK_SIZE>)
     3ea:	885b      	ldrh	r3, [r3, #2]
     3ec:	2101      	movs	r1, #1
     3ee:	4019      	ands	r1, r3
     3f0:	2000      	movs	r0, #0
     3f2:	4b06      	ldr	r3, [pc, #24]	; (40c <STACK_SIZE+0xc>)
     3f4:	4798      	blx	r3
				return true;
     3f6:	2001      	movs	r0, #1
     3f8:	e7cb      	b.n	392 <udi_cdc_comm_setup+0x16>
	return false;  // request Not supported
     3fa:	2000      	movs	r0, #0
     3fc:	e7c9      	b.n	392 <udi_cdc_comm_setup+0x16>
     3fe:	46c0      	nop			; (mov r8, r8)
     400:	200009ec 	.word	0x200009ec
     404:	20000134 	.word	0x20000134
     408:	0000012d 	.word	0x0000012d
     40c:	000043bd 	.word	0x000043bd

00000410 <udi_cdc_multi_get_nb_received_data>:
{
	udi_cdc_ctrl_state_change(port, true, CDC_SERIAL_STATE_OVERRUN);
}

iram_size_t udi_cdc_multi_get_nb_received_data(uint8_t port)
{
     410:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     412:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     416:	425a      	negs	r2, r3
     418:	4153      	adcs	r3, r2
     41a:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
     41c:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
     41e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     422:	2200      	movs	r2, #0
     424:	4b0a      	ldr	r3, [pc, #40]	; (450 <udi_cdc_multi_get_nb_received_data+0x40>)
     426:	701a      	strb	r2, [r3, #0]
	return flags;
     428:	9a01      	ldr	r2, [sp, #4]

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
     42a:	4b0a      	ldr	r3, [pc, #40]	; (454 <udi_cdc_multi_get_nb_received_data+0x44>)
     42c:	8819      	ldrh	r1, [r3, #0]
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
     42e:	4b0a      	ldr	r3, [pc, #40]	; (458 <udi_cdc_multi_get_nb_received_data+0x48>)
     430:	781b      	ldrb	r3, [r3, #0]
     432:	005b      	lsls	r3, r3, #1
     434:	4809      	ldr	r0, [pc, #36]	; (45c <udi_cdc_multi_get_nb_received_data+0x4c>)
     436:	5a18      	ldrh	r0, [r3, r0]
     438:	1a40      	subs	r0, r0, r1
	if (cpu_irq_is_enabled_flags(flags))
     43a:	2a00      	cmp	r2, #0
     43c:	d005      	beq.n	44a <udi_cdc_multi_get_nb_received_data+0x3a>
		cpu_irq_enable();
     43e:	2201      	movs	r2, #1
     440:	4b03      	ldr	r3, [pc, #12]	; (450 <udi_cdc_multi_get_nb_received_data+0x40>)
     442:	701a      	strb	r2, [r3, #0]
     444:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     448:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return nb_received;
}
     44a:	b002      	add	sp, #8
     44c:	4770      	bx	lr
     44e:	46c0      	nop			; (mov r8, r8)
     450:	20000112 	.word	0x20000112
     454:	200003c8 	.word	0x200003c8
     458:	200003c4 	.word	0x200003c4
     45c:	200003c0 	.word	0x200003c0

00000460 <udi_cdc_multi_is_rx_ready>:
{
	return udi_cdc_multi_get_nb_received_data(0);
}

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
     460:	b510      	push	{r4, lr}
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
     462:	4b03      	ldr	r3, [pc, #12]	; (470 <udi_cdc_multi_is_rx_ready+0x10>)
     464:	4798      	blx	r3
     466:	1e43      	subs	r3, r0, #1
     468:	4198      	sbcs	r0, r3
     46a:	b2c0      	uxtb	r0, r0
}
     46c:	bd10      	pop	{r4, pc}
     46e:	46c0      	nop			; (mov r8, r8)
     470:	00000411 	.word	0x00000411

00000474 <udi_cdc_rx_start>:
{
     474:	b510      	push	{r4, lr}
     476:	b084      	sub	sp, #16
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     478:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     47c:	425a      	negs	r2, r3
     47e:	4153      	adcs	r3, r2
     480:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
     482:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
     484:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     488:	2200      	movs	r2, #0
     48a:	4b23      	ldr	r3, [pc, #140]	; (518 <udi_cdc_rx_start+0xa4>)
     48c:	701a      	strb	r2, [r3, #0]
	return flags;
     48e:	9b03      	ldr	r3, [sp, #12]
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
     490:	4a22      	ldr	r2, [pc, #136]	; (51c <udi_cdc_rx_start+0xa8>)
     492:	7814      	ldrb	r4, [r2, #0]
     494:	b2e4      	uxtb	r4, r4
	if (udi_cdc_rx_trans_ongoing[port] ||
     496:	4a22      	ldr	r2, [pc, #136]	; (520 <udi_cdc_rx_start+0xac>)
     498:	7812      	ldrb	r2, [r2, #0]
     49a:	2a00      	cmp	r2, #0
     49c:	d107      	bne.n	4ae <udi_cdc_rx_start+0x3a>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
     49e:	4a21      	ldr	r2, [pc, #132]	; (524 <udi_cdc_rx_start+0xb0>)
     4a0:	8812      	ldrh	r2, [r2, #0]
     4a2:	0061      	lsls	r1, r4, #1
     4a4:	4820      	ldr	r0, [pc, #128]	; (528 <udi_cdc_rx_start+0xb4>)
     4a6:	5a09      	ldrh	r1, [r1, r0]
     4a8:	b292      	uxth	r2, r2
	if (udi_cdc_rx_trans_ongoing[port] ||
     4aa:	428a      	cmp	r2, r1
     4ac:	d20a      	bcs.n	4c4 <udi_cdc_rx_start+0x50>
		return false;
     4ae:	2000      	movs	r0, #0
	if (cpu_irq_is_enabled_flags(flags))
     4b0:	2b00      	cmp	r3, #0
     4b2:	d005      	beq.n	4c0 <udi_cdc_rx_start+0x4c>
		cpu_irq_enable();
     4b4:	2201      	movs	r2, #1
     4b6:	4b18      	ldr	r3, [pc, #96]	; (518 <udi_cdc_rx_start+0xa4>)
     4b8:	701a      	strb	r2, [r3, #0]
     4ba:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     4be:	b662      	cpsie	i
}
     4c0:	b004      	add	sp, #16
     4c2:	bd10      	pop	{r4, pc}
	udi_cdc_rx_pos[port] = 0;
     4c4:	2100      	movs	r1, #0
     4c6:	4a17      	ldr	r2, [pc, #92]	; (524 <udi_cdc_rx_start+0xb0>)
     4c8:	8011      	strh	r1, [r2, #0]
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
     4ca:	4262      	negs	r2, r4
     4cc:	4162      	adcs	r2, r4
     4ce:	b2d2      	uxtb	r2, r2
     4d0:	4912      	ldr	r1, [pc, #72]	; (51c <udi_cdc_rx_start+0xa8>)
     4d2:	700a      	strb	r2, [r1, #0]
	udi_cdc_rx_trans_ongoing[port] = true;
     4d4:	2101      	movs	r1, #1
     4d6:	4a12      	ldr	r2, [pc, #72]	; (520 <udi_cdc_rx_start+0xac>)
     4d8:	7011      	strb	r1, [r2, #0]
	if (cpu_irq_is_enabled_flags(flags))
     4da:	2b00      	cmp	r3, #0
     4dc:	d005      	beq.n	4ea <udi_cdc_rx_start+0x76>
		cpu_irq_enable();
     4de:	2201      	movs	r2, #1
     4e0:	4b0d      	ldr	r3, [pc, #52]	; (518 <udi_cdc_rx_start+0xa4>)
     4e2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
     4e4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     4e8:	b662      	cpsie	i
	if (udi_cdc_multi_is_rx_ready(port)) {
     4ea:	2000      	movs	r0, #0
     4ec:	4b0f      	ldr	r3, [pc, #60]	; (52c <udi_cdc_rx_start+0xb8>)
     4ee:	4798      	blx	r3
     4f0:	2800      	cmp	r0, #0
     4f2:	d10d      	bne.n	510 <udi_cdc_rx_start+0x9c>
			udi_cdc_rx_buf[port][buf_sel_trans],
     4f4:	00a2      	lsls	r2, r4, #2
     4f6:	1914      	adds	r4, r2, r4
     4f8:	01a4      	lsls	r4, r4, #6
     4fa:	4a0d      	ldr	r2, [pc, #52]	; (530 <udi_cdc_rx_start+0xbc>)
     4fc:	1912      	adds	r2, r2, r4
	return udd_ep_run(ep,
     4fe:	4b0d      	ldr	r3, [pc, #52]	; (534 <udi_cdc_rx_start+0xc0>)
     500:	9300      	str	r3, [sp, #0]
     502:	23a0      	movs	r3, #160	; 0xa0
     504:	005b      	lsls	r3, r3, #1
     506:	2101      	movs	r1, #1
     508:	2002      	movs	r0, #2
     50a:	4c0b      	ldr	r4, [pc, #44]	; (538 <udi_cdc_rx_start+0xc4>)
     50c:	47a0      	blx	r4
     50e:	e7d7      	b.n	4c0 <udi_cdc_rx_start+0x4c>
		UDI_CDC_RX_NOTIFY(port);
     510:	2000      	movs	r0, #0
     512:	4b0a      	ldr	r3, [pc, #40]	; (53c <udi_cdc_rx_start+0xc8>)
     514:	4798      	blx	r3
     516:	e7ed      	b.n	4f4 <udi_cdc_rx_start+0x80>
     518:	20000112 	.word	0x20000112
     51c:	200003c4 	.word	0x200003c4
     520:	200003cc 	.word	0x200003cc
     524:	200003c8 	.word	0x200003c8
     528:	200003c0 	.word	0x200003c0
     52c:	00000461 	.word	0x00000461
     530:	20000140 	.word	0x20000140
     534:	000005d1 	.word	0x000005d1
     538:	00002fd5 	.word	0x00002fd5
     53c:	000043bf 	.word	0x000043bf

00000540 <udi_cdc_data_enable>:
{
     540:	b570      	push	{r4, r5, r6, lr}
	udi_cdc_nb_data_enabled = 0;
     542:	2400      	movs	r4, #0
     544:	4b15      	ldr	r3, [pc, #84]	; (59c <udi_cdc_data_enable+0x5c>)
     546:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
     548:	4b15      	ldr	r3, [pc, #84]	; (5a0 <udi_cdc_data_enable+0x60>)
     54a:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_both_buf_to_send[port] = false;
     54c:	4b15      	ldr	r3, [pc, #84]	; (5a4 <udi_cdc_data_enable+0x64>)
     54e:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_sel[port] = 0;
     550:	4b15      	ldr	r3, [pc, #84]	; (5a8 <udi_cdc_data_enable+0x68>)
     552:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][0] = 0;
     554:	4b15      	ldr	r3, [pc, #84]	; (5ac <udi_cdc_data_enable+0x6c>)
     556:	2500      	movs	r5, #0
     558:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][1] = 0;
     55a:	805c      	strh	r4, [r3, #2]
	udi_cdc_tx_sof_num[port] = 0;
     55c:	4b14      	ldr	r3, [pc, #80]	; (5b0 <udi_cdc_data_enable+0x70>)
     55e:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_send(port);
     560:	2000      	movs	r0, #0
     562:	4b14      	ldr	r3, [pc, #80]	; (5b4 <udi_cdc_data_enable+0x74>)
     564:	4798      	blx	r3
	udi_cdc_rx_trans_ongoing[port] = false;
     566:	4b14      	ldr	r3, [pc, #80]	; (5b8 <udi_cdc_data_enable+0x78>)
     568:	701d      	strb	r5, [r3, #0]
	udi_cdc_rx_buf_sel[port] = 0;
     56a:	4b14      	ldr	r3, [pc, #80]	; (5bc <udi_cdc_data_enable+0x7c>)
     56c:	701d      	strb	r5, [r3, #0]
	udi_cdc_rx_buf_nb[port][0] = 0;
     56e:	4b14      	ldr	r3, [pc, #80]	; (5c0 <udi_cdc_data_enable+0x80>)
     570:	801c      	strh	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][1] = 0;
     572:	805c      	strh	r4, [r3, #2]
	udi_cdc_rx_pos[port] = 0;
     574:	4b13      	ldr	r3, [pc, #76]	; (5c4 <udi_cdc_data_enable+0x84>)
     576:	801c      	strh	r4, [r3, #0]
	if (!udi_cdc_rx_start(port)) {
     578:	2000      	movs	r0, #0
     57a:	4b13      	ldr	r3, [pc, #76]	; (5c8 <udi_cdc_data_enable+0x88>)
     57c:	4798      	blx	r3
     57e:	2800      	cmp	r0, #0
     580:	d007      	beq.n	592 <udi_cdc_data_enable+0x52>
	udi_cdc_nb_data_enabled++;
     582:	4a06      	ldr	r2, [pc, #24]	; (59c <udi_cdc_data_enable+0x5c>)
     584:	7813      	ldrb	r3, [r2, #0]
     586:	3301      	adds	r3, #1
     588:	b2db      	uxtb	r3, r3
     58a:	7013      	strb	r3, [r2, #0]
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
     58c:	7813      	ldrb	r3, [r2, #0]
     58e:	2b01      	cmp	r3, #1
     590:	d000      	beq.n	594 <udi_cdc_data_enable+0x54>
}
     592:	bd70      	pop	{r4, r5, r6, pc}
		udi_cdc_data_running = true;
     594:	2201      	movs	r2, #1
     596:	4b0d      	ldr	r3, [pc, #52]	; (5cc <udi_cdc_data_enable+0x8c>)
     598:	701a      	strb	r2, [r3, #0]
     59a:	e7fa      	b.n	592 <udi_cdc_data_enable+0x52>
     59c:	2000013c 	.word	0x2000013c
     5a0:	20000664 	.word	0x20000664
     5a4:	200003d4 	.word	0x200003d4
     5a8:	2000065c 	.word	0x2000065c
     5ac:	20000658 	.word	0x20000658
     5b0:	20000660 	.word	0x20000660
     5b4:	000001a9 	.word	0x000001a9
     5b8:	200003cc 	.word	0x200003cc
     5bc:	200003c4 	.word	0x200003c4
     5c0:	200003c0 	.word	0x200003c0
     5c4:	200003c8 	.word	0x200003c8
     5c8:	00000475 	.word	0x00000475
     5cc:	20000132 	.word	0x20000132

000005d0 <udi_cdc_data_received>:
{
     5d0:	b510      	push	{r4, lr}
     5d2:	b082      	sub	sp, #8
     5d4:	0014      	movs	r4, r2
	if (UDD_EP_TRANSFER_OK != status) {
     5d6:	2800      	cmp	r0, #0
     5d8:	d110      	bne.n	5fc <udi_cdc_data_received+0x2c>
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
     5da:	4b10      	ldr	r3, [pc, #64]	; (61c <udi_cdc_data_received+0x4c>)
     5dc:	781a      	ldrb	r2, [r3, #0]
     5de:	4253      	negs	r3, r2
     5e0:	415a      	adcs	r2, r3
     5e2:	b2d2      	uxtb	r2, r2
	if (!n) {
     5e4:	2900      	cmp	r1, #0
     5e6:	d00b      	beq.n	600 <udi_cdc_data_received+0x30>
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
     5e8:	b289      	uxth	r1, r1
     5ea:	0052      	lsls	r2, r2, #1
     5ec:	4b0c      	ldr	r3, [pc, #48]	; (620 <udi_cdc_data_received+0x50>)
     5ee:	52d1      	strh	r1, [r2, r3]
	udi_cdc_rx_trans_ongoing[port] = false;
     5f0:	2200      	movs	r2, #0
     5f2:	4b0c      	ldr	r3, [pc, #48]	; (624 <udi_cdc_data_received+0x54>)
     5f4:	701a      	strb	r2, [r3, #0]
	udi_cdc_rx_start(port);
     5f6:	2000      	movs	r0, #0
     5f8:	4b0b      	ldr	r3, [pc, #44]	; (628 <udi_cdc_data_received+0x58>)
     5fa:	4798      	blx	r3
}
     5fc:	b002      	add	sp, #8
     5fe:	bd10      	pop	{r4, pc}
				udi_cdc_rx_buf[port][buf_sel_trans],
     600:	0093      	lsls	r3, r2, #2
     602:	189a      	adds	r2, r3, r2
     604:	0192      	lsls	r2, r2, #6
     606:	4b09      	ldr	r3, [pc, #36]	; (62c <udi_cdc_data_received+0x5c>)
     608:	189a      	adds	r2, r3, r2
		udd_ep_run( ep,
     60a:	4b09      	ldr	r3, [pc, #36]	; (630 <udi_cdc_data_received+0x60>)
     60c:	9300      	str	r3, [sp, #0]
     60e:	23a0      	movs	r3, #160	; 0xa0
     610:	005b      	lsls	r3, r3, #1
     612:	3101      	adds	r1, #1
     614:	0020      	movs	r0, r4
     616:	4c07      	ldr	r4, [pc, #28]	; (634 <udi_cdc_data_received+0x64>)
     618:	47a0      	blx	r4
		return;
     61a:	e7ef      	b.n	5fc <udi_cdc_data_received+0x2c>
     61c:	200003c4 	.word	0x200003c4
     620:	200003c0 	.word	0x200003c0
     624:	200003cc 	.word	0x200003cc
     628:	00000475 	.word	0x00000475
     62c:	20000140 	.word	0x20000140
     630:	000005d1 	.word	0x000005d1
     634:	00002fd5 	.word	0x00002fd5

00000638 <udi_cdc_is_rx_ready>:

bool udi_cdc_is_rx_ready(void)
{
     638:	b510      	push	{r4, lr}
	return udi_cdc_multi_is_rx_ready(0);
     63a:	2000      	movs	r0, #0
     63c:	4b01      	ldr	r3, [pc, #4]	; (644 <udi_cdc_is_rx_ready+0xc>)
     63e:	4798      	blx	r3
}
     640:	bd10      	pop	{r4, pc}
     642:	46c0      	nop			; (mov r8, r8)
     644:	00000461 	.word	0x00000461

00000648 <udi_cdc_multi_getc>:

int udi_cdc_multi_getc(uint8_t port)
{
     648:	b5f0      	push	{r4, r5, r6, r7, lr}
     64a:	46d6      	mov	lr, sl
     64c:	464f      	mov	r7, r9
     64e:	4646      	mov	r6, r8
     650:	b5c0      	push	{r6, r7, lr}
     652:	b082      	sub	sp, #8

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
     654:	4b28      	ldr	r3, [pc, #160]	; (6f8 <udi_cdc_multi_getc+0xb0>)
     656:	799b      	ldrb	r3, [r3, #6]
     658:	3b09      	subs	r3, #9
     65a:	425a      	negs	r2, r3
     65c:	4153      	adcs	r3, r2
     65e:	b2db      	uxtb	r3, r3
     660:	4699      	mov	r9, r3
	int rx_data = 0;
     662:	2300      	movs	r3, #0
     664:	469c      	mov	ip, r3
	cpu_irq_disable();
     666:	4b25      	ldr	r3, [pc, #148]	; (6fc <udi_cdc_multi_getc+0xb4>)
     668:	4698      	mov	r8, r3
     66a:	2700      	movs	r7, #0

udi_cdc_getc_process_one_byte:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
     66c:	4e24      	ldr	r6, [pc, #144]	; (700 <udi_cdc_multi_getc+0xb8>)
	buf_sel = udi_cdc_rx_buf_sel[port];
     66e:	4c25      	ldr	r4, [pc, #148]	; (704 <udi_cdc_multi_getc+0xbc>)
     670:	e005      	b.n	67e <udi_cdc_multi_getc+0x36>
	again = pos >= udi_cdc_rx_buf_nb[port][buf_sel];
	cpu_irq_restore(flags);
	while (again) {
     672:	428b      	cmp	r3, r1
     674:	d329      	bcc.n	6ca <udi_cdc_multi_getc+0x82>
		if (!udi_cdc_data_running) {
     676:	4b24      	ldr	r3, [pc, #144]	; (708 <udi_cdc_multi_getc+0xc0>)
     678:	781b      	ldrb	r3, [r3, #0]
     67a:	2b00      	cmp	r3, #0
     67c:	d01d      	beq.n	6ba <udi_cdc_multi_getc+0x72>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     67e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     682:	425a      	negs	r2, r3
     684:	4153      	adcs	r3, r2
     686:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
     688:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
     68a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     68e:	4643      	mov	r3, r8
     690:	701f      	strb	r7, [r3, #0]
	return flags;
     692:	9801      	ldr	r0, [sp, #4]
	pos = udi_cdc_rx_pos[port];
     694:	8833      	ldrh	r3, [r6, #0]
     696:	b29b      	uxth	r3, r3
	buf_sel = udi_cdc_rx_buf_sel[port];
     698:	7822      	ldrb	r2, [r4, #0]
     69a:	b2d2      	uxtb	r2, r2
	again = pos >= udi_cdc_rx_buf_nb[port][buf_sel];
     69c:	0055      	lsls	r5, r2, #1
     69e:	491b      	ldr	r1, [pc, #108]	; (70c <udi_cdc_multi_getc+0xc4>)
     6a0:	5a69      	ldrh	r1, [r5, r1]
     6a2:	b289      	uxth	r1, r1
	if (cpu_irq_is_enabled_flags(flags))
     6a4:	2800      	cmp	r0, #0
     6a6:	d0e4      	beq.n	672 <udi_cdc_multi_getc+0x2a>
		cpu_irq_enable();
     6a8:	2001      	movs	r0, #1
     6aa:	4682      	mov	sl, r0
     6ac:	4813      	ldr	r0, [pc, #76]	; (6fc <udi_cdc_multi_getc+0xb4>)
     6ae:	4655      	mov	r5, sl
     6b0:	7005      	strb	r5, [r0, #0]
     6b2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     6b6:	b662      	cpsie	i
     6b8:	e7db      	b.n	672 <udi_cdc_multi_getc+0x2a>
			return 0;
     6ba:	2500      	movs	r5, #0
		b_databit_9 = false;
		rx_data = rx_data << 8;
		goto udi_cdc_getc_process_one_byte;
	}
	return rx_data;
}
     6bc:	0028      	movs	r0, r5
     6be:	b002      	add	sp, #8
     6c0:	bc1c      	pop	{r2, r3, r4}
     6c2:	4690      	mov	r8, r2
     6c4:	4699      	mov	r9, r3
     6c6:	46a2      	mov	sl, r4
     6c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	rx_data |= udi_cdc_rx_buf[port][buf_sel][pos];
     6ca:	0091      	lsls	r1, r2, #2
     6cc:	188a      	adds	r2, r1, r2
     6ce:	0192      	lsls	r2, r2, #6
     6d0:	490f      	ldr	r1, [pc, #60]	; (710 <udi_cdc_multi_getc+0xc8>)
     6d2:	188a      	adds	r2, r1, r2
     6d4:	5cd2      	ldrb	r2, [r2, r3]
     6d6:	4665      	mov	r5, ip
     6d8:	4315      	orrs	r5, r2
	udi_cdc_rx_pos[port] = pos+1;
     6da:	3301      	adds	r3, #1
     6dc:	b29b      	uxth	r3, r3
     6de:	4a08      	ldr	r2, [pc, #32]	; (700 <udi_cdc_multi_getc+0xb8>)
     6e0:	8013      	strh	r3, [r2, #0]
	udi_cdc_rx_start(port);
     6e2:	2000      	movs	r0, #0
     6e4:	4b0b      	ldr	r3, [pc, #44]	; (714 <udi_cdc_multi_getc+0xcc>)
     6e6:	4798      	blx	r3
	if (b_databit_9) {
     6e8:	464b      	mov	r3, r9
     6ea:	2b00      	cmp	r3, #0
     6ec:	d0e6      	beq.n	6bc <udi_cdc_multi_getc+0x74>
		rx_data = rx_data << 8;
     6ee:	022b      	lsls	r3, r5, #8
     6f0:	469c      	mov	ip, r3
		b_databit_9 = false;
     6f2:	2300      	movs	r3, #0
     6f4:	4699      	mov	r9, r3
		goto udi_cdc_getc_process_one_byte;
     6f6:	e7c2      	b.n	67e <udi_cdc_multi_getc+0x36>
     6f8:	20000134 	.word	0x20000134
     6fc:	20000112 	.word	0x20000112
     700:	200003c8 	.word	0x200003c8
     704:	200003c4 	.word	0x200003c4
     708:	20000132 	.word	0x20000132
     70c:	200003c0 	.word	0x200003c0
     710:	20000140 	.word	0x20000140
     714:	00000475 	.word	0x00000475

00000718 <udi_cdc_getc>:

int udi_cdc_getc(void)
{
     718:	b510      	push	{r4, lr}
	return udi_cdc_multi_getc(0);
     71a:	2000      	movs	r0, #0
     71c:	4b01      	ldr	r3, [pc, #4]	; (724 <udi_cdc_getc+0xc>)
     71e:	4798      	blx	r3
}
     720:	bd10      	pop	{r4, pc}
     722:	46c0      	nop			; (mov r8, r8)
     724:	00000649 	.word	0x00000649

00000728 <udi_cdc_multi_read_buf>:

iram_size_t udi_cdc_multi_read_buf(uint8_t port, void* buf, iram_size_t size)
{
     728:	b5f0      	push	{r4, r5, r6, r7, lr}
     72a:	46de      	mov	lr, fp
     72c:	4657      	mov	r7, sl
     72e:	464e      	mov	r6, r9
     730:	b5c0      	push	{r6, r7, lr}
     732:	b082      	sub	sp, #8
     734:	0015      	movs	r5, r2
	irqflags_t flags;
	uint8_t *ptr_buf = (uint8_t *)buf;
     736:	000e      	movs	r6, r1
	cpu_irq_disable();
     738:	4b27      	ldr	r3, [pc, #156]	; (7d8 <udi_cdc_multi_read_buf+0xb0>)
     73a:	469b      	mov	fp, r3
     73c:	2300      	movs	r3, #0
     73e:	469a      	mov	sl, r3
#endif

udi_cdc_read_buf_loop_wait:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
     740:	4b26      	ldr	r3, [pc, #152]	; (7dc <udi_cdc_multi_read_buf+0xb4>)
     742:	4699      	mov	r9, r3
	buf_sel = udi_cdc_rx_buf_sel[port];
     744:	4f26      	ldr	r7, [pc, #152]	; (7e0 <udi_cdc_multi_read_buf+0xb8>)
     746:	e01d      	b.n	784 <udi_cdc_multi_read_buf+0x5c>
		}
		goto udi_cdc_read_buf_loop_wait;
	}

	// Read data
	copy_nb = udi_cdc_rx_buf_nb[port][buf_sel] - pos;
     748:	005a      	lsls	r2, r3, #1
     74a:	4826      	ldr	r0, [pc, #152]	; (7e4 <udi_cdc_multi_read_buf+0xbc>)
     74c:	5a12      	ldrh	r2, [r2, r0]
     74e:	1a52      	subs	r2, r2, r1
     750:	002c      	movs	r4, r5
     752:	4295      	cmp	r5, r2
     754:	d900      	bls.n	758 <udi_cdc_multi_read_buf+0x30>
     756:	0014      	movs	r4, r2
	if (copy_nb>size) {
		copy_nb = size;
	}
	memcpy(ptr_buf, &udi_cdc_rx_buf[port][buf_sel][pos], copy_nb);
     758:	009a      	lsls	r2, r3, #2
     75a:	18d3      	adds	r3, r2, r3
     75c:	019b      	lsls	r3, r3, #6
     75e:	1859      	adds	r1, r3, r1
     760:	4b21      	ldr	r3, [pc, #132]	; (7e8 <udi_cdc_multi_read_buf+0xc0>)
     762:	1859      	adds	r1, r3, r1
     764:	0022      	movs	r2, r4
     766:	0030      	movs	r0, r6
     768:	4b20      	ldr	r3, [pc, #128]	; (7ec <udi_cdc_multi_read_buf+0xc4>)
     76a:	4798      	blx	r3
	udi_cdc_rx_pos[port] += copy_nb;
     76c:	4a1b      	ldr	r2, [pc, #108]	; (7dc <udi_cdc_multi_read_buf+0xb4>)
     76e:	8813      	ldrh	r3, [r2, #0]
     770:	191b      	adds	r3, r3, r4
     772:	b29b      	uxth	r3, r3
     774:	8013      	strh	r3, [r2, #0]
	ptr_buf += copy_nb;
     776:	1936      	adds	r6, r6, r4
	size -= copy_nb;
     778:	1b2d      	subs	r5, r5, r4
	udi_cdc_rx_start(port);
     77a:	2000      	movs	r0, #0
     77c:	4b1c      	ldr	r3, [pc, #112]	; (7f0 <udi_cdc_multi_read_buf+0xc8>)
     77e:	4798      	blx	r3

	if (size) {
     780:	2d00      	cmp	r5, #0
     782:	d022      	beq.n	7ca <udi_cdc_multi_read_buf+0xa2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     784:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     788:	425a      	negs	r2, r3
     78a:	4153      	adcs	r3, r2
     78c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
     78e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
     790:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     794:	465b      	mov	r3, fp
     796:	4652      	mov	r2, sl
     798:	701a      	strb	r2, [r3, #0]
	return flags;
     79a:	9801      	ldr	r0, [sp, #4]
	pos = udi_cdc_rx_pos[port];
     79c:	464b      	mov	r3, r9
     79e:	8819      	ldrh	r1, [r3, #0]
     7a0:	b289      	uxth	r1, r1
	buf_sel = udi_cdc_rx_buf_sel[port];
     7a2:	783b      	ldrb	r3, [r7, #0]
     7a4:	b2db      	uxtb	r3, r3
	again = pos >= udi_cdc_rx_buf_nb[port][buf_sel];
     7a6:	005c      	lsls	r4, r3, #1
     7a8:	4a0e      	ldr	r2, [pc, #56]	; (7e4 <udi_cdc_multi_read_buf+0xbc>)
     7aa:	5aa2      	ldrh	r2, [r4, r2]
     7ac:	b292      	uxth	r2, r2
	if (cpu_irq_is_enabled_flags(flags))
     7ae:	2800      	cmp	r0, #0
     7b0:	d005      	beq.n	7be <udi_cdc_multi_read_buf+0x96>
		cpu_irq_enable();
     7b2:	2401      	movs	r4, #1
     7b4:	4808      	ldr	r0, [pc, #32]	; (7d8 <udi_cdc_multi_read_buf+0xb0>)
     7b6:	7004      	strb	r4, [r0, #0]
     7b8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     7bc:	b662      	cpsie	i
	while (again) {
     7be:	4291      	cmp	r1, r2
     7c0:	d3c2      	bcc.n	748 <udi_cdc_multi_read_buf+0x20>
		if (!udi_cdc_data_running) {
     7c2:	4b0c      	ldr	r3, [pc, #48]	; (7f4 <udi_cdc_multi_read_buf+0xcc>)
     7c4:	781b      	ldrb	r3, [r3, #0]
     7c6:	2b00      	cmp	r3, #0
     7c8:	d1dc      	bne.n	784 <udi_cdc_multi_read_buf+0x5c>
		goto udi_cdc_read_buf_loop_wait;
	}
	return 0;
}
     7ca:	0028      	movs	r0, r5
     7cc:	b002      	add	sp, #8
     7ce:	bc1c      	pop	{r2, r3, r4}
     7d0:	4691      	mov	r9, r2
     7d2:	469a      	mov	sl, r3
     7d4:	46a3      	mov	fp, r4
     7d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     7d8:	20000112 	.word	0x20000112
     7dc:	200003c8 	.word	0x200003c8
     7e0:	200003c4 	.word	0x200003c4
     7e4:	200003c0 	.word	0x200003c0
     7e8:	20000140 	.word	0x20000140
     7ec:	0000515d 	.word	0x0000515d
     7f0:	00000475 	.word	0x00000475
     7f4:	20000132 	.word	0x20000132

000007f8 <udi_cdc_multi_read_no_polling>:

iram_size_t udi_cdc_multi_read_no_polling(uint8_t port, void* buf, iram_size_t size)
{
     7f8:	b570      	push	{r4, r5, r6, lr}
     7fa:	b082      	sub	sp, #8
     7fc:	0008      	movs	r0, r1
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	//Data interface not started... exit
	if (!udi_cdc_data_running) {
     7fe:	4b29      	ldr	r3, [pc, #164]	; (8a4 <udi_cdc_multi_read_no_polling+0xac>)
     800:	781b      	ldrb	r3, [r3, #0]
		return 0;
     802:	2400      	movs	r4, #0
	if (!udi_cdc_data_running) {
     804:	2b00      	cmp	r3, #0
     806:	d023      	beq.n	850 <udi_cdc_multi_read_no_polling+0x58>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     808:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     80c:	4259      	negs	r1, r3
     80e:	414b      	adcs	r3, r1
     810:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     812:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
     814:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     818:	2100      	movs	r1, #0
     81a:	4b23      	ldr	r3, [pc, #140]	; (8a8 <udi_cdc_multi_read_no_polling+0xb0>)
     81c:	7019      	strb	r1, [r3, #0]
	return flags;
     81e:	9d00      	ldr	r5, [sp, #0]
	}
	
	//Get number of available data
	// Check available data
	flags = cpu_irq_save(); // to protect udi_cdc_rx_pos & udi_cdc_rx_buf_sel
	pos = udi_cdc_rx_pos[port];
     820:	4b22      	ldr	r3, [pc, #136]	; (8ac <udi_cdc_multi_read_no_polling+0xb4>)
     822:	8819      	ldrh	r1, [r3, #0]
     824:	b289      	uxth	r1, r1
	buf_sel = udi_cdc_rx_buf_sel[port];
     826:	4b22      	ldr	r3, [pc, #136]	; (8b0 <udi_cdc_multi_read_no_polling+0xb8>)
     828:	781b      	ldrb	r3, [r3, #0]
     82a:	b2db      	uxtb	r3, r3
	nb_avail_data = udi_cdc_rx_buf_nb[port][buf_sel] - pos;
     82c:	005e      	lsls	r6, r3, #1
     82e:	4c21      	ldr	r4, [pc, #132]	; (8b4 <udi_cdc_multi_read_no_polling+0xbc>)
     830:	5b34      	ldrh	r4, [r6, r4]
     832:	1a64      	subs	r4, r4, r1
	if (cpu_irq_is_enabled_flags(flags))
     834:	2d00      	cmp	r5, #0
     836:	d005      	beq.n	844 <udi_cdc_multi_read_no_polling+0x4c>
		cpu_irq_enable();
     838:	2601      	movs	r6, #1
     83a:	4d1b      	ldr	r5, [pc, #108]	; (8a8 <udi_cdc_multi_read_no_polling+0xb0>)
     83c:	702e      	strb	r6, [r5, #0]
     83e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     842:	b662      	cpsie	i
     844:	0025      	movs	r5, r4
     846:	4294      	cmp	r4, r2
     848:	d900      	bls.n	84c <udi_cdc_multi_read_no_polling+0x54>
     84a:	0015      	movs	r5, r2
	//If the buffer contains less than the requested number of data,
	//adjust read size
	if(nb_avail_data<size) {
		size = nb_avail_data;
	}
	if(size>0) {
     84c:	2d00      	cmp	r5, #0
     84e:	d102      	bne.n	856 <udi_cdc_multi_read_no_polling+0x5e>
		
		ptr_buf += size;
		udi_cdc_rx_start(port);
	}
	return(nb_avail_data);
}
     850:	0020      	movs	r0, r4
     852:	b002      	add	sp, #8
     854:	bd70      	pop	{r4, r5, r6, pc}
		memcpy(ptr_buf, &udi_cdc_rx_buf[port][buf_sel][pos], size);
     856:	009a      	lsls	r2, r3, #2
     858:	18d3      	adds	r3, r2, r3
     85a:	019b      	lsls	r3, r3, #6
     85c:	1859      	adds	r1, r3, r1
     85e:	4b16      	ldr	r3, [pc, #88]	; (8b8 <udi_cdc_multi_read_no_polling+0xc0>)
     860:	1859      	adds	r1, r3, r1
     862:	002a      	movs	r2, r5
     864:	4b15      	ldr	r3, [pc, #84]	; (8bc <udi_cdc_multi_read_no_polling+0xc4>)
     866:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     868:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     86c:	425a      	negs	r2, r3
     86e:	4153      	adcs	r3, r2
     870:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
     872:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
     874:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     878:	2200      	movs	r2, #0
     87a:	4b0b      	ldr	r3, [pc, #44]	; (8a8 <udi_cdc_multi_read_no_polling+0xb0>)
     87c:	701a      	strb	r2, [r3, #0]
	return flags;
     87e:	9901      	ldr	r1, [sp, #4]
		udi_cdc_rx_pos[port] += size;
     880:	4a0a      	ldr	r2, [pc, #40]	; (8ac <udi_cdc_multi_read_no_polling+0xb4>)
     882:	8813      	ldrh	r3, [r2, #0]
     884:	195d      	adds	r5, r3, r5
     886:	b2ad      	uxth	r5, r5
     888:	8015      	strh	r5, [r2, #0]
	if (cpu_irq_is_enabled_flags(flags))
     88a:	2900      	cmp	r1, #0
     88c:	d005      	beq.n	89a <udi_cdc_multi_read_no_polling+0xa2>
		cpu_irq_enable();
     88e:	2201      	movs	r2, #1
     890:	4b05      	ldr	r3, [pc, #20]	; (8a8 <udi_cdc_multi_read_no_polling+0xb0>)
     892:	701a      	strb	r2, [r3, #0]
     894:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     898:	b662      	cpsie	i
		udi_cdc_rx_start(port);
     89a:	2000      	movs	r0, #0
     89c:	4b08      	ldr	r3, [pc, #32]	; (8c0 <udi_cdc_multi_read_no_polling+0xc8>)
     89e:	4798      	blx	r3
     8a0:	e7d6      	b.n	850 <udi_cdc_multi_read_no_polling+0x58>
     8a2:	46c0      	nop			; (mov r8, r8)
     8a4:	20000132 	.word	0x20000132
     8a8:	20000112 	.word	0x20000112
     8ac:	200003c8 	.word	0x200003c8
     8b0:	200003c4 	.word	0x200003c4
     8b4:	200003c0 	.word	0x200003c0
     8b8:	20000140 	.word	0x20000140
     8bc:	0000515d 	.word	0x0000515d
     8c0:	00000475 	.word	0x00000475

000008c4 <udi_cdc_read_no_polling>:

iram_size_t udi_cdc_read_no_polling(void* buf, iram_size_t size)
{
     8c4:	b510      	push	{r4, lr}
     8c6:	000a      	movs	r2, r1
	return udi_cdc_multi_read_no_polling(0, buf, size);
     8c8:	0001      	movs	r1, r0
     8ca:	2000      	movs	r0, #0
     8cc:	4b01      	ldr	r3, [pc, #4]	; (8d4 <udi_cdc_read_no_polling+0x10>)
     8ce:	4798      	blx	r3
}
     8d0:	bd10      	pop	{r4, pc}
     8d2:	46c0      	nop			; (mov r8, r8)
     8d4:	000007f9 	.word	0x000007f9

000008d8 <udi_cdc_read_buf>:

iram_size_t udi_cdc_read_buf(void* buf, iram_size_t size)
{
     8d8:	b510      	push	{r4, lr}
     8da:	000a      	movs	r2, r1
	return udi_cdc_multi_read_buf(0, buf, size);
     8dc:	0001      	movs	r1, r0
     8de:	2000      	movs	r0, #0
     8e0:	4b01      	ldr	r3, [pc, #4]	; (8e8 <udi_cdc_read_buf+0x10>)
     8e2:	4798      	blx	r3
}
     8e4:	bd10      	pop	{r4, pc}
     8e6:	46c0      	nop			; (mov r8, r8)
     8e8:	00000729 	.word	0x00000729

000008ec <udi_cdc_multi_get_free_tx_buffer>:

iram_size_t udi_cdc_multi_get_free_tx_buffer(uint8_t port)
{
     8ec:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     8ee:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     8f2:	425a      	negs	r2, r3
     8f4:	4153      	adcs	r3, r2
     8f6:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
     8f8:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
     8fa:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     8fe:	2200      	movs	r2, #0
     900:	4b15      	ldr	r3, [pc, #84]	; (958 <udi_cdc_multi_get_free_tx_buffer+0x6c>)
     902:	701a      	strb	r2, [r3, #0]
	return flags;
     904:	9901      	ldr	r1, [sp, #4]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
     906:	4b15      	ldr	r3, [pc, #84]	; (95c <udi_cdc_multi_get_free_tx_buffer+0x70>)
     908:	781b      	ldrb	r3, [r3, #0]
     90a:	b2db      	uxtb	r3, r3
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
     90c:	0058      	lsls	r0, r3, #1
     90e:	4a14      	ldr	r2, [pc, #80]	; (960 <udi_cdc_multi_get_free_tx_buffer+0x74>)
     910:	5a82      	ldrh	r2, [r0, r2]
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
     912:	20a0      	movs	r0, #160	; 0xa0
     914:	0040      	lsls	r0, r0, #1
     916:	4282      	cmp	r2, r0
     918:	d00c      	beq.n	934 <udi_cdc_multi_get_free_tx_buffer+0x48>
			udi_cdc_tx_both_buf_to_send[port] = true;
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
			buf_sel_nb = 0;
		}
	}
	retval = UDI_CDC_TX_BUFFERS - buf_sel_nb;  
     91a:	20a0      	movs	r0, #160	; 0xa0
     91c:	0040      	lsls	r0, r0, #1
     91e:	1a80      	subs	r0, r0, r2
	if (cpu_irq_is_enabled_flags(flags))
     920:	2900      	cmp	r1, #0
     922:	d005      	beq.n	930 <udi_cdc_multi_get_free_tx_buffer+0x44>
		cpu_irq_enable();
     924:	2201      	movs	r2, #1
     926:	4b0c      	ldr	r3, [pc, #48]	; (958 <udi_cdc_multi_get_free_tx_buffer+0x6c>)
     928:	701a      	strb	r2, [r3, #0]
     92a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     92e:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return retval;
}
     930:	b002      	add	sp, #8
     932:	4770      	bx	lr
		if ((!udi_cdc_tx_trans_ongoing[port])
     934:	480b      	ldr	r0, [pc, #44]	; (964 <udi_cdc_multi_get_free_tx_buffer+0x78>)
     936:	7800      	ldrb	r0, [r0, #0]
     938:	2800      	cmp	r0, #0
     93a:	d1ee      	bne.n	91a <udi_cdc_multi_get_free_tx_buffer+0x2e>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
     93c:	480a      	ldr	r0, [pc, #40]	; (968 <udi_cdc_multi_get_free_tx_buffer+0x7c>)
     93e:	7800      	ldrb	r0, [r0, #0]
     940:	2800      	cmp	r0, #0
     942:	d1ea      	bne.n	91a <udi_cdc_multi_get_free_tx_buffer+0x2e>
			udi_cdc_tx_both_buf_to_send[port] = true;
     944:	3001      	adds	r0, #1
     946:	4a08      	ldr	r2, [pc, #32]	; (968 <udi_cdc_multi_get_free_tx_buffer+0x7c>)
     948:	7010      	strb	r0, [r2, #0]
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
     94a:	425a      	negs	r2, r3
     94c:	4153      	adcs	r3, r2
     94e:	b2db      	uxtb	r3, r3
     950:	4a02      	ldr	r2, [pc, #8]	; (95c <udi_cdc_multi_get_free_tx_buffer+0x70>)
     952:	7013      	strb	r3, [r2, #0]
			buf_sel_nb = 0;
     954:	2200      	movs	r2, #0
     956:	e7e0      	b.n	91a <udi_cdc_multi_get_free_tx_buffer+0x2e>
     958:	20000112 	.word	0x20000112
     95c:	2000065c 	.word	0x2000065c
     960:	20000658 	.word	0x20000658
     964:	20000664 	.word	0x20000664
     968:	200003d4 	.word	0x200003d4

0000096c <udi_cdc_multi_is_tx_ready>:
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
     96c:	b510      	push	{r4, lr}
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
     96e:	4b03      	ldr	r3, [pc, #12]	; (97c <udi_cdc_multi_is_tx_ready+0x10>)
     970:	4798      	blx	r3
     972:	1e43      	subs	r3, r0, #1
     974:	4198      	sbcs	r0, r3
     976:	b2c0      	uxtb	r0, r0
}
     978:	bd10      	pop	{r4, pc}
     97a:	46c0      	nop			; (mov r8, r8)
     97c:	000008ed 	.word	0x000008ed

00000980 <udi_cdc_multi_putc>:
{
	return udi_cdc_multi_is_tx_ready(0);
}

int udi_cdc_multi_putc(uint8_t port, int value)
{
     980:	b5f0      	push	{r4, r5, r6, r7, lr}
     982:	46de      	mov	lr, fp
     984:	4657      	mov	r7, sl
     986:	464e      	mov	r6, r9
     988:	4645      	mov	r5, r8
     98a:	b5e0      	push	{r5, r6, r7, lr}
     98c:	b083      	sub	sp, #12
     98e:	000c      	movs	r4, r1

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
     990:	4b23      	ldr	r3, [pc, #140]	; (a20 <udi_cdc_multi_putc+0xa0>)
     992:	799d      	ldrb	r5, [r3, #6]
     994:	3d09      	subs	r5, #9
     996:	426b      	negs	r3, r5
     998:	415d      	adcs	r5, r3
     99a:	b2ed      	uxtb	r5, r5

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
     99c:	4e21      	ldr	r6, [pc, #132]	; (a24 <udi_cdc_multi_putc+0xa4>)
	cpu_irq_disable();
     99e:	4b22      	ldr	r3, [pc, #136]	; (a28 <udi_cdc_multi_putc+0xa8>)
     9a0:	4698      	mov	r8, r3
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
     9a2:	4b22      	ldr	r3, [pc, #136]	; (a2c <udi_cdc_multi_putc+0xac>)
     9a4:	469a      	mov	sl, r3
     9a6:	e029      	b.n	9fc <udi_cdc_multi_putc+0x7c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     9a8:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     9ac:	425a      	negs	r2, r3
     9ae:	4153      	adcs	r3, r2
     9b0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
     9b2:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
     9b4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     9b8:	2300      	movs	r3, #0
     9ba:	4642      	mov	r2, r8
     9bc:	7013      	strb	r3, [r2, #0]
	return flags;
     9be:	9b01      	ldr	r3, [sp, #4]
     9c0:	469b      	mov	fp, r3
     9c2:	4653      	mov	r3, sl
     9c4:	781a      	ldrb	r2, [r3, #0]
     9c6:	b2d2      	uxtb	r2, r2
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
     9c8:	4b19      	ldr	r3, [pc, #100]	; (a30 <udi_cdc_multi_putc+0xb0>)
     9ca:	469c      	mov	ip, r3
     9cc:	0057      	lsls	r7, r2, #1
     9ce:	5af8      	ldrh	r0, [r7, r3]
     9d0:	1c43      	adds	r3, r0, #1
     9d2:	4661      	mov	r1, ip
     9d4:	527b      	strh	r3, [r7, r1]
     9d6:	0093      	lsls	r3, r2, #2
     9d8:	189b      	adds	r3, r3, r2
     9da:	019b      	lsls	r3, r3, #6
     9dc:	4a15      	ldr	r2, [pc, #84]	; (a34 <udi_cdc_multi_putc+0xb4>)
     9de:	18d3      	adds	r3, r2, r3
     9e0:	541c      	strb	r4, [r3, r0]
	if (cpu_irq_is_enabled_flags(flags))
     9e2:	465b      	mov	r3, fp
     9e4:	2b00      	cmp	r3, #0
     9e6:	d005      	beq.n	9f4 <udi_cdc_multi_putc+0x74>
		cpu_irq_enable();
     9e8:	2201      	movs	r2, #1
     9ea:	4b0f      	ldr	r3, [pc, #60]	; (a28 <udi_cdc_multi_putc+0xa8>)
     9ec:	701a      	strb	r2, [r3, #0]
     9ee:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     9f2:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (b_databit_9) {
     9f4:	2d00      	cmp	r5, #0
     9f6:	d010      	beq.n	a1a <udi_cdc_multi_putc+0x9a>
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
     9f8:	1224      	asrs	r4, r4, #8
		b_databit_9 = false;
     9fa:	2500      	movs	r5, #0
	if (!udi_cdc_multi_is_tx_ready(port)) {
     9fc:	2000      	movs	r0, #0
     9fe:	47b0      	blx	r6
     a00:	2800      	cmp	r0, #0
     a02:	d1d1      	bne.n	9a8 <udi_cdc_multi_putc+0x28>
		if (!udi_cdc_data_running) {
     a04:	4b0c      	ldr	r3, [pc, #48]	; (a38 <udi_cdc_multi_putc+0xb8>)
     a06:	781b      	ldrb	r3, [r3, #0]
     a08:	2b00      	cmp	r3, #0
     a0a:	d1f7      	bne.n	9fc <udi_cdc_multi_putc+0x7c>
		goto udi_cdc_putc_process_one_byte;
	}
	return true;
}
     a0c:	b003      	add	sp, #12
     a0e:	bc3c      	pop	{r2, r3, r4, r5}
     a10:	4690      	mov	r8, r2
     a12:	4699      	mov	r9, r3
     a14:	46a2      	mov	sl, r4
     a16:	46ab      	mov	fp, r5
     a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return true;
     a1a:	2001      	movs	r0, #1
     a1c:	e7f6      	b.n	a0c <udi_cdc_multi_putc+0x8c>
     a1e:	46c0      	nop			; (mov r8, r8)
     a20:	20000134 	.word	0x20000134
     a24:	0000096d 	.word	0x0000096d
     a28:	20000112 	.word	0x20000112
     a2c:	2000065c 	.word	0x2000065c
     a30:	20000658 	.word	0x20000658
     a34:	200003d8 	.word	0x200003d8
     a38:	20000132 	.word	0x20000132

00000a3c <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
     a3c:	b510      	push	{r4, lr}
     a3e:	0001      	movs	r1, r0
	return udi_cdc_multi_putc(0, value);
     a40:	2000      	movs	r0, #0
     a42:	4b01      	ldr	r3, [pc, #4]	; (a48 <udi_cdc_putc+0xc>)
     a44:	4798      	blx	r3
}
     a46:	bd10      	pop	{r4, pc}
     a48:	00000981 	.word	0x00000981

00000a4c <udi_cdc_multi_write_buf>:

iram_size_t udi_cdc_multi_write_buf(uint8_t port, const void* buf, iram_size_t size)
{
     a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
     a4e:	46de      	mov	lr, fp
     a50:	4657      	mov	r7, sl
     a52:	464e      	mov	r6, r9
     a54:	4645      	mov	r5, r8
     a56:	b5e0      	push	{r5, r6, r7, lr}
     a58:	b083      	sub	sp, #12
     a5a:	0017      	movs	r7, r2

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (9 == udi_cdc_line_coding[port].bDataBits) {
     a5c:	4b27      	ldr	r3, [pc, #156]	; (afc <udi_cdc_multi_write_buf+0xb0>)
     a5e:	799b      	ldrb	r3, [r3, #6]
     a60:	2b09      	cmp	r3, #9
     a62:	d005      	beq.n	a70 <udi_cdc_multi_write_buf+0x24>
{
     a64:	4688      	mov	r8, r1
		size *=2;
	}

udi_cdc_write_buf_loop_wait:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
     a66:	4b26      	ldr	r3, [pc, #152]	; (b00 <udi_cdc_multi_write_buf+0xb4>)
     a68:	4699      	mov	r9, r3
	cpu_irq_disable();
     a6a:	4b26      	ldr	r3, [pc, #152]	; (b04 <udi_cdc_multi_write_buf+0xb8>)
     a6c:	469b      	mov	fp, r3
     a6e:	e035      	b.n	adc <udi_cdc_multi_write_buf+0x90>
		size *=2;
     a70:	0057      	lsls	r7, r2, #1
     a72:	e7f7      	b.n	a64 <udi_cdc_multi_write_buf+0x18>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     a74:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     a78:	425a      	negs	r2, r3
     a7a:	4153      	adcs	r3, r2
     a7c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
     a7e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
     a80:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     a84:	2300      	movs	r3, #0
     a86:	465a      	mov	r2, fp
     a88:	7013      	strb	r3, [r2, #0]
	return flags;
     a8a:	9b01      	ldr	r3, [sp, #4]
     a8c:	469a      	mov	sl, r3
		goto udi_cdc_write_buf_loop_wait;
	}

	// Write values
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
     a8e:	4b1e      	ldr	r3, [pc, #120]	; (b08 <udi_cdc_multi_write_buf+0xbc>)
     a90:	781c      	ldrb	r4, [r3, #0]
     a92:	b2e4      	uxtb	r4, r4
	buf_nb = udi_cdc_tx_buf_nb[port][buf_sel];
     a94:	0062      	lsls	r2, r4, #1
     a96:	4b1d      	ldr	r3, [pc, #116]	; (b0c <udi_cdc_multi_write_buf+0xc0>)
     a98:	5ad5      	ldrh	r5, [r2, r3]
	copy_nb = UDI_CDC_TX_BUFFERS - buf_nb;
     a9a:	23a0      	movs	r3, #160	; 0xa0
     a9c:	005b      	lsls	r3, r3, #1
     a9e:	1b5b      	subs	r3, r3, r5
     aa0:	003e      	movs	r6, r7
     aa2:	429f      	cmp	r7, r3
     aa4:	d900      	bls.n	aa8 <udi_cdc_multi_write_buf+0x5c>
     aa6:	001e      	movs	r6, r3
	if (copy_nb > size) {
		copy_nb = size;
	}
	memcpy(&udi_cdc_tx_buf[port][buf_sel][buf_nb], ptr_buf, copy_nb);
     aa8:	00a0      	lsls	r0, r4, #2
     aaa:	1900      	adds	r0, r0, r4
     aac:	0180      	lsls	r0, r0, #6
     aae:	1940      	adds	r0, r0, r5
     ab0:	4b17      	ldr	r3, [pc, #92]	; (b10 <udi_cdc_multi_write_buf+0xc4>)
     ab2:	1818      	adds	r0, r3, r0
     ab4:	0032      	movs	r2, r6
     ab6:	4641      	mov	r1, r8
     ab8:	4b16      	ldr	r3, [pc, #88]	; (b14 <udi_cdc_multi_write_buf+0xc8>)
     aba:	4798      	blx	r3
	udi_cdc_tx_buf_nb[port][buf_sel] = buf_nb + copy_nb;
     abc:	0064      	lsls	r4, r4, #1
     abe:	19ad      	adds	r5, r5, r6
     ac0:	4b12      	ldr	r3, [pc, #72]	; (b0c <udi_cdc_multi_write_buf+0xc0>)
     ac2:	52e5      	strh	r5, [r4, r3]
	if (cpu_irq_is_enabled_flags(flags))
     ac4:	4653      	mov	r3, sl
     ac6:	2b00      	cmp	r3, #0
     ac8:	d005      	beq.n	ad6 <udi_cdc_multi_write_buf+0x8a>
		cpu_irq_enable();
     aca:	2201      	movs	r2, #1
     acc:	4b0d      	ldr	r3, [pc, #52]	; (b04 <udi_cdc_multi_write_buf+0xb8>)
     ace:	701a      	strb	r2, [r3, #0]
     ad0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     ad4:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// Update buffer pointer
	ptr_buf = ptr_buf + copy_nb;
     ad6:	44b0      	add	r8, r6
	size -= copy_nb;
     ad8:	1bbf      	subs	r7, r7, r6

	if (size) {
     ada:	d007      	beq.n	aec <udi_cdc_multi_write_buf+0xa0>
	if (!udi_cdc_multi_is_tx_ready(port)) {
     adc:	2000      	movs	r0, #0
     ade:	47c8      	blx	r9
     ae0:	2800      	cmp	r0, #0
     ae2:	d1c7      	bne.n	a74 <udi_cdc_multi_write_buf+0x28>
		if (!udi_cdc_data_running) {
     ae4:	4b0c      	ldr	r3, [pc, #48]	; (b18 <udi_cdc_multi_write_buf+0xcc>)
     ae6:	781b      	ldrb	r3, [r3, #0]
     ae8:	2b00      	cmp	r3, #0
     aea:	d1f7      	bne.n	adc <udi_cdc_multi_write_buf+0x90>
		goto udi_cdc_write_buf_loop_wait;
	}

	return 0;
}
     aec:	0038      	movs	r0, r7
     aee:	b003      	add	sp, #12
     af0:	bc3c      	pop	{r2, r3, r4, r5}
     af2:	4690      	mov	r8, r2
     af4:	4699      	mov	r9, r3
     af6:	46a2      	mov	sl, r4
     af8:	46ab      	mov	fp, r5
     afa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     afc:	20000134 	.word	0x20000134
     b00:	0000096d 	.word	0x0000096d
     b04:	20000112 	.word	0x20000112
     b08:	2000065c 	.word	0x2000065c
     b0c:	20000658 	.word	0x20000658
     b10:	200003d8 	.word	0x200003d8
     b14:	0000515d 	.word	0x0000515d
     b18:	20000132 	.word	0x20000132

00000b1c <udi_cdc_write_buf>:

iram_size_t udi_cdc_write_buf(const void* buf, iram_size_t size)
{
     b1c:	b510      	push	{r4, lr}
     b1e:	000a      	movs	r2, r1
	return udi_cdc_multi_write_buf(0, buf, size);
     b20:	0001      	movs	r1, r0
     b22:	2000      	movs	r0, #0
     b24:	4b01      	ldr	r3, [pc, #4]	; (b2c <udi_cdc_write_buf+0x10>)
     b26:	4798      	blx	r3
}
     b28:	bd10      	pop	{r4, pc}
     b2a:	46c0      	nop			; (mov r8, r8)
     b2c:	00000a4d 	.word	0x00000a4d

00000b30 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
     b30:	b510      	push	{r4, lr}
			udc_ptr_conf->desc +
     b32:	4b11      	ldr	r3, [pc, #68]	; (b78 <udc_next_desc_in_iface+0x48>)
     b34:	681b      	ldr	r3, [r3, #0]
     b36:	681a      	ldr	r2, [r3, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
     b38:	7894      	ldrb	r4, [r2, #2]
     b3a:	78d3      	ldrb	r3, [r2, #3]
     b3c:	021b      	lsls	r3, r3, #8
     b3e:	4323      	orrs	r3, r4
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
     b40:	18d2      	adds	r2, r2, r3
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
     b42:	7803      	ldrb	r3, [r0, #0]
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
     b44:	18c0      	adds	r0, r0, r3
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
     b46:	4290      	cmp	r0, r2
     b48:	d210      	bcs.n	b6c <udc_next_desc_in_iface+0x3c>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
     b4a:	7843      	ldrb	r3, [r0, #1]
     b4c:	2b04      	cmp	r3, #4
     b4e:	d00f      	beq.n	b70 <udc_next_desc_in_iface+0x40>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
     b50:	428b      	cmp	r3, r1
     b52:	d00a      	beq.n	b6a <udc_next_desc_in_iface+0x3a>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
     b54:	7803      	ldrb	r3, [r0, #0]
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
     b56:	18c0      	adds	r0, r0, r3
	while (ptr_eof_desc > desc) {
     b58:	4290      	cmp	r0, r2
     b5a:	d205      	bcs.n	b68 <udc_next_desc_in_iface+0x38>
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
     b5c:	7843      	ldrb	r3, [r0, #1]
     b5e:	2b04      	cmp	r3, #4
     b60:	d008      	beq.n	b74 <udc_next_desc_in_iface+0x44>
		if (desc_id == desc->bDescriptorType) {
     b62:	428b      	cmp	r3, r1
     b64:	d1f6      	bne.n	b54 <udc_next_desc_in_iface+0x24>
     b66:	e000      	b.n	b6a <udc_next_desc_in_iface+0x3a>
	}
	return NULL; // No specific descriptor found
     b68:	2000      	movs	r0, #0
}
     b6a:	bd10      	pop	{r4, pc}
	return NULL; // No specific descriptor found
     b6c:	2000      	movs	r0, #0
     b6e:	e7fc      	b.n	b6a <udc_next_desc_in_iface+0x3a>
     b70:	2000      	movs	r0, #0
     b72:	e7fa      	b.n	b6a <udc_next_desc_in_iface+0x3a>
     b74:	2000      	movs	r0, #0
     b76:	e7f8      	b.n	b6a <udc_next_desc_in_iface+0x3a>
     b78:	20000680 	.word	0x20000680

00000b7c <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
     b7c:	b510      	push	{r4, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
     b7e:	4b03      	ldr	r3, [pc, #12]	; (b8c <udc_valid_address+0x10>)
     b80:	885b      	ldrh	r3, [r3, #2]
     b82:	207f      	movs	r0, #127	; 0x7f
     b84:	4018      	ands	r0, r3
     b86:	4b02      	ldr	r3, [pc, #8]	; (b90 <udc_valid_address+0x14>)
     b88:	4798      	blx	r3
}
     b8a:	bd10      	pop	{r4, pc}
     b8c:	200009ec 	.word	0x200009ec
     b90:	000031ad 	.word	0x000031ad

00000b94 <udc_update_iface_desc>:
{
     b94:	b570      	push	{r4, r5, r6, lr}
	if (0 == udc_num_configuration) {
     b96:	4b19      	ldr	r3, [pc, #100]	; (bfc <udc_update_iface_desc+0x68>)
     b98:	781b      	ldrb	r3, [r3, #0]
		return false;
     b9a:	2200      	movs	r2, #0
	if (0 == udc_num_configuration) {
     b9c:	2b00      	cmp	r3, #0
     b9e:	d029      	beq.n	bf4 <udc_update_iface_desc+0x60>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
     ba0:	4b17      	ldr	r3, [pc, #92]	; (c00 <udc_update_iface_desc+0x6c>)
     ba2:	681b      	ldr	r3, [r3, #0]
     ba4:	681b      	ldr	r3, [r3, #0]
     ba6:	791c      	ldrb	r4, [r3, #4]
     ba8:	4284      	cmp	r4, r0
     baa:	d923      	bls.n	bf4 <udc_update_iface_desc+0x60>
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
     bac:	4a15      	ldr	r2, [pc, #84]	; (c04 <udc_update_iface_desc+0x70>)
     bae:	6013      	str	r3, [r2, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
     bb0:	789a      	ldrb	r2, [r3, #2]
     bb2:	78dc      	ldrb	r4, [r3, #3]
     bb4:	0224      	lsls	r4, r4, #8
     bb6:	4314      	orrs	r4, r2
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
     bb8:	191c      	adds	r4, r3, r4
	while (ptr_end_desc >
     bba:	42a3      	cmp	r3, r4
     bbc:	d21c      	bcs.n	bf8 <udc_update_iface_desc+0x64>
     bbe:	2500      	movs	r5, #0
     bc0:	2601      	movs	r6, #1
     bc2:	e007      	b.n	bd4 <udc_update_iface_desc+0x40>
     bc4:	4a0f      	ldr	r2, [pc, #60]	; (c04 <udc_update_iface_desc+0x70>)
     bc6:	6013      	str	r3, [r2, #0]
     bc8:	e00f      	b.n	bea <udc_update_iface_desc+0x56>
				udc_ptr_iface->bLength);
     bca:	781a      	ldrb	r2, [r3, #0]
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
     bcc:	189b      	adds	r3, r3, r2
     bce:	0035      	movs	r5, r6
	while (ptr_end_desc >
     bd0:	42a3      	cmp	r3, r4
     bd2:	d20c      	bcs.n	bee <udc_update_iface_desc+0x5a>
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
     bd4:	785a      	ldrb	r2, [r3, #1]
     bd6:	2a04      	cmp	r2, #4
     bd8:	d1f7      	bne.n	bca <udc_update_iface_desc+0x36>
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
     bda:	789a      	ldrb	r2, [r3, #2]
     bdc:	4282      	cmp	r2, r0
     bde:	d1f4      	bne.n	bca <udc_update_iface_desc+0x36>
     be0:	78da      	ldrb	r2, [r3, #3]
     be2:	428a      	cmp	r2, r1
     be4:	d1f1      	bne.n	bca <udc_update_iface_desc+0x36>
     be6:	2d00      	cmp	r5, #0
     be8:	d1ec      	bne.n	bc4 <udc_update_iface_desc+0x30>
				return true; // Interface found
     bea:	2201      	movs	r2, #1
     bec:	e002      	b.n	bf4 <udc_update_iface_desc+0x60>
     bee:	4a05      	ldr	r2, [pc, #20]	; (c04 <udc_update_iface_desc+0x70>)
     bf0:	6013      	str	r3, [r2, #0]
	return false; // Interface not found
     bf2:	2200      	movs	r2, #0
}
     bf4:	0010      	movs	r0, r2
     bf6:	bd70      	pop	{r4, r5, r6, pc}
	return false; // Interface not found
     bf8:	2200      	movs	r2, #0
     bfa:	e7fb      	b.n	bf4 <udc_update_iface_desc+0x60>
     bfc:	2000067c 	.word	0x2000067c
     c00:	20000680 	.word	0x20000680
     c04:	20000684 	.word	0x20000684

00000c08 <udc_iface_disable>:
{
     c08:	b5f0      	push	{r4, r5, r6, r7, lr}
     c0a:	46c6      	mov	lr, r8
     c0c:	b500      	push	{lr}
     c0e:	0004      	movs	r4, r0
	if (!udc_update_iface_desc(iface_num, 0)) {
     c10:	2100      	movs	r1, #0
     c12:	4b13      	ldr	r3, [pc, #76]	; (c60 <udc_iface_disable+0x58>)
     c14:	4798      	blx	r3
     c16:	1e05      	subs	r5, r0, #0
     c18:	d103      	bne.n	c22 <udc_iface_disable+0x1a>
}
     c1a:	0028      	movs	r0, r5
     c1c:	bc04      	pop	{r2}
     c1e:	4690      	mov	r8, r2
     c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
	udi_api = udc_ptr_conf->udi_apis[iface_num];
     c22:	4b10      	ldr	r3, [pc, #64]	; (c64 <udc_iface_disable+0x5c>)
     c24:	681b      	ldr	r3, [r3, #0]
     c26:	685b      	ldr	r3, [r3, #4]
     c28:	00a2      	lsls	r2, r4, #2
     c2a:	58d3      	ldr	r3, [r2, r3]
     c2c:	4698      	mov	r8, r3
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
     c2e:	68db      	ldr	r3, [r3, #12]
     c30:	4798      	blx	r3
     c32:	0001      	movs	r1, r0
     c34:	0020      	movs	r0, r4
     c36:	4b0a      	ldr	r3, [pc, #40]	; (c60 <udc_iface_disable+0x58>)
     c38:	4798      	blx	r3
     c3a:	1e05      	subs	r5, r0, #0
     c3c:	d0ed      	beq.n	c1a <udc_iface_disable+0x12>
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
     c3e:	4b0a      	ldr	r3, [pc, #40]	; (c68 <udc_iface_disable+0x60>)
     c40:	681c      	ldr	r4, [r3, #0]
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
     c42:	4e0a      	ldr	r6, [pc, #40]	; (c6c <udc_iface_disable+0x64>)
			udd_ep_free(ep_desc->bEndpointAddress);
     c44:	4f0a      	ldr	r7, [pc, #40]	; (c70 <udc_iface_disable+0x68>)
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
     c46:	2105      	movs	r1, #5
     c48:	0020      	movs	r0, r4
     c4a:	47b0      	blx	r6
     c4c:	1e04      	subs	r4, r0, #0
			if (NULL == ep_desc) {
     c4e:	d002      	beq.n	c56 <udc_iface_disable+0x4e>
			udd_ep_free(ep_desc->bEndpointAddress);
     c50:	7880      	ldrb	r0, [r0, #2]
     c52:	47b8      	blx	r7
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
     c54:	e7f7      	b.n	c46 <udc_iface_disable+0x3e>
	udi_api->disable();
     c56:	4643      	mov	r3, r8
     c58:	685b      	ldr	r3, [r3, #4]
     c5a:	4798      	blx	r3
	return true;
     c5c:	e7dd      	b.n	c1a <udc_iface_disable+0x12>
     c5e:	46c0      	nop			; (mov r8, r8)
     c60:	00000b95 	.word	0x00000b95
     c64:	20000680 	.word	0x20000680
     c68:	20000684 	.word	0x20000684
     c6c:	00000b31 	.word	0x00000b31
     c70:	00002ced 	.word	0x00002ced

00000c74 <udc_iface_enable>:
{
     c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     c76:	0005      	movs	r5, r0
	if (!udc_update_iface_desc(iface_num, setting_num)) {
     c78:	4b0f      	ldr	r3, [pc, #60]	; (cb8 <udc_iface_enable+0x44>)
     c7a:	4798      	blx	r3
     c7c:	2800      	cmp	r0, #0
     c7e:	d019      	beq.n	cb4 <udc_iface_enable+0x40>
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
     c80:	4b0e      	ldr	r3, [pc, #56]	; (cbc <udc_iface_enable+0x48>)
     c82:	681c      	ldr	r4, [r3, #0]
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
     c84:	4e0e      	ldr	r6, [pc, #56]	; (cc0 <udc_iface_enable+0x4c>)
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
     c86:	4f0f      	ldr	r7, [pc, #60]	; (cc4 <udc_iface_enable+0x50>)
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
     c88:	2105      	movs	r1, #5
     c8a:	0020      	movs	r0, r4
     c8c:	47b0      	blx	r6
     c8e:	1e04      	subs	r4, r0, #0
		if (NULL == ep_desc)
     c90:	d009      	beq.n	ca6 <udc_iface_enable+0x32>
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
     c92:	7903      	ldrb	r3, [r0, #4]
     c94:	7942      	ldrb	r2, [r0, #5]
     c96:	0212      	lsls	r2, r2, #8
     c98:	431a      	orrs	r2, r3
     c9a:	78c1      	ldrb	r1, [r0, #3]
     c9c:	7880      	ldrb	r0, [r0, #2]
     c9e:	47b8      	blx	r7
     ca0:	2800      	cmp	r0, #0
     ca2:	d1f1      	bne.n	c88 <udc_iface_enable+0x14>
     ca4:	e006      	b.n	cb4 <udc_iface_enable+0x40>
	return udc_ptr_conf->udi_apis[iface_num]->enable();
     ca6:	4b08      	ldr	r3, [pc, #32]	; (cc8 <udc_iface_enable+0x54>)
     ca8:	681b      	ldr	r3, [r3, #0]
     caa:	685b      	ldr	r3, [r3, #4]
     cac:	00ad      	lsls	r5, r5, #2
     cae:	58eb      	ldr	r3, [r5, r3]
     cb0:	681b      	ldr	r3, [r3, #0]
     cb2:	4798      	blx	r3
}
     cb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     cb6:	46c0      	nop			; (mov r8, r8)
     cb8:	00000b95 	.word	0x00000b95
     cbc:	20000684 	.word	0x20000684
     cc0:	00000b31 	.word	0x00000b31
     cc4:	00002d45 	.word	0x00002d45
     cc8:	20000680 	.word	0x20000680

00000ccc <udc_start>:
{
     ccc:	b510      	push	{r4, lr}
	udd_enable();
     cce:	4b01      	ldr	r3, [pc, #4]	; (cd4 <udc_start+0x8>)
     cd0:	4798      	blx	r3
}
     cd2:	bd10      	pop	{r4, pc}
     cd4:	0000325d 	.word	0x0000325d

00000cd8 <udc_reset>:
{
     cd8:	b570      	push	{r4, r5, r6, lr}
	if (udc_num_configuration) {
     cda:	4b0e      	ldr	r3, [pc, #56]	; (d14 <udc_reset+0x3c>)
     cdc:	781b      	ldrb	r3, [r3, #0]
     cde:	2b00      	cmp	r3, #0
     ce0:	d011      	beq.n	d06 <udc_reset+0x2e>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     ce2:	4b0d      	ldr	r3, [pc, #52]	; (d18 <udc_reset+0x40>)
     ce4:	681b      	ldr	r3, [r3, #0]
     ce6:	681b      	ldr	r3, [r3, #0]
		for (iface_num = 0;
     ce8:	791b      	ldrb	r3, [r3, #4]
     cea:	2b00      	cmp	r3, #0
     cec:	d00b      	beq.n	d06 <udc_reset+0x2e>
     cee:	2400      	movs	r4, #0
			udc_iface_disable(iface_num);
     cf0:	4e0a      	ldr	r6, [pc, #40]	; (d1c <udc_reset+0x44>)
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     cf2:	4d09      	ldr	r5, [pc, #36]	; (d18 <udc_reset+0x40>)
			udc_iface_disable(iface_num);
     cf4:	0020      	movs	r0, r4
     cf6:	47b0      	blx	r6
				iface_num++) {
     cf8:	3401      	adds	r4, #1
     cfa:	b2e4      	uxtb	r4, r4
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     cfc:	682b      	ldr	r3, [r5, #0]
     cfe:	681b      	ldr	r3, [r3, #0]
		for (iface_num = 0;
     d00:	791b      	ldrb	r3, [r3, #4]
     d02:	42a3      	cmp	r3, r4
     d04:	d8f6      	bhi.n	cf4 <udc_reset+0x1c>
	udc_num_configuration = 0;
     d06:	2200      	movs	r2, #0
     d08:	4b02      	ldr	r3, [pc, #8]	; (d14 <udc_reset+0x3c>)
     d0a:	701a      	strb	r2, [r3, #0]
	udc_device_status =
     d0c:	3201      	adds	r2, #1
     d0e:	4b04      	ldr	r3, [pc, #16]	; (d20 <udc_reset+0x48>)
     d10:	801a      	strh	r2, [r3, #0]
}
     d12:	bd70      	pop	{r4, r5, r6, pc}
     d14:	2000067c 	.word	0x2000067c
     d18:	20000680 	.word	0x20000680
     d1c:	00000c09 	.word	0x00000c09
     d20:	20000672 	.word	0x20000672

00000d24 <udc_sof_notify>:
{
     d24:	b570      	push	{r4, r5, r6, lr}
	if (udc_num_configuration) {
     d26:	4b0e      	ldr	r3, [pc, #56]	; (d60 <udc_sof_notify+0x3c>)
     d28:	781b      	ldrb	r3, [r3, #0]
     d2a:	2b00      	cmp	r3, #0
     d2c:	d017      	beq.n	d5e <udc_sof_notify+0x3a>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     d2e:	4b0d      	ldr	r3, [pc, #52]	; (d64 <udc_sof_notify+0x40>)
     d30:	681b      	ldr	r3, [r3, #0]
		for (iface_num = 0;
     d32:	681a      	ldr	r2, [r3, #0]
     d34:	7912      	ldrb	r2, [r2, #4]
     d36:	2a00      	cmp	r2, #0
     d38:	d011      	beq.n	d5e <udc_sof_notify+0x3a>
     d3a:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     d3c:	4d09      	ldr	r5, [pc, #36]	; (d64 <udc_sof_notify+0x40>)
     d3e:	e006      	b.n	d4e <udc_sof_notify+0x2a>
				iface_num++) {
     d40:	3401      	adds	r4, #1
     d42:	b2e4      	uxtb	r4, r4
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     d44:	682b      	ldr	r3, [r5, #0]
		for (iface_num = 0;
     d46:	681a      	ldr	r2, [r3, #0]
     d48:	7912      	ldrb	r2, [r2, #4]
     d4a:	42a2      	cmp	r2, r4
     d4c:	d907      	bls.n	d5e <udc_sof_notify+0x3a>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
     d4e:	685b      	ldr	r3, [r3, #4]
     d50:	00a2      	lsls	r2, r4, #2
     d52:	58d3      	ldr	r3, [r2, r3]
     d54:	691b      	ldr	r3, [r3, #16]
     d56:	2b00      	cmp	r3, #0
     d58:	d0f2      	beq.n	d40 <udc_sof_notify+0x1c>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
     d5a:	4798      	blx	r3
     d5c:	e7f0      	b.n	d40 <udc_sof_notify+0x1c>
}
     d5e:	bd70      	pop	{r4, r5, r6, pc}
     d60:	2000067c 	.word	0x2000067c
     d64:	20000680 	.word	0x20000680

00000d68 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
     d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
     d6a:	4bab      	ldr	r3, [pc, #684]	; (1018 <udc_process_setup+0x2b0>)
     d6c:	2200      	movs	r2, #0
     d6e:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
     d70:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
     d72:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
     d74:	781b      	ldrb	r3, [r3, #0]
     d76:	b25a      	sxtb	r2, r3
     d78:	2a00      	cmp	r2, #0
     d7a:	db13      	blt.n	da4 <udc_process_setup+0x3c>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
     d7c:	2260      	movs	r2, #96	; 0x60
     d7e:	421a      	tst	r2, r3
     d80:	d100      	bne.n	d84 <udc_process_setup+0x1c>
     d82:	e0d7      	b.n	f34 <udc_process_setup+0x1cc>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
     d84:	4ba4      	ldr	r3, [pc, #656]	; (1018 <udc_process_setup+0x2b0>)
     d86:	781a      	ldrb	r2, [r3, #0]
     d88:	231f      	movs	r3, #31
     d8a:	4013      	ands	r3, r2
     d8c:	2b01      	cmp	r3, #1
     d8e:	d100      	bne.n	d92 <udc_process_setup+0x2a>
     d90:	e174      	b.n	107c <udc_process_setup+0x314>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
     d92:	4ba1      	ldr	r3, [pc, #644]	; (1018 <udc_process_setup+0x2b0>)
     d94:	781a      	ldrb	r2, [r3, #0]
     d96:	231f      	movs	r3, #31
     d98:	4013      	ands	r3, r2
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
     d9a:	2000      	movs	r0, #0
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
     d9c:	2b02      	cmp	r3, #2
     d9e:	d100      	bne.n	da2 <udc_process_setup+0x3a>
     da0:	e1ca      	b.n	1138 <udc_process_setup+0x3d0>
#endif
}
     da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (udd_g_ctrlreq.req.wLength == 0) {
     da4:	4a9c      	ldr	r2, [pc, #624]	; (1018 <udc_process_setup+0x2b0>)
     da6:	88d2      	ldrh	r2, [r2, #6]
			return false; // Error from USB host
     da8:	2000      	movs	r0, #0
		if (udd_g_ctrlreq.req.wLength == 0) {
     daa:	2a00      	cmp	r2, #0
     dac:	d0f9      	beq.n	da2 <udc_process_setup+0x3a>
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
     dae:	2160      	movs	r1, #96	; 0x60
     db0:	4219      	tst	r1, r3
     db2:	d1e7      	bne.n	d84 <udc_process_setup+0x1c>
     db4:	211f      	movs	r1, #31
     db6:	400b      	ands	r3, r1
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
     db8:	d108      	bne.n	dcc <udc_process_setup+0x64>
			switch (udd_g_ctrlreq.req.bRequest) {
     dba:	4997      	ldr	r1, [pc, #604]	; (1018 <udc_process_setup+0x2b0>)
     dbc:	7849      	ldrb	r1, [r1, #1]
     dbe:	2906      	cmp	r1, #6
     dc0:	d023      	beq.n	e0a <udc_process_setup+0xa2>
     dc2:	2908      	cmp	r1, #8
     dc4:	d100      	bne.n	dc8 <udc_process_setup+0x60>
     dc6:	e084      	b.n	ed2 <udc_process_setup+0x16a>
     dc8:	2900      	cmp	r1, #0
     dca:	d017      	beq.n	dfc <udc_process_setup+0x94>
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
     dcc:	2b01      	cmp	r3, #1
     dce:	d100      	bne.n	dd2 <udc_process_setup+0x6a>
     dd0:	e087      	b.n	ee2 <udc_process_setup+0x17a>
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
     dd2:	2b02      	cmp	r3, #2
     dd4:	d1d6      	bne.n	d84 <udc_process_setup+0x1c>
			switch (udd_g_ctrlreq.req.bRequest) {
     dd6:	4b90      	ldr	r3, [pc, #576]	; (1018 <udc_process_setup+0x2b0>)
     dd8:	785b      	ldrb	r3, [r3, #1]
	return false;
     dda:	2000      	movs	r0, #0
			switch (udd_g_ctrlreq.req.bRequest) {
     ddc:	2b00      	cmp	r3, #0
     dde:	d000      	beq.n	de2 <udc_process_setup+0x7a>
     de0:	e1a6      	b.n	1130 <udc_process_setup+0x3c8>
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
     de2:	2a02      	cmp	r2, #2
     de4:	d1d5      	bne.n	d92 <udc_process_setup+0x2a>
	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
     de6:	4b8c      	ldr	r3, [pc, #560]	; (1018 <udc_process_setup+0x2b0>)
     de8:	7918      	ldrb	r0, [r3, #4]
     dea:	4b8c      	ldr	r3, [pc, #560]	; (101c <udc_process_setup+0x2b4>)
     dec:	4798      	blx	r3
     dee:	4b8c      	ldr	r3, [pc, #560]	; (1020 <udc_process_setup+0x2b8>)
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;
     df0:	8018      	strh	r0, [r3, #0]
	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
     df2:	2102      	movs	r1, #2
     df4:	0018      	movs	r0, r3
     df6:	4b8b      	ldr	r3, [pc, #556]	; (1024 <udc_process_setup+0x2bc>)
     df8:	4798      	blx	r3
     dfa:	e0fc      	b.n	ff6 <udc_process_setup+0x28e>
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
     dfc:	2a02      	cmp	r2, #2
     dfe:	d1c8      	bne.n	d92 <udc_process_setup+0x2a>
	udd_set_setup_payload( (uint8_t *) & udc_device_status,
     e00:	3102      	adds	r1, #2
     e02:	4889      	ldr	r0, [pc, #548]	; (1028 <udc_process_setup+0x2c0>)
     e04:	4b87      	ldr	r3, [pc, #540]	; (1024 <udc_process_setup+0x2bc>)
     e06:	4798      	blx	r3
     e08:	e0f5      	b.n	ff6 <udc_process_setup+0x28e>
	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
     e0a:	4b83      	ldr	r3, [pc, #524]	; (1018 <udc_process_setup+0x2b0>)
     e0c:	885a      	ldrh	r2, [r3, #2]
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
     e0e:	0a13      	lsrs	r3, r2, #8
     e10:	2b02      	cmp	r3, #2
     e12:	d023      	beq.n	e5c <udc_process_setup+0xf4>
     e14:	b2d9      	uxtb	r1, r3
     e16:	2902      	cmp	r1, #2
     e18:	d90f      	bls.n	e3a <udc_process_setup+0xd2>
     e1a:	2b03      	cmp	r3, #3
     e1c:	d034      	beq.n	e88 <udc_process_setup+0x120>
     e1e:	2b0f      	cmp	r3, #15
     e20:	d000      	beq.n	e24 <udc_process_setup+0xbc>
     e22:	e182      	b.n	112a <udc_process_setup+0x3c2>
		if (udc_config.conf_bos == NULL) {
     e24:	4b81      	ldr	r3, [pc, #516]	; (102c <udc_process_setup+0x2c4>)
     e26:	6898      	ldr	r0, [r3, #8]
     e28:	2800      	cmp	r0, #0
     e2a:	d0b2      	beq.n	d92 <udc_process_setup+0x2a>
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
     e2c:	7883      	ldrb	r3, [r0, #2]
     e2e:	78c1      	ldrb	r1, [r0, #3]
     e30:	0209      	lsls	r1, r1, #8
     e32:	4319      	orrs	r1, r3
     e34:	4b7b      	ldr	r3, [pc, #492]	; (1024 <udc_process_setup+0x2bc>)
     e36:	4798      	blx	r3
     e38:	e007      	b.n	e4a <udc_process_setup+0xe2>
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
     e3a:	2b01      	cmp	r3, #1
     e3c:	d000      	beq.n	e40 <udc_process_setup+0xd8>
     e3e:	e174      	b.n	112a <udc_process_setup+0x3c2>
				(uint8_t *) udc_config.confdev_lsfs,
     e40:	4b7a      	ldr	r3, [pc, #488]	; (102c <udc_process_setup+0x2c4>)
     e42:	6818      	ldr	r0, [r3, #0]
			udd_set_setup_payload(
     e44:	7801      	ldrb	r1, [r0, #0]
     e46:	4b77      	ldr	r3, [pc, #476]	; (1024 <udc_process_setup+0x2bc>)
     e48:	4798      	blx	r3
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
     e4a:	4b73      	ldr	r3, [pc, #460]	; (1018 <udc_process_setup+0x2b0>)
     e4c:	88da      	ldrh	r2, [r3, #6]
     e4e:	899b      	ldrh	r3, [r3, #12]
     e50:	4293      	cmp	r3, r2
     e52:	d800      	bhi.n	e56 <udc_process_setup+0xee>
     e54:	e0cf      	b.n	ff6 <udc_process_setup+0x28e>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
     e56:	4b70      	ldr	r3, [pc, #448]	; (1018 <udc_process_setup+0x2b0>)
     e58:	819a      	strh	r2, [r3, #12]
     e5a:	e0cc      	b.n	ff6 <udc_process_setup+0x28e>
	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
     e5c:	b2d2      	uxtb	r2, r2
			if (conf_num >= udc_config.confdev_lsfs->
     e5e:	4b73      	ldr	r3, [pc, #460]	; (102c <udc_process_setup+0x2c4>)
     e60:	681b      	ldr	r3, [r3, #0]
     e62:	7c5b      	ldrb	r3, [r3, #17]
     e64:	4293      	cmp	r3, r2
     e66:	d800      	bhi.n	e6a <udc_process_setup+0x102>
     e68:	e793      	b.n	d92 <udc_process_setup+0x2a>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
     e6a:	4b70      	ldr	r3, [pc, #448]	; (102c <udc_process_setup+0x2c4>)
     e6c:	685b      	ldr	r3, [r3, #4]
     e6e:	00d2      	lsls	r2, r2, #3
     e70:	58d0      	ldr	r0, [r2, r3]
			udd_set_setup_payload(
     e72:	7883      	ldrb	r3, [r0, #2]
     e74:	78c1      	ldrb	r1, [r0, #3]
     e76:	0209      	lsls	r1, r1, #8
     e78:	4319      	orrs	r1, r3
     e7a:	4b6a      	ldr	r3, [pc, #424]	; (1024 <udc_process_setup+0x2bc>)
     e7c:	4798      	blx	r3
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
     e7e:	4b66      	ldr	r3, [pc, #408]	; (1018 <udc_process_setup+0x2b0>)
     e80:	689b      	ldr	r3, [r3, #8]
     e82:	2202      	movs	r2, #2
     e84:	705a      	strb	r2, [r3, #1]
     e86:	e7e0      	b.n	e4a <udc_process_setup+0xe2>
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
     e88:	23ff      	movs	r3, #255	; 0xff
     e8a:	401a      	ands	r2, r3
     e8c:	2a01      	cmp	r2, #1
     e8e:	d01d      	beq.n	ecc <udc_process_setup+0x164>
     e90:	2a00      	cmp	r2, #0
     e92:	d016      	beq.n	ec2 <udc_process_setup+0x15a>
     e94:	2a02      	cmp	r2, #2
     e96:	d000      	beq.n	e9a <udc_process_setup+0x132>
     e98:	e774      	b.n	d84 <udc_process_setup+0x1c>
		str = udc_string_product_name;
     e9a:	4c65      	ldr	r4, [pc, #404]	; (1030 <udc_process_setup+0x2c8>)
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
     e9c:	201d      	movs	r0, #29
     e9e:	4a65      	ldr	r2, [pc, #404]	; (1034 <udc_process_setup+0x2cc>)
     ea0:	3202      	adds	r2, #2
     ea2:	2300      	movs	r3, #0
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
     ea4:	5ce1      	ldrb	r1, [r4, r3]
     ea6:	8011      	strh	r1, [r2, #0]
     ea8:	3301      	adds	r3, #1
     eaa:	3202      	adds	r2, #2
		for(i = 0; i < str_length; i++) {
     eac:	b2d9      	uxtb	r1, r3
     eae:	4281      	cmp	r1, r0
     eb0:	d3f8      	bcc.n	ea4 <udc_process_setup+0x13c>
		udc_string_desc.header.bLength = 2 + (str_length) * 2;
     eb2:	0041      	lsls	r1, r0, #1
     eb4:	3102      	adds	r1, #2
     eb6:	485f      	ldr	r0, [pc, #380]	; (1034 <udc_process_setup+0x2cc>)
     eb8:	7001      	strb	r1, [r0, #0]
		udd_set_setup_payload(
     eba:	b289      	uxth	r1, r1
     ebc:	4b59      	ldr	r3, [pc, #356]	; (1024 <udc_process_setup+0x2bc>)
     ebe:	4798      	blx	r3
     ec0:	e7c3      	b.n	e4a <udc_process_setup+0xe2>
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
     ec2:	2104      	movs	r1, #4
     ec4:	485c      	ldr	r0, [pc, #368]	; (1038 <udc_process_setup+0x2d0>)
     ec6:	4b57      	ldr	r3, [pc, #348]	; (1024 <udc_process_setup+0x2bc>)
     ec8:	4798      	blx	r3
     eca:	e7be      	b.n	e4a <udc_process_setup+0xe2>
		str = udc_string_manufacturer_name;
     ecc:	4c5b      	ldr	r4, [pc, #364]	; (103c <udc_process_setup+0x2d4>)
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
     ece:	2009      	movs	r0, #9
     ed0:	e7e5      	b.n	e9e <udc_process_setup+0x136>
	if (udd_g_ctrlreq.req.wLength != 1) {
     ed2:	2a01      	cmp	r2, #1
     ed4:	d000      	beq.n	ed8 <udc_process_setup+0x170>
     ed6:	e75c      	b.n	d92 <udc_process_setup+0x2a>
	udd_set_setup_payload(&udc_num_configuration,1);
     ed8:	2101      	movs	r1, #1
     eda:	4859      	ldr	r0, [pc, #356]	; (1040 <udc_process_setup+0x2d8>)
     edc:	4b51      	ldr	r3, [pc, #324]	; (1024 <udc_process_setup+0x2bc>)
     ede:	4798      	blx	r3
     ee0:	e089      	b.n	ff6 <udc_process_setup+0x28e>
			switch (udd_g_ctrlreq.req.bRequest) {
     ee2:	494d      	ldr	r1, [pc, #308]	; (1018 <udc_process_setup+0x2b0>)
     ee4:	7849      	ldrb	r1, [r1, #1]
     ee6:	290a      	cmp	r1, #10
     ee8:	d000      	beq.n	eec <udc_process_setup+0x184>
     eea:	e772      	b.n	dd2 <udc_process_setup+0x6a>
	if (udd_g_ctrlreq.req.wLength != 1) {
     eec:	2a01      	cmp	r2, #1
     eee:	d000      	beq.n	ef2 <udc_process_setup+0x18a>
     ef0:	e0c4      	b.n	107c <udc_process_setup+0x314>
	if (!udc_num_configuration) {
     ef2:	4b53      	ldr	r3, [pc, #332]	; (1040 <udc_process_setup+0x2d8>)
     ef4:	781b      	ldrb	r3, [r3, #0]
     ef6:	2b00      	cmp	r3, #0
     ef8:	d100      	bne.n	efc <udc_process_setup+0x194>
     efa:	e0bf      	b.n	107c <udc_process_setup+0x314>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
     efc:	4b46      	ldr	r3, [pc, #280]	; (1018 <udc_process_setup+0x2b0>)
     efe:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
     f00:	4b50      	ldr	r3, [pc, #320]	; (1044 <udc_process_setup+0x2dc>)
     f02:	681d      	ldr	r5, [r3, #0]
     f04:	682b      	ldr	r3, [r5, #0]
     f06:	791b      	ldrb	r3, [r3, #4]
     f08:	42a3      	cmp	r3, r4
     f0a:	d800      	bhi.n	f0e <udc_process_setup+0x1a6>
     f0c:	e0b6      	b.n	107c <udc_process_setup+0x314>
	if (!udc_update_iface_desc(iface_num, 0)) {
     f0e:	2100      	movs	r1, #0
     f10:	0020      	movs	r0, r4
     f12:	4b4d      	ldr	r3, [pc, #308]	; (1048 <udc_process_setup+0x2e0>)
     f14:	4798      	blx	r3
     f16:	2800      	cmp	r0, #0
     f18:	d100      	bne.n	f1c <udc_process_setup+0x1b4>
     f1a:	e733      	b.n	d84 <udc_process_setup+0x1c>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
     f1c:	686b      	ldr	r3, [r5, #4]
     f1e:	00a4      	lsls	r4, r4, #2
	udc_iface_setting = udi_api->getsetting();
     f20:	58e3      	ldr	r3, [r4, r3]
     f22:	68db      	ldr	r3, [r3, #12]
     f24:	4798      	blx	r3
     f26:	4b49      	ldr	r3, [pc, #292]	; (104c <udc_process_setup+0x2e4>)
     f28:	7018      	strb	r0, [r3, #0]
	udd_set_setup_payload(&udc_iface_setting,1);
     f2a:	2101      	movs	r1, #1
     f2c:	0018      	movs	r0, r3
     f2e:	4b3d      	ldr	r3, [pc, #244]	; (1024 <udc_process_setup+0x2bc>)
     f30:	4798      	blx	r3
     f32:	e060      	b.n	ff6 <udc_process_setup+0x28e>
     f34:	221f      	movs	r2, #31
     f36:	4013      	ands	r3, r2
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
     f38:	d15f      	bne.n	ffa <udc_process_setup+0x292>
			switch (udd_g_ctrlreq.req.bRequest) {
     f3a:	4a37      	ldr	r2, [pc, #220]	; (1018 <udc_process_setup+0x2b0>)
     f3c:	7852      	ldrb	r2, [r2, #1]
     f3e:	2a03      	cmp	r2, #3
     f40:	d100      	bne.n	f44 <udc_process_setup+0x1dc>
     f42:	e0f4      	b.n	112e <udc_process_setup+0x3c6>
     f44:	b2d1      	uxtb	r1, r2
     f46:	2903      	cmp	r1, #3
     f48:	d93b      	bls.n	fc2 <udc_process_setup+0x25a>
     f4a:	2a05      	cmp	r2, #5
     f4c:	d04b      	beq.n	fe6 <udc_process_setup+0x27e>
     f4e:	2a09      	cmp	r2, #9
     f50:	d153      	bne.n	ffa <udc_process_setup+0x292>
	if (udd_g_ctrlreq.req.wLength) {
     f52:	4b31      	ldr	r3, [pc, #196]	; (1018 <udc_process_setup+0x2b0>)
     f54:	88db      	ldrh	r3, [r3, #6]
     f56:	2b00      	cmp	r3, #0
     f58:	d000      	beq.n	f5c <udc_process_setup+0x1f4>
     f5a:	e71a      	b.n	d92 <udc_process_setup+0x2a>
	if (!udd_getaddress()) {
     f5c:	4b3c      	ldr	r3, [pc, #240]	; (1050 <udc_process_setup+0x2e8>)
     f5e:	4798      	blx	r3
     f60:	2800      	cmp	r0, #0
     f62:	d100      	bne.n	f66 <udc_process_setup+0x1fe>
     f64:	e70e      	b.n	d84 <udc_process_setup+0x1c>
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
     f66:	4b2c      	ldr	r3, [pc, #176]	; (1018 <udc_process_setup+0x2b0>)
     f68:	789a      	ldrb	r2, [r3, #2]
				udc_config.confdev_lsfs->bNumConfigurations) {
     f6a:	4b30      	ldr	r3, [pc, #192]	; (102c <udc_process_setup+0x2c4>)
     f6c:	681b      	ldr	r3, [r3, #0]
     f6e:	7c5b      	ldrb	r3, [r3, #17]
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
     f70:	429a      	cmp	r2, r3
     f72:	dd00      	ble.n	f76 <udc_process_setup+0x20e>
     f74:	e706      	b.n	d84 <udc_process_setup+0x1c>
	udc_reset();
     f76:	4b37      	ldr	r3, [pc, #220]	; (1054 <udc_process_setup+0x2ec>)
     f78:	4798      	blx	r3
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
     f7a:	4b27      	ldr	r3, [pc, #156]	; (1018 <udc_process_setup+0x2b0>)
     f7c:	789b      	ldrb	r3, [r3, #2]
     f7e:	4a30      	ldr	r2, [pc, #192]	; (1040 <udc_process_setup+0x2d8>)
     f80:	7013      	strb	r3, [r2, #0]
	if (udc_num_configuration == 0) {
     f82:	2b00      	cmp	r3, #0
     f84:	d037      	beq.n	ff6 <udc_process_setup+0x28e>
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
     f86:	4a34      	ldr	r2, [pc, #208]	; (1058 <udc_process_setup+0x2f0>)
     f88:	4694      	mov	ip, r2
     f8a:	4463      	add	r3, ip
     f8c:	00db      	lsls	r3, r3, #3
     f8e:	4a27      	ldr	r2, [pc, #156]	; (102c <udc_process_setup+0x2c4>)
     f90:	6852      	ldr	r2, [r2, #4]
     f92:	18d3      	adds	r3, r2, r3
     f94:	4a2b      	ldr	r2, [pc, #172]	; (1044 <udc_process_setup+0x2dc>)
     f96:	6013      	str	r3, [r2, #0]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     f98:	681b      	ldr	r3, [r3, #0]
     f9a:	791b      	ldrb	r3, [r3, #4]
     f9c:	2b00      	cmp	r3, #0
     f9e:	d02a      	beq.n	ff6 <udc_process_setup+0x28e>
     fa0:	2400      	movs	r4, #0
		if (!udc_iface_enable(iface_num, 0)) {
     fa2:	4d2e      	ldr	r5, [pc, #184]	; (105c <udc_process_setup+0x2f4>)
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     fa4:	0016      	movs	r6, r2
		if (!udc_iface_enable(iface_num, 0)) {
     fa6:	2100      	movs	r1, #0
     fa8:	0020      	movs	r0, r4
     faa:	47a8      	blx	r5
     fac:	2800      	cmp	r0, #0
     fae:	d100      	bne.n	fb2 <udc_process_setup+0x24a>
     fb0:	e6e8      	b.n	d84 <udc_process_setup+0x1c>
			iface_num++) {
     fb2:	3401      	adds	r4, #1
     fb4:	b2e4      	uxtb	r4, r4
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     fb6:	6833      	ldr	r3, [r6, #0]
     fb8:	681b      	ldr	r3, [r3, #0]
     fba:	791b      	ldrb	r3, [r3, #4]
     fbc:	42a3      	cmp	r3, r4
     fbe:	d8f2      	bhi.n	fa6 <udc_process_setup+0x23e>
     fc0:	e019      	b.n	ff6 <udc_process_setup+0x28e>
			switch (udd_g_ctrlreq.req.bRequest) {
     fc2:	2a01      	cmp	r2, #1
     fc4:	d119      	bne.n	ffa <udc_process_setup+0x292>
	if (udd_g_ctrlreq.req.wLength) {
     fc6:	4b14      	ldr	r3, [pc, #80]	; (1018 <udc_process_setup+0x2b0>)
     fc8:	88db      	ldrh	r3, [r3, #6]
     fca:	2b00      	cmp	r3, #0
     fcc:	d000      	beq.n	fd0 <udc_process_setup+0x268>
     fce:	e6e0      	b.n	d92 <udc_process_setup+0x2a>
	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
     fd0:	4b11      	ldr	r3, [pc, #68]	; (1018 <udc_process_setup+0x2b0>)
     fd2:	885b      	ldrh	r3, [r3, #2]
     fd4:	2b01      	cmp	r3, #1
     fd6:	d000      	beq.n	fda <udc_process_setup+0x272>
     fd8:	e6db      	b.n	d92 <udc_process_setup+0x2a>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
     fda:	4a13      	ldr	r2, [pc, #76]	; (1028 <udc_process_setup+0x2c0>)
     fdc:	8813      	ldrh	r3, [r2, #0]
     fde:	2102      	movs	r1, #2
     fe0:	438b      	bics	r3, r1
     fe2:	8013      	strh	r3, [r2, #0]
     fe4:	e007      	b.n	ff6 <udc_process_setup+0x28e>
	if (udd_g_ctrlreq.req.wLength) {
     fe6:	4b0c      	ldr	r3, [pc, #48]	; (1018 <udc_process_setup+0x2b0>)
     fe8:	88db      	ldrh	r3, [r3, #6]
     fea:	2b00      	cmp	r3, #0
     fec:	d000      	beq.n	ff0 <udc_process_setup+0x288>
     fee:	e6d0      	b.n	d92 <udc_process_setup+0x2a>
	udd_g_ctrlreq.callback = udc_valid_address;
     ff0:	4a1b      	ldr	r2, [pc, #108]	; (1060 <udc_process_setup+0x2f8>)
     ff2:	4b09      	ldr	r3, [pc, #36]	; (1018 <udc_process_setup+0x2b0>)
     ff4:	611a      	str	r2, [r3, #16]
			return true;
     ff6:	2001      	movs	r0, #1
     ff8:	e6d3      	b.n	da2 <udc_process_setup+0x3a>
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
     ffa:	2b01      	cmp	r3, #1
     ffc:	d032      	beq.n	1064 <udc_process_setup+0x2fc>
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
     ffe:	2b02      	cmp	r3, #2
    1000:	d000      	beq.n	1004 <udc_process_setup+0x29c>
    1002:	e6bf      	b.n	d84 <udc_process_setup+0x1c>
			switch (udd_g_ctrlreq.req.bRequest) {
    1004:	4b04      	ldr	r3, [pc, #16]	; (1018 <udc_process_setup+0x2b0>)
    1006:	785b      	ldrb	r3, [r3, #1]
    1008:	2b01      	cmp	r3, #1
    100a:	d06d      	beq.n	10e8 <udc_process_setup+0x380>
    100c:	2b03      	cmp	r3, #3
    100e:	d100      	bne.n	1012 <udc_process_setup+0x2aa>
    1010:	e079      	b.n	1106 <udc_process_setup+0x39e>
	return false;
    1012:	2000      	movs	r0, #0
    1014:	e08c      	b.n	1130 <udc_process_setup+0x3c8>
    1016:	46c0      	nop			; (mov r8, r8)
    1018:	200009ec 	.word	0x200009ec
    101c:	00002e4d 	.word	0x00002e4d
    1020:	20000674 	.word	0x20000674
    1024:	000031cd 	.word	0x000031cd
    1028:	20000672 	.word	0x20000672
    102c:	20000028 	.word	0x20000028
    1030:	200000f4 	.word	0x200000f4
    1034:	200000a8 	.word	0x200000a8
    1038:	200000e4 	.word	0x200000e4
    103c:	200000e8 	.word	0x200000e8
    1040:	2000067c 	.word	0x2000067c
    1044:	20000680 	.word	0x20000680
    1048:	00000b95 	.word	0x00000b95
    104c:	20000678 	.word	0x20000678
    1050:	000031bd 	.word	0x000031bd
    1054:	00000cd9 	.word	0x00000cd9
    1058:	1fffffff 	.word	0x1fffffff
    105c:	00000c75 	.word	0x00000c75
    1060:	00000b7d 	.word	0x00000b7d
			switch (udd_g_ctrlreq.req.bRequest) {
    1064:	4a48      	ldr	r2, [pc, #288]	; (1188 <udc_process_setup+0x420>)
    1066:	7852      	ldrb	r2, [r2, #1]
    1068:	2a0b      	cmp	r2, #11
    106a:	d1c8      	bne.n	ffe <udc_process_setup+0x296>
	if (udd_g_ctrlreq.req.wLength) {
    106c:	4b46      	ldr	r3, [pc, #280]	; (1188 <udc_process_setup+0x420>)
    106e:	88db      	ldrh	r3, [r3, #6]
    1070:	2b00      	cmp	r3, #0
    1072:	d103      	bne.n	107c <udc_process_setup+0x314>
	if (!udc_num_configuration) {
    1074:	4b45      	ldr	r3, [pc, #276]	; (118c <udc_process_setup+0x424>)
    1076:	781b      	ldrb	r3, [r3, #0]
    1078:	2b00      	cmp	r3, #0
    107a:	d127      	bne.n	10cc <udc_process_setup+0x364>
	if (0 == udc_num_configuration) {
    107c:	4b43      	ldr	r3, [pc, #268]	; (118c <udc_process_setup+0x424>)
    107e:	781b      	ldrb	r3, [r3, #0]
	return false;
    1080:	2000      	movs	r0, #0
	if (0 == udc_num_configuration) {
    1082:	2b00      	cmp	r3, #0
    1084:	d100      	bne.n	1088 <udc_process_setup+0x320>
    1086:	e68c      	b.n	da2 <udc_process_setup+0x3a>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1088:	4b3f      	ldr	r3, [pc, #252]	; (1188 <udc_process_setup+0x420>)
    108a:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    108c:	4b40      	ldr	r3, [pc, #256]	; (1190 <udc_process_setup+0x428>)
    108e:	681d      	ldr	r5, [r3, #0]
    1090:	682b      	ldr	r3, [r5, #0]
    1092:	791b      	ldrb	r3, [r3, #4]
    1094:	42a3      	cmp	r3, r4
    1096:	d800      	bhi.n	109a <udc_process_setup+0x332>
    1098:	e683      	b.n	da2 <udc_process_setup+0x3a>
	if (!udc_update_iface_desc(iface_num, 0)) {
    109a:	2100      	movs	r1, #0
    109c:	0020      	movs	r0, r4
    109e:	4b3d      	ldr	r3, [pc, #244]	; (1194 <udc_process_setup+0x42c>)
    10a0:	4798      	blx	r3
    10a2:	2800      	cmp	r0, #0
    10a4:	d100      	bne.n	10a8 <udc_process_setup+0x340>
    10a6:	e674      	b.n	d92 <udc_process_setup+0x2a>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    10a8:	686b      	ldr	r3, [r5, #4]
    10aa:	00a2      	lsls	r2, r4, #2
    10ac:	58d5      	ldr	r5, [r2, r3]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    10ae:	68eb      	ldr	r3, [r5, #12]
    10b0:	4798      	blx	r3
    10b2:	0001      	movs	r1, r0
    10b4:	0020      	movs	r0, r4
    10b6:	4b37      	ldr	r3, [pc, #220]	; (1194 <udc_process_setup+0x42c>)
    10b8:	4798      	blx	r3
    10ba:	2800      	cmp	r0, #0
    10bc:	d100      	bne.n	10c0 <udc_process_setup+0x358>
    10be:	e668      	b.n	d92 <udc_process_setup+0x2a>
	return udi_api->setup();
    10c0:	68ab      	ldr	r3, [r5, #8]
    10c2:	4798      	blx	r3
		if (udc_req_iface()) {
    10c4:	2800      	cmp	r0, #0
    10c6:	d000      	beq.n	10ca <udc_process_setup+0x362>
    10c8:	e66b      	b.n	da2 <udc_process_setup+0x3a>
    10ca:	e662      	b.n	d92 <udc_process_setup+0x2a>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    10cc:	4b2e      	ldr	r3, [pc, #184]	; (1188 <udc_process_setup+0x420>)
    10ce:	791d      	ldrb	r5, [r3, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    10d0:	885c      	ldrh	r4, [r3, #2]
	if (!udc_iface_disable(iface_num)) {
    10d2:	0028      	movs	r0, r5
    10d4:	4b30      	ldr	r3, [pc, #192]	; (1198 <udc_process_setup+0x430>)
    10d6:	4798      	blx	r3
    10d8:	2800      	cmp	r0, #0
    10da:	d100      	bne.n	10de <udc_process_setup+0x376>
    10dc:	e652      	b.n	d84 <udc_process_setup+0x1c>
	return udc_iface_enable(iface_num, setting_num);
    10de:	b2e1      	uxtb	r1, r4
    10e0:	0028      	movs	r0, r5
    10e2:	4b2e      	ldr	r3, [pc, #184]	; (119c <udc_process_setup+0x434>)
    10e4:	4798      	blx	r3
    10e6:	e023      	b.n	1130 <udc_process_setup+0x3c8>
	if (udd_g_ctrlreq.req.wLength) {
    10e8:	4b27      	ldr	r3, [pc, #156]	; (1188 <udc_process_setup+0x420>)
    10ea:	88db      	ldrh	r3, [r3, #6]
    10ec:	2b00      	cmp	r3, #0
    10ee:	d000      	beq.n	10f2 <udc_process_setup+0x38a>
    10f0:	e64f      	b.n	d92 <udc_process_setup+0x2a>
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    10f2:	4b25      	ldr	r3, [pc, #148]	; (1188 <udc_process_setup+0x420>)
    10f4:	885b      	ldrh	r3, [r3, #2]
    10f6:	2b00      	cmp	r3, #0
    10f8:	d000      	beq.n	10fc <udc_process_setup+0x394>
    10fa:	e64a      	b.n	d92 <udc_process_setup+0x2a>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    10fc:	4b22      	ldr	r3, [pc, #136]	; (1188 <udc_process_setup+0x420>)
    10fe:	7918      	ldrb	r0, [r3, #4]
    1100:	4b27      	ldr	r3, [pc, #156]	; (11a0 <udc_process_setup+0x438>)
    1102:	4798      	blx	r3
    1104:	e014      	b.n	1130 <udc_process_setup+0x3c8>
	if (udd_g_ctrlreq.req.wLength) {
    1106:	4b20      	ldr	r3, [pc, #128]	; (1188 <udc_process_setup+0x420>)
    1108:	88db      	ldrh	r3, [r3, #6]
    110a:	2b00      	cmp	r3, #0
    110c:	d000      	beq.n	1110 <udc_process_setup+0x3a8>
    110e:	e640      	b.n	d92 <udc_process_setup+0x2a>
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1110:	4b1d      	ldr	r3, [pc, #116]	; (1188 <udc_process_setup+0x420>)
    1112:	885b      	ldrh	r3, [r3, #2]
    1114:	2b00      	cmp	r3, #0
    1116:	d000      	beq.n	111a <udc_process_setup+0x3b2>
    1118:	e63b      	b.n	d92 <udc_process_setup+0x2a>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    111a:	4c1b      	ldr	r4, [pc, #108]	; (1188 <udc_process_setup+0x420>)
    111c:	7920      	ldrb	r0, [r4, #4]
    111e:	4b21      	ldr	r3, [pc, #132]	; (11a4 <udc_process_setup+0x43c>)
    1120:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1122:	7920      	ldrb	r0, [r4, #4]
    1124:	4b20      	ldr	r3, [pc, #128]	; (11a8 <udc_process_setup+0x440>)
    1126:	4798      	blx	r3
    1128:	e002      	b.n	1130 <udc_process_setup+0x3c8>
		return false;
    112a:	2000      	movs	r0, #0
    112c:	e000      	b.n	1130 <udc_process_setup+0x3c8>
				return udc_req_std_dev_set_feature();
    112e:	2000      	movs	r0, #0
		if (udc_reqstd()) {
    1130:	2800      	cmp	r0, #0
    1132:	d000      	beq.n	1136 <udc_process_setup+0x3ce>
    1134:	e635      	b.n	da2 <udc_process_setup+0x3a>
    1136:	e625      	b.n	d84 <udc_process_setup+0x1c>
	if (0 == udc_num_configuration) {
    1138:	4b14      	ldr	r3, [pc, #80]	; (118c <udc_process_setup+0x424>)
    113a:	781b      	ldrb	r3, [r3, #0]
    113c:	2b00      	cmp	r3, #0
    113e:	d100      	bne.n	1142 <udc_process_setup+0x3da>
    1140:	e62f      	b.n	da2 <udc_process_setup+0x3a>
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1142:	4b13      	ldr	r3, [pc, #76]	; (1190 <udc_process_setup+0x428>)
    1144:	681b      	ldr	r3, [r3, #0]
    1146:	681a      	ldr	r2, [r3, #0]
    1148:	7912      	ldrb	r2, [r2, #4]
    114a:	2a00      	cmp	r2, #0
    114c:	d01a      	beq.n	1184 <udc_process_setup+0x41c>
    114e:	2500      	movs	r5, #0
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1150:	4e10      	ldr	r6, [pc, #64]	; (1194 <udc_process_setup+0x42c>)
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1152:	4f0f      	ldr	r7, [pc, #60]	; (1190 <udc_process_setup+0x428>)
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    1154:	685b      	ldr	r3, [r3, #4]
    1156:	00aa      	lsls	r2, r5, #2
    1158:	58d4      	ldr	r4, [r2, r3]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    115a:	68e3      	ldr	r3, [r4, #12]
    115c:	4798      	blx	r3
    115e:	0001      	movs	r1, r0
    1160:	0028      	movs	r0, r5
    1162:	47b0      	blx	r6
    1164:	2800      	cmp	r0, #0
    1166:	d100      	bne.n	116a <udc_process_setup+0x402>
    1168:	e61b      	b.n	da2 <udc_process_setup+0x3a>
		if (udi_api->setup()) {
    116a:	68a3      	ldr	r3, [r4, #8]
    116c:	4798      	blx	r3
    116e:	2800      	cmp	r0, #0
    1170:	d000      	beq.n	1174 <udc_process_setup+0x40c>
    1172:	e616      	b.n	da2 <udc_process_setup+0x3a>
			iface_num++) {
    1174:	3501      	adds	r5, #1
    1176:	b2ed      	uxtb	r5, r5
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1178:	683b      	ldr	r3, [r7, #0]
    117a:	681a      	ldr	r2, [r3, #0]
    117c:	7912      	ldrb	r2, [r2, #4]
    117e:	42aa      	cmp	r2, r5
    1180:	d8e8      	bhi.n	1154 <udc_process_setup+0x3ec>
    1182:	e60e      	b.n	da2 <udc_process_setup+0x3a>
	return false;
    1184:	2000      	movs	r0, #0
    1186:	e60c      	b.n	da2 <udc_process_setup+0x3a>
    1188:	200009ec 	.word	0x200009ec
    118c:	2000067c 	.word	0x2000067c
    1190:	20000680 	.word	0x20000680
    1194:	00000b95 	.word	0x00000b95
    1198:	00000c09 	.word	0x00000c09
    119c:	00000c75 	.word	0x00000c75
    11a0:	00002f91 	.word	0x00002f91
    11a4:	00002c8d 	.word	0x00002c8d
    11a8:	00002e61 	.word	0x00002e61

000011ac <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    11ac:	4b0c      	ldr	r3, [pc, #48]	; (11e0 <cpu_irq_enter_critical+0x34>)
    11ae:	681b      	ldr	r3, [r3, #0]
    11b0:	2b00      	cmp	r3, #0
    11b2:	d106      	bne.n	11c2 <cpu_irq_enter_critical+0x16>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    11b4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    11b8:	2b00      	cmp	r3, #0
    11ba:	d007      	beq.n	11cc <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    11bc:	2200      	movs	r2, #0
    11be:	4b09      	ldr	r3, [pc, #36]	; (11e4 <cpu_irq_enter_critical+0x38>)
    11c0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    11c2:	4a07      	ldr	r2, [pc, #28]	; (11e0 <cpu_irq_enter_critical+0x34>)
    11c4:	6813      	ldr	r3, [r2, #0]
    11c6:	3301      	adds	r3, #1
    11c8:	6013      	str	r3, [r2, #0]
}
    11ca:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    11cc:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    11ce:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    11d2:	2200      	movs	r2, #0
    11d4:	4b04      	ldr	r3, [pc, #16]	; (11e8 <cpu_irq_enter_critical+0x3c>)
    11d6:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    11d8:	3201      	adds	r2, #1
    11da:	4b02      	ldr	r3, [pc, #8]	; (11e4 <cpu_irq_enter_critical+0x38>)
    11dc:	701a      	strb	r2, [r3, #0]
    11de:	e7f0      	b.n	11c2 <cpu_irq_enter_critical+0x16>
    11e0:	20000688 	.word	0x20000688
    11e4:	2000068c 	.word	0x2000068c
    11e8:	20000112 	.word	0x20000112

000011ec <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    11ec:	4b08      	ldr	r3, [pc, #32]	; (1210 <cpu_irq_leave_critical+0x24>)
    11ee:	681a      	ldr	r2, [r3, #0]
    11f0:	3a01      	subs	r2, #1
    11f2:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    11f4:	681b      	ldr	r3, [r3, #0]
    11f6:	2b00      	cmp	r3, #0
    11f8:	d109      	bne.n	120e <cpu_irq_leave_critical+0x22>
    11fa:	4b06      	ldr	r3, [pc, #24]	; (1214 <cpu_irq_leave_critical+0x28>)
    11fc:	781b      	ldrb	r3, [r3, #0]
    11fe:	2b00      	cmp	r3, #0
    1200:	d005      	beq.n	120e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    1202:	2201      	movs	r2, #1
    1204:	4b04      	ldr	r3, [pc, #16]	; (1218 <cpu_irq_leave_critical+0x2c>)
    1206:	701a      	strb	r2, [r3, #0]
    1208:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    120c:	b662      	cpsie	i
	}
}
    120e:	4770      	bx	lr
    1210:	20000688 	.word	0x20000688
    1214:	2000068c 	.word	0x2000068c
    1218:	20000112 	.word	0x20000112

0000121c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    121c:	b5f0      	push	{r4, r5, r6, r7, lr}
    121e:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1220:	ac01      	add	r4, sp, #4
    1222:	2501      	movs	r5, #1
    1224:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    1226:	2700      	movs	r7, #0
    1228:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    122a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    122c:	0021      	movs	r1, r4
    122e:	202a      	movs	r0, #42	; 0x2a
    1230:	4e06      	ldr	r6, [pc, #24]	; (124c <system_board_init+0x30>)
    1232:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1234:	2280      	movs	r2, #128	; 0x80
    1236:	00d2      	lsls	r2, r2, #3
    1238:	4b05      	ldr	r3, [pc, #20]	; (1250 <system_board_init+0x34>)
    123a:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

 	/* Set buttons as inputs */
	 pin_conf.direction  = PORT_PIN_DIR_INPUT;
    123c:	7027      	strb	r7, [r4, #0]
     pin_conf.input_pull = PORT_PIN_PULL_UP;
    123e:	7065      	strb	r5, [r4, #1]
     port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    1240:	0021      	movs	r1, r4
    1242:	2002      	movs	r0, #2
    1244:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
    1246:	b003      	add	sp, #12
    1248:	bdf0      	pop	{r4, r5, r6, r7, pc}
    124a:	46c0      	nop			; (mov r8, r8)
    124c:	00001349 	.word	0x00001349
    1250:	40002880 	.word	0x40002880

00001254 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    1254:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1256:	2200      	movs	r2, #0
    1258:	4b10      	ldr	r3, [pc, #64]	; (129c <EIC_Handler+0x48>)
    125a:	701a      	strb	r2, [r3, #0]
    125c:	2300      	movs	r3, #0

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    125e:	4910      	ldr	r1, [pc, #64]	; (12a0 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    1260:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    1262:	4e10      	ldr	r6, [pc, #64]	; (12a4 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1264:	4c0d      	ldr	r4, [pc, #52]	; (129c <EIC_Handler+0x48>)
    1266:	e00a      	b.n	127e <EIC_Handler+0x2a>
		return eics[eic_index];
    1268:	490d      	ldr	r1, [pc, #52]	; (12a0 <EIC_Handler+0x4c>)
    126a:	e008      	b.n	127e <EIC_Handler+0x2a>
    126c:	7823      	ldrb	r3, [r4, #0]
    126e:	3301      	adds	r3, #1
    1270:	b2db      	uxtb	r3, r3
    1272:	7023      	strb	r3, [r4, #0]
    1274:	2b0f      	cmp	r3, #15
    1276:	d810      	bhi.n	129a <EIC_Handler+0x46>
		return NULL;
    1278:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    127a:	2b1f      	cmp	r3, #31
    127c:	d9f4      	bls.n	1268 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    127e:	0028      	movs	r0, r5
    1280:	4018      	ands	r0, r3
    1282:	2201      	movs	r2, #1
    1284:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    1286:	6948      	ldr	r0, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    1288:	4210      	tst	r0, r2
    128a:	d0ef      	beq.n	126c <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    128c:	614a      	str	r2, [r1, #20]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    128e:	009b      	lsls	r3, r3, #2
    1290:	599b      	ldr	r3, [r3, r6]
    1292:	2b00      	cmp	r3, #0
    1294:	d0ea      	beq.n	126c <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    1296:	4798      	blx	r3
    1298:	e7e8      	b.n	126c <EIC_Handler+0x18>
			}
		}
	}
}
    129a:	bd70      	pop	{r4, r5, r6, pc}
    129c:	20000769 	.word	0x20000769
    12a0:	40002400 	.word	0x40002400
    12a4:	2000076c 	.word	0x2000076c

000012a8 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    12a8:	4a06      	ldr	r2, [pc, #24]	; (12c4 <_extint_enable+0x1c>)
    12aa:	7813      	ldrb	r3, [r2, #0]
    12ac:	2102      	movs	r1, #2
    12ae:	430b      	orrs	r3, r1
    12b0:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    12b2:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    12b4:	6853      	ldr	r3, [r2, #4]
    12b6:	4219      	tst	r1, r3
    12b8:	d1fc      	bne.n	12b4 <_extint_enable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    12ba:	6853      	ldr	r3, [r2, #4]
    12bc:	4218      	tst	r0, r3
    12be:	d1f9      	bne.n	12b4 <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    12c0:	4770      	bx	lr
    12c2:	46c0      	nop			; (mov r8, r8)
    12c4:	40002400 	.word	0x40002400

000012c8 <_system_extint_init>:
{
    12c8:	b500      	push	{lr}
    12ca:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    12cc:	4a17      	ldr	r2, [pc, #92]	; (132c <_system_extint_init+0x64>)
    12ce:	6951      	ldr	r1, [r2, #20]
    12d0:	2380      	movs	r3, #128	; 0x80
    12d2:	009b      	lsls	r3, r3, #2
    12d4:	430b      	orrs	r3, r1
    12d6:	6153      	str	r3, [r2, #20]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    12d8:	a901      	add	r1, sp, #4
    12da:	2300      	movs	r3, #0
    12dc:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    12de:	2003      	movs	r0, #3
    12e0:	4b13      	ldr	r3, [pc, #76]	; (1330 <_system_extint_init+0x68>)
    12e2:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    12e4:	2003      	movs	r0, #3
    12e6:	4b13      	ldr	r3, [pc, #76]	; (1334 <_system_extint_init+0x6c>)
    12e8:	4798      	blx	r3
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    12ea:	4a13      	ldr	r2, [pc, #76]	; (1338 <_system_extint_init+0x70>)
    12ec:	7813      	ldrb	r3, [r2, #0]
    12ee:	2101      	movs	r1, #1
    12f0:	430b      	orrs	r3, r1
    12f2:	7013      	strb	r3, [r2, #0]
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    12f4:	3101      	adds	r1, #1
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    12f6:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    12f8:	6853      	ldr	r3, [r2, #4]
    12fa:	4219      	tst	r1, r3
    12fc:	d1fc      	bne.n	12f8 <_system_extint_init+0x30>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    12fe:	6853      	ldr	r3, [r2, #4]
    1300:	4218      	tst	r0, r3
    1302:	d1f9      	bne.n	12f8 <_system_extint_init+0x30>
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_GCLK;
    1304:	4a0c      	ldr	r2, [pc, #48]	; (1338 <_system_extint_init+0x70>)
    1306:	7813      	ldrb	r3, [r2, #0]
    1308:	2110      	movs	r1, #16
    130a:	438b      	bics	r3, r1
    130c:	7013      	strb	r3, [r2, #0]
    130e:	4b0b      	ldr	r3, [pc, #44]	; (133c <_system_extint_init+0x74>)
    1310:	0019      	movs	r1, r3
    1312:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    1314:	2200      	movs	r2, #0
    1316:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    1318:	428b      	cmp	r3, r1
    131a:	d1fc      	bne.n	1316 <_system_extint_init+0x4e>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    131c:	2208      	movs	r2, #8
    131e:	4b08      	ldr	r3, [pc, #32]	; (1340 <_system_extint_init+0x78>)
    1320:	601a      	str	r2, [r3, #0]
	_extint_enable();
    1322:	4b08      	ldr	r3, [pc, #32]	; (1344 <_system_extint_init+0x7c>)
    1324:	4798      	blx	r3
}
    1326:	b003      	add	sp, #12
    1328:	bd00      	pop	{pc}
    132a:	46c0      	nop			; (mov r8, r8)
    132c:	40000400 	.word	0x40000400
    1330:	000024a5 	.word	0x000024a5
    1334:	00002435 	.word	0x00002435
    1338:	40002400 	.word	0x40002400
    133c:	2000076c 	.word	0x2000076c
    1340:	e000e100 	.word	0xe000e100
    1344:	000012a9 	.word	0x000012a9

00001348 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1348:	b500      	push	{lr}
    134a:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    134c:	ab01      	add	r3, sp, #4
    134e:	2280      	movs	r2, #128	; 0x80
    1350:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1352:	780a      	ldrb	r2, [r1, #0]
    1354:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1356:	784a      	ldrb	r2, [r1, #1]
    1358:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    135a:	788a      	ldrb	r2, [r1, #2]
    135c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    135e:	0019      	movs	r1, r3
    1360:	4b01      	ldr	r3, [pc, #4]	; (1368 <port_pin_set_config+0x20>)
    1362:	4798      	blx	r3
}
    1364:	b003      	add	sp, #12
    1366:	bd00      	pop	{pc}
    1368:	000025a1 	.word	0x000025a1

0000136c <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    136c:	b5f0      	push	{r4, r5, r6, r7, lr}
    136e:	46de      	mov	lr, fp
    1370:	4657      	mov	r7, sl
    1372:	464e      	mov	r6, r9
    1374:	4645      	mov	r5, r8
    1376:	b5e0      	push	{r5, r6, r7, lr}
    1378:	b087      	sub	sp, #28
    137a:	4680      	mov	r8, r0
    137c:	9104      	str	r1, [sp, #16]
    137e:	0016      	movs	r6, r2
    1380:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1382:	2200      	movs	r2, #0
    1384:	2300      	movs	r3, #0
    1386:	2100      	movs	r1, #0
    1388:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    138a:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    138c:	2001      	movs	r0, #1
    138e:	0021      	movs	r1, r4
    1390:	9600      	str	r6, [sp, #0]
    1392:	9701      	str	r7, [sp, #4]
    1394:	465c      	mov	r4, fp
    1396:	9403      	str	r4, [sp, #12]
    1398:	4644      	mov	r4, r8
    139a:	9405      	str	r4, [sp, #20]
    139c:	e013      	b.n	13c6 <long_division+0x5a>
    139e:	2420      	movs	r4, #32
    13a0:	1a64      	subs	r4, r4, r1
    13a2:	0005      	movs	r5, r0
    13a4:	40e5      	lsrs	r5, r4
    13a6:	46a8      	mov	r8, r5
    13a8:	e014      	b.n	13d4 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    13aa:	9c00      	ldr	r4, [sp, #0]
    13ac:	9d01      	ldr	r5, [sp, #4]
    13ae:	1b12      	subs	r2, r2, r4
    13b0:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    13b2:	465c      	mov	r4, fp
    13b4:	464d      	mov	r5, r9
    13b6:	432c      	orrs	r4, r5
    13b8:	46a3      	mov	fp, r4
    13ba:	9c03      	ldr	r4, [sp, #12]
    13bc:	4645      	mov	r5, r8
    13be:	432c      	orrs	r4, r5
    13c0:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    13c2:	3901      	subs	r1, #1
    13c4:	d325      	bcc.n	1412 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    13c6:	2420      	movs	r4, #32
    13c8:	4264      	negs	r4, r4
    13ca:	190c      	adds	r4, r1, r4
    13cc:	d4e7      	bmi.n	139e <long_division+0x32>
    13ce:	0005      	movs	r5, r0
    13d0:	40a5      	lsls	r5, r4
    13d2:	46a8      	mov	r8, r5
    13d4:	0004      	movs	r4, r0
    13d6:	408c      	lsls	r4, r1
    13d8:	46a1      	mov	r9, r4
		r = r << 1;
    13da:	1892      	adds	r2, r2, r2
    13dc:	415b      	adcs	r3, r3
    13de:	0014      	movs	r4, r2
    13e0:	001d      	movs	r5, r3
		if (n & bit_shift) {
    13e2:	9e05      	ldr	r6, [sp, #20]
    13e4:	464f      	mov	r7, r9
    13e6:	403e      	ands	r6, r7
    13e8:	46b4      	mov	ip, r6
    13ea:	9e04      	ldr	r6, [sp, #16]
    13ec:	4647      	mov	r7, r8
    13ee:	403e      	ands	r6, r7
    13f0:	46b2      	mov	sl, r6
    13f2:	4666      	mov	r6, ip
    13f4:	4657      	mov	r7, sl
    13f6:	433e      	orrs	r6, r7
    13f8:	d003      	beq.n	1402 <long_division+0x96>
			r |= 0x01;
    13fa:	0006      	movs	r6, r0
    13fc:	4326      	orrs	r6, r4
    13fe:	0032      	movs	r2, r6
    1400:	002b      	movs	r3, r5
		if (r >= d) {
    1402:	9c00      	ldr	r4, [sp, #0]
    1404:	9d01      	ldr	r5, [sp, #4]
    1406:	429d      	cmp	r5, r3
    1408:	d8db      	bhi.n	13c2 <long_division+0x56>
    140a:	d1ce      	bne.n	13aa <long_division+0x3e>
    140c:	4294      	cmp	r4, r2
    140e:	d8d8      	bhi.n	13c2 <long_division+0x56>
    1410:	e7cb      	b.n	13aa <long_division+0x3e>
    1412:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    1414:	4658      	mov	r0, fp
    1416:	0019      	movs	r1, r3
    1418:	b007      	add	sp, #28
    141a:	bc3c      	pop	{r2, r3, r4, r5}
    141c:	4690      	mov	r8, r2
    141e:	4699      	mov	r9, r3
    1420:	46a2      	mov	sl, r4
    1422:	46ab      	mov	fp, r5
    1424:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001426 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1426:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1428:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    142a:	2340      	movs	r3, #64	; 0x40
    142c:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    142e:	4281      	cmp	r1, r0
    1430:	d202      	bcs.n	1438 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    1432:	0018      	movs	r0, r3
    1434:	bd10      	pop	{r4, pc}
		baud_calculated++;
    1436:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    1438:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    143a:	1c63      	adds	r3, r4, #1
    143c:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    143e:	4288      	cmp	r0, r1
    1440:	d9f9      	bls.n	1436 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1442:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    1444:	2cff      	cmp	r4, #255	; 0xff
    1446:	d8f4      	bhi.n	1432 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    1448:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    144a:	2300      	movs	r3, #0
    144c:	e7f1      	b.n	1432 <_sercom_get_sync_baud_val+0xc>
	...

00001450 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1450:	b5f0      	push	{r4, r5, r6, r7, lr}
    1452:	b083      	sub	sp, #12
    1454:	000f      	movs	r7, r1
    1456:	0016      	movs	r6, r2
    1458:	aa08      	add	r2, sp, #32
    145a:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    145c:	0004      	movs	r4, r0
    145e:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1460:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    1462:	42bc      	cmp	r4, r7
    1464:	d902      	bls.n	146c <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    1466:	0010      	movs	r0, r2
    1468:	b003      	add	sp, #12
    146a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    146c:	2b00      	cmp	r3, #0
    146e:	d114      	bne.n	149a <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1470:	0002      	movs	r2, r0
    1472:	0008      	movs	r0, r1
    1474:	2100      	movs	r1, #0
    1476:	4c19      	ldr	r4, [pc, #100]	; (14dc <_sercom_get_async_baud_val+0x8c>)
    1478:	47a0      	blx	r4
    147a:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    147c:	003a      	movs	r2, r7
    147e:	2300      	movs	r3, #0
    1480:	2000      	movs	r0, #0
    1482:	4c17      	ldr	r4, [pc, #92]	; (14e0 <_sercom_get_async_baud_val+0x90>)
    1484:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1486:	2200      	movs	r2, #0
    1488:	2301      	movs	r3, #1
    148a:	1a12      	subs	r2, r2, r0
    148c:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    148e:	0c12      	lsrs	r2, r2, #16
    1490:	041b      	lsls	r3, r3, #16
    1492:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    1494:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    1496:	2200      	movs	r2, #0
    1498:	e7e5      	b.n	1466 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    149a:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    149c:	2b01      	cmp	r3, #1
    149e:	d1f9      	bne.n	1494 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    14a0:	000a      	movs	r2, r1
    14a2:	2300      	movs	r3, #0
    14a4:	2100      	movs	r1, #0
    14a6:	4c0d      	ldr	r4, [pc, #52]	; (14dc <_sercom_get_async_baud_val+0x8c>)
    14a8:	47a0      	blx	r4
    14aa:	0002      	movs	r2, r0
    14ac:	000b      	movs	r3, r1
    14ae:	9200      	str	r2, [sp, #0]
    14b0:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    14b2:	0038      	movs	r0, r7
    14b4:	2100      	movs	r1, #0
    14b6:	4c0a      	ldr	r4, [pc, #40]	; (14e0 <_sercom_get_async_baud_val+0x90>)
    14b8:	47a0      	blx	r4
    14ba:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    14bc:	2380      	movs	r3, #128	; 0x80
    14be:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    14c0:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    14c2:	4298      	cmp	r0, r3
    14c4:	d8cf      	bhi.n	1466 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    14c6:	0f79      	lsrs	r1, r7, #29
    14c8:	00f8      	lsls	r0, r7, #3
    14ca:	9a00      	ldr	r2, [sp, #0]
    14cc:	9b01      	ldr	r3, [sp, #4]
    14ce:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    14d0:	00ea      	lsls	r2, r5, #3
    14d2:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    14d4:	b2d2      	uxtb	r2, r2
    14d6:	0352      	lsls	r2, r2, #13
    14d8:	432a      	orrs	r2, r5
    14da:	e7db      	b.n	1494 <_sercom_get_async_baud_val+0x44>
    14dc:	000050c1 	.word	0x000050c1
    14e0:	0000136d 	.word	0x0000136d

000014e4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    14e4:	b510      	push	{r4, lr}
    14e6:	b082      	sub	sp, #8
    14e8:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    14ea:	4b0e      	ldr	r3, [pc, #56]	; (1524 <sercom_set_gclk_generator+0x40>)
    14ec:	781b      	ldrb	r3, [r3, #0]
    14ee:	2b00      	cmp	r3, #0
    14f0:	d007      	beq.n	1502 <sercom_set_gclk_generator+0x1e>
    14f2:	2900      	cmp	r1, #0
    14f4:	d105      	bne.n	1502 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    14f6:	4b0b      	ldr	r3, [pc, #44]	; (1524 <sercom_set_gclk_generator+0x40>)
    14f8:	785b      	ldrb	r3, [r3, #1]
    14fa:	4283      	cmp	r3, r0
    14fc:	d010      	beq.n	1520 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    14fe:	201d      	movs	r0, #29
    1500:	e00c      	b.n	151c <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    1502:	a901      	add	r1, sp, #4
    1504:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1506:	2011      	movs	r0, #17
    1508:	4b07      	ldr	r3, [pc, #28]	; (1528 <sercom_set_gclk_generator+0x44>)
    150a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    150c:	2011      	movs	r0, #17
    150e:	4b07      	ldr	r3, [pc, #28]	; (152c <sercom_set_gclk_generator+0x48>)
    1510:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    1512:	4b04      	ldr	r3, [pc, #16]	; (1524 <sercom_set_gclk_generator+0x40>)
    1514:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1516:	2201      	movs	r2, #1
    1518:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    151a:	2000      	movs	r0, #0
}
    151c:	b002      	add	sp, #8
    151e:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    1520:	2000      	movs	r0, #0
    1522:	e7fb      	b.n	151c <sercom_set_gclk_generator+0x38>
    1524:	20000690 	.word	0x20000690
    1528:	000024a5 	.word	0x000024a5
    152c:	00002435 	.word	0x00002435

00001530 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1530:	4b40      	ldr	r3, [pc, #256]	; (1634 <_sercom_get_default_pad+0x104>)
    1532:	4298      	cmp	r0, r3
    1534:	d032      	beq.n	159c <_sercom_get_default_pad+0x6c>
    1536:	d90a      	bls.n	154e <_sercom_get_default_pad+0x1e>
    1538:	4b3f      	ldr	r3, [pc, #252]	; (1638 <_sercom_get_default_pad+0x108>)
    153a:	4298      	cmp	r0, r3
    153c:	d04e      	beq.n	15dc <_sercom_get_default_pad+0xac>
    153e:	4b3f      	ldr	r3, [pc, #252]	; (163c <_sercom_get_default_pad+0x10c>)
    1540:	4298      	cmp	r0, r3
    1542:	d05b      	beq.n	15fc <_sercom_get_default_pad+0xcc>
    1544:	4b3e      	ldr	r3, [pc, #248]	; (1640 <_sercom_get_default_pad+0x110>)
    1546:	4298      	cmp	r0, r3
    1548:	d038      	beq.n	15bc <_sercom_get_default_pad+0x8c>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    154a:	2000      	movs	r0, #0
}
    154c:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    154e:	2384      	movs	r3, #132	; 0x84
    1550:	05db      	lsls	r3, r3, #23
    1552:	4298      	cmp	r0, r3
    1554:	d00c      	beq.n	1570 <_sercom_get_default_pad+0x40>
    1556:	4b3b      	ldr	r3, [pc, #236]	; (1644 <_sercom_get_default_pad+0x114>)
    1558:	4298      	cmp	r0, r3
    155a:	d1f6      	bne.n	154a <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    155c:	2901      	cmp	r1, #1
    155e:	d017      	beq.n	1590 <_sercom_get_default_pad+0x60>
    1560:	2900      	cmp	r1, #0
    1562:	d05d      	beq.n	1620 <_sercom_get_default_pad+0xf0>
    1564:	2902      	cmp	r1, #2
    1566:	d015      	beq.n	1594 <_sercom_get_default_pad+0x64>
    1568:	2903      	cmp	r1, #3
    156a:	d015      	beq.n	1598 <_sercom_get_default_pad+0x68>
	return 0;
    156c:	2000      	movs	r0, #0
    156e:	e7ed      	b.n	154c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1570:	2901      	cmp	r1, #1
    1572:	d007      	beq.n	1584 <_sercom_get_default_pad+0x54>
    1574:	2900      	cmp	r1, #0
    1576:	d051      	beq.n	161c <_sercom_get_default_pad+0xec>
    1578:	2902      	cmp	r1, #2
    157a:	d005      	beq.n	1588 <_sercom_get_default_pad+0x58>
    157c:	2903      	cmp	r1, #3
    157e:	d005      	beq.n	158c <_sercom_get_default_pad+0x5c>
	return 0;
    1580:	2000      	movs	r0, #0
    1582:	e7e3      	b.n	154c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1584:	4830      	ldr	r0, [pc, #192]	; (1648 <_sercom_get_default_pad+0x118>)
    1586:	e7e1      	b.n	154c <_sercom_get_default_pad+0x1c>
    1588:	4830      	ldr	r0, [pc, #192]	; (164c <_sercom_get_default_pad+0x11c>)
    158a:	e7df      	b.n	154c <_sercom_get_default_pad+0x1c>
    158c:	4830      	ldr	r0, [pc, #192]	; (1650 <_sercom_get_default_pad+0x120>)
    158e:	e7dd      	b.n	154c <_sercom_get_default_pad+0x1c>
    1590:	4830      	ldr	r0, [pc, #192]	; (1654 <_sercom_get_default_pad+0x124>)
    1592:	e7db      	b.n	154c <_sercom_get_default_pad+0x1c>
    1594:	4830      	ldr	r0, [pc, #192]	; (1658 <_sercom_get_default_pad+0x128>)
    1596:	e7d9      	b.n	154c <_sercom_get_default_pad+0x1c>
    1598:	4830      	ldr	r0, [pc, #192]	; (165c <_sercom_get_default_pad+0x12c>)
    159a:	e7d7      	b.n	154c <_sercom_get_default_pad+0x1c>
    159c:	2901      	cmp	r1, #1
    159e:	d007      	beq.n	15b0 <_sercom_get_default_pad+0x80>
    15a0:	2900      	cmp	r1, #0
    15a2:	d03f      	beq.n	1624 <_sercom_get_default_pad+0xf4>
    15a4:	2902      	cmp	r1, #2
    15a6:	d005      	beq.n	15b4 <_sercom_get_default_pad+0x84>
    15a8:	2903      	cmp	r1, #3
    15aa:	d005      	beq.n	15b8 <_sercom_get_default_pad+0x88>
	return 0;
    15ac:	2000      	movs	r0, #0
    15ae:	e7cd      	b.n	154c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    15b0:	482b      	ldr	r0, [pc, #172]	; (1660 <_sercom_get_default_pad+0x130>)
    15b2:	e7cb      	b.n	154c <_sercom_get_default_pad+0x1c>
    15b4:	482b      	ldr	r0, [pc, #172]	; (1664 <_sercom_get_default_pad+0x134>)
    15b6:	e7c9      	b.n	154c <_sercom_get_default_pad+0x1c>
    15b8:	482b      	ldr	r0, [pc, #172]	; (1668 <_sercom_get_default_pad+0x138>)
    15ba:	e7c7      	b.n	154c <_sercom_get_default_pad+0x1c>
    15bc:	2901      	cmp	r1, #1
    15be:	d007      	beq.n	15d0 <_sercom_get_default_pad+0xa0>
    15c0:	2900      	cmp	r1, #0
    15c2:	d031      	beq.n	1628 <_sercom_get_default_pad+0xf8>
    15c4:	2902      	cmp	r1, #2
    15c6:	d005      	beq.n	15d4 <_sercom_get_default_pad+0xa4>
    15c8:	2903      	cmp	r1, #3
    15ca:	d005      	beq.n	15d8 <_sercom_get_default_pad+0xa8>
	return 0;
    15cc:	2000      	movs	r0, #0
    15ce:	e7bd      	b.n	154c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    15d0:	4826      	ldr	r0, [pc, #152]	; (166c <_sercom_get_default_pad+0x13c>)
    15d2:	e7bb      	b.n	154c <_sercom_get_default_pad+0x1c>
    15d4:	4826      	ldr	r0, [pc, #152]	; (1670 <_sercom_get_default_pad+0x140>)
    15d6:	e7b9      	b.n	154c <_sercom_get_default_pad+0x1c>
    15d8:	4826      	ldr	r0, [pc, #152]	; (1674 <_sercom_get_default_pad+0x144>)
    15da:	e7b7      	b.n	154c <_sercom_get_default_pad+0x1c>
    15dc:	2901      	cmp	r1, #1
    15de:	d007      	beq.n	15f0 <_sercom_get_default_pad+0xc0>
    15e0:	2900      	cmp	r1, #0
    15e2:	d023      	beq.n	162c <_sercom_get_default_pad+0xfc>
    15e4:	2902      	cmp	r1, #2
    15e6:	d005      	beq.n	15f4 <_sercom_get_default_pad+0xc4>
    15e8:	2903      	cmp	r1, #3
    15ea:	d005      	beq.n	15f8 <_sercom_get_default_pad+0xc8>
	return 0;
    15ec:	2000      	movs	r0, #0
    15ee:	e7ad      	b.n	154c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    15f0:	4821      	ldr	r0, [pc, #132]	; (1678 <_sercom_get_default_pad+0x148>)
    15f2:	e7ab      	b.n	154c <_sercom_get_default_pad+0x1c>
    15f4:	4821      	ldr	r0, [pc, #132]	; (167c <_sercom_get_default_pad+0x14c>)
    15f6:	e7a9      	b.n	154c <_sercom_get_default_pad+0x1c>
    15f8:	4821      	ldr	r0, [pc, #132]	; (1680 <_sercom_get_default_pad+0x150>)
    15fa:	e7a7      	b.n	154c <_sercom_get_default_pad+0x1c>
    15fc:	2901      	cmp	r1, #1
    15fe:	d007      	beq.n	1610 <_sercom_get_default_pad+0xe0>
    1600:	2900      	cmp	r1, #0
    1602:	d015      	beq.n	1630 <_sercom_get_default_pad+0x100>
    1604:	2902      	cmp	r1, #2
    1606:	d005      	beq.n	1614 <_sercom_get_default_pad+0xe4>
    1608:	2903      	cmp	r1, #3
    160a:	d005      	beq.n	1618 <_sercom_get_default_pad+0xe8>
	return 0;
    160c:	2000      	movs	r0, #0
    160e:	e79d      	b.n	154c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1610:	481c      	ldr	r0, [pc, #112]	; (1684 <_sercom_get_default_pad+0x154>)
    1612:	e79b      	b.n	154c <_sercom_get_default_pad+0x1c>
    1614:	481c      	ldr	r0, [pc, #112]	; (1688 <_sercom_get_default_pad+0x158>)
    1616:	e799      	b.n	154c <_sercom_get_default_pad+0x1c>
    1618:	481c      	ldr	r0, [pc, #112]	; (168c <_sercom_get_default_pad+0x15c>)
    161a:	e797      	b.n	154c <_sercom_get_default_pad+0x1c>
    161c:	481c      	ldr	r0, [pc, #112]	; (1690 <_sercom_get_default_pad+0x160>)
    161e:	e795      	b.n	154c <_sercom_get_default_pad+0x1c>
    1620:	2003      	movs	r0, #3
    1622:	e793      	b.n	154c <_sercom_get_default_pad+0x1c>
    1624:	481b      	ldr	r0, [pc, #108]	; (1694 <_sercom_get_default_pad+0x164>)
    1626:	e791      	b.n	154c <_sercom_get_default_pad+0x1c>
    1628:	481b      	ldr	r0, [pc, #108]	; (1698 <_sercom_get_default_pad+0x168>)
    162a:	e78f      	b.n	154c <_sercom_get_default_pad+0x1c>
    162c:	481b      	ldr	r0, [pc, #108]	; (169c <_sercom_get_default_pad+0x16c>)
    162e:	e78d      	b.n	154c <_sercom_get_default_pad+0x1c>
    1630:	481b      	ldr	r0, [pc, #108]	; (16a0 <_sercom_get_default_pad+0x170>)
    1632:	e78b      	b.n	154c <_sercom_get_default_pad+0x1c>
    1634:	42000800 	.word	0x42000800
    1638:	42001000 	.word	0x42001000
    163c:	43000400 	.word	0x43000400
    1640:	42000c00 	.word	0x42000c00
    1644:	42000400 	.word	0x42000400
    1648:	00050003 	.word	0x00050003
    164c:	00060003 	.word	0x00060003
    1650:	00070003 	.word	0x00070003
    1654:	00010003 	.word	0x00010003
    1658:	001e0003 	.word	0x001e0003
    165c:	001f0003 	.word	0x001f0003
    1660:	00090003 	.word	0x00090003
    1664:	000a0003 	.word	0x000a0003
    1668:	000b0003 	.word	0x000b0003
    166c:	00110003 	.word	0x00110003
    1670:	00120003 	.word	0x00120003
    1674:	00130003 	.word	0x00130003
    1678:	000d0003 	.word	0x000d0003
    167c:	000e0003 	.word	0x000e0003
    1680:	000f0003 	.word	0x000f0003
    1684:	00170003 	.word	0x00170003
    1688:	00180003 	.word	0x00180003
    168c:	00190003 	.word	0x00190003
    1690:	00040003 	.word	0x00040003
    1694:	00080003 	.word	0x00080003
    1698:	00100003 	.word	0x00100003
    169c:	000c0003 	.word	0x000c0003
    16a0:	00160003 	.word	0x00160003

000016a4 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    16a4:	b530      	push	{r4, r5, lr}
    16a6:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    16a8:	4b0b      	ldr	r3, [pc, #44]	; (16d8 <_sercom_get_sercom_inst_index+0x34>)
    16aa:	466a      	mov	r2, sp
    16ac:	cb32      	ldmia	r3!, {r1, r4, r5}
    16ae:	c232      	stmia	r2!, {r1, r4, r5}
    16b0:	cb32      	ldmia	r3!, {r1, r4, r5}
    16b2:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    16b4:	9b00      	ldr	r3, [sp, #0]
    16b6:	4283      	cmp	r3, r0
    16b8:	d00b      	beq.n	16d2 <_sercom_get_sercom_inst_index+0x2e>
    16ba:	2301      	movs	r3, #1
    16bc:	009a      	lsls	r2, r3, #2
    16be:	4669      	mov	r1, sp
    16c0:	5852      	ldr	r2, [r2, r1]
    16c2:	4282      	cmp	r2, r0
    16c4:	d006      	beq.n	16d4 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    16c6:	3301      	adds	r3, #1
    16c8:	2b06      	cmp	r3, #6
    16ca:	d1f7      	bne.n	16bc <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    16cc:	2000      	movs	r0, #0
}
    16ce:	b007      	add	sp, #28
    16d0:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    16d2:	2300      	movs	r3, #0
			return i;
    16d4:	b2d8      	uxtb	r0, r3
    16d6:	e7fa      	b.n	16ce <_sercom_get_sercom_inst_index+0x2a>
    16d8:	00005180 	.word	0x00005180

000016dc <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    16dc:	4770      	bx	lr
	...

000016e0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    16e0:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    16e2:	4b0a      	ldr	r3, [pc, #40]	; (170c <_sercom_set_handler+0x2c>)
    16e4:	781b      	ldrb	r3, [r3, #0]
    16e6:	2b00      	cmp	r3, #0
    16e8:	d10c      	bne.n	1704 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    16ea:	4f09      	ldr	r7, [pc, #36]	; (1710 <_sercom_set_handler+0x30>)
    16ec:	4e09      	ldr	r6, [pc, #36]	; (1714 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    16ee:	4d0a      	ldr	r5, [pc, #40]	; (1718 <_sercom_set_handler+0x38>)
    16f0:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    16f2:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    16f4:	195a      	adds	r2, r3, r5
    16f6:	6014      	str	r4, [r2, #0]
    16f8:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    16fa:	2b18      	cmp	r3, #24
    16fc:	d1f9      	bne.n	16f2 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    16fe:	2201      	movs	r2, #1
    1700:	4b02      	ldr	r3, [pc, #8]	; (170c <_sercom_set_handler+0x2c>)
    1702:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1704:	0080      	lsls	r0, r0, #2
    1706:	4b02      	ldr	r3, [pc, #8]	; (1710 <_sercom_set_handler+0x30>)
    1708:	50c1      	str	r1, [r0, r3]
}
    170a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    170c:	20000692 	.word	0x20000692
    1710:	20000694 	.word	0x20000694
    1714:	000016dd 	.word	0x000016dd
    1718:	200007ac 	.word	0x200007ac

0000171c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    171c:	b500      	push	{lr}
    171e:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1720:	2308      	movs	r3, #8
    1722:	466a      	mov	r2, sp
    1724:	7013      	strb	r3, [r2, #0]
    1726:	3301      	adds	r3, #1
    1728:	7053      	strb	r3, [r2, #1]
    172a:	3301      	adds	r3, #1
    172c:	7093      	strb	r3, [r2, #2]
    172e:	3301      	adds	r3, #1
    1730:	70d3      	strb	r3, [r2, #3]
    1732:	3301      	adds	r3, #1
    1734:	7113      	strb	r3, [r2, #4]
    1736:	3301      	adds	r3, #1
    1738:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    173a:	4b03      	ldr	r3, [pc, #12]	; (1748 <_sercom_get_interrupt_vector+0x2c>)
    173c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    173e:	466b      	mov	r3, sp
    1740:	5618      	ldrsb	r0, [r3, r0]
}
    1742:	b003      	add	sp, #12
    1744:	bd00      	pop	{pc}
    1746:	46c0      	nop			; (mov r8, r8)
    1748:	000016a5 	.word	0x000016a5

0000174c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    174c:	b510      	push	{r4, lr}
    174e:	4b02      	ldr	r3, [pc, #8]	; (1758 <SERCOM0_Handler+0xc>)
    1750:	681b      	ldr	r3, [r3, #0]
    1752:	2000      	movs	r0, #0
    1754:	4798      	blx	r3
    1756:	bd10      	pop	{r4, pc}
    1758:	20000694 	.word	0x20000694

0000175c <SERCOM1_Handler>:
    175c:	b510      	push	{r4, lr}
    175e:	4b02      	ldr	r3, [pc, #8]	; (1768 <SERCOM1_Handler+0xc>)
    1760:	685b      	ldr	r3, [r3, #4]
    1762:	2001      	movs	r0, #1
    1764:	4798      	blx	r3
    1766:	bd10      	pop	{r4, pc}
    1768:	20000694 	.word	0x20000694

0000176c <SERCOM2_Handler>:
    176c:	b510      	push	{r4, lr}
    176e:	4b02      	ldr	r3, [pc, #8]	; (1778 <SERCOM2_Handler+0xc>)
    1770:	689b      	ldr	r3, [r3, #8]
    1772:	2002      	movs	r0, #2
    1774:	4798      	blx	r3
    1776:	bd10      	pop	{r4, pc}
    1778:	20000694 	.word	0x20000694

0000177c <SERCOM3_Handler>:
    177c:	b510      	push	{r4, lr}
    177e:	4b02      	ldr	r3, [pc, #8]	; (1788 <SERCOM3_Handler+0xc>)
    1780:	68db      	ldr	r3, [r3, #12]
    1782:	2003      	movs	r0, #3
    1784:	4798      	blx	r3
    1786:	bd10      	pop	{r4, pc}
    1788:	20000694 	.word	0x20000694

0000178c <SERCOM4_Handler>:
    178c:	b510      	push	{r4, lr}
    178e:	4b02      	ldr	r3, [pc, #8]	; (1798 <SERCOM4_Handler+0xc>)
    1790:	691b      	ldr	r3, [r3, #16]
    1792:	2004      	movs	r0, #4
    1794:	4798      	blx	r3
    1796:	bd10      	pop	{r4, pc}
    1798:	20000694 	.word	0x20000694

0000179c <SERCOM5_Handler>:
    179c:	b510      	push	{r4, lr}
    179e:	4b02      	ldr	r3, [pc, #8]	; (17a8 <SERCOM5_Handler+0xc>)
    17a0:	695b      	ldr	r3, [r3, #20]
    17a2:	2005      	movs	r0, #5
    17a4:	4798      	blx	r3
    17a6:	bd10      	pop	{r4, pc}
    17a8:	20000694 	.word	0x20000694

000017ac <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    17ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    17ae:	46de      	mov	lr, fp
    17b0:	4657      	mov	r7, sl
    17b2:	464e      	mov	r6, r9
    17b4:	4645      	mov	r5, r8
    17b6:	b5e0      	push	{r5, r6, r7, lr}
    17b8:	b091      	sub	sp, #68	; 0x44
    17ba:	0005      	movs	r5, r0
    17bc:	000c      	movs	r4, r1
    17be:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    17c0:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    17c2:	0008      	movs	r0, r1
    17c4:	4bc4      	ldr	r3, [pc, #784]	; (1ad8 <usart_init+0x32c>)
    17c6:	4798      	blx	r3
    17c8:	0002      	movs	r2, r0
	uint32_t pm_index, gclk_index; 
#if (SAML22) || (SAMC20) 
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
#elif (SAML21) || (SAMR30) || (SAMR34) || (SAMR35)
	if (sercom_index == 5) {
    17ca:	2805      	cmp	r0, #5
    17cc:	d00d      	beq.n	17ea <usart_init+0x3e>
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    17ce:	0007      	movs	r7, r0
    17d0:	3712      	adds	r7, #18
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    17d2:	0003      	movs	r3, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    17d4:	6821      	ldr	r1, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    17d6:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    17d8:	07c9      	lsls	r1, r1, #31
    17da:	d509      	bpl.n	17f0 <usart_init+0x44>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    17dc:	b011      	add	sp, #68	; 0x44
    17de:	bc3c      	pop	{r2, r3, r4, r5}
    17e0:	4690      	mov	r8, r2
    17e2:	4699      	mov	r9, r3
    17e4:	46a2      	mov	sl, r4
    17e6:	46ab      	mov	fp, r5
    17e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    17ea:	2718      	movs	r7, #24
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
    17ec:	2301      	movs	r3, #1
    17ee:	e7f1      	b.n	17d4 <usart_init+0x28>
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    17f0:	6821      	ldr	r1, [r4, #0]
		return STATUS_ERR_DENIED;
    17f2:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    17f4:	0789      	lsls	r1, r1, #30
    17f6:	d4f1      	bmi.n	17dc <usart_init+0x30>
	if (sercom_index == 5) {
    17f8:	2a05      	cmp	r2, #5
    17fa:	d049      	beq.n	1890 <usart_init+0xe4>
		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    17fc:	49b7      	ldr	r1, [pc, #732]	; (1adc <usart_init+0x330>)
    17fe:	69c8      	ldr	r0, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
    1800:	2201      	movs	r2, #1
    1802:	409a      	lsls	r2, r3
    1804:	0013      	movs	r3, r2
    1806:	4303      	orrs	r3, r0
    1808:	61cb      	str	r3, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    180a:	a90f      	add	r1, sp, #60	; 0x3c
    180c:	232d      	movs	r3, #45	; 0x2d
    180e:	4698      	mov	r8, r3
    1810:	5cf3      	ldrb	r3, [r6, r3]
    1812:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1814:	b2ff      	uxtb	r7, r7
    1816:	0038      	movs	r0, r7
    1818:	4bb1      	ldr	r3, [pc, #708]	; (1ae0 <usart_init+0x334>)
    181a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    181c:	0038      	movs	r0, r7
    181e:	4bb1      	ldr	r3, [pc, #708]	; (1ae4 <usart_init+0x338>)
    1820:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1822:	4643      	mov	r3, r8
    1824:	5cf0      	ldrb	r0, [r6, r3]
    1826:	2100      	movs	r1, #0
    1828:	4baf      	ldr	r3, [pc, #700]	; (1ae8 <usart_init+0x33c>)
    182a:	4798      	blx	r3
	module->character_size = config->character_size;
    182c:	7af3      	ldrb	r3, [r6, #11]
    182e:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    1830:	2324      	movs	r3, #36	; 0x24
    1832:	5cf3      	ldrb	r3, [r6, r3]
    1834:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1836:	2325      	movs	r3, #37	; 0x25
    1838:	5cf3      	ldrb	r3, [r6, r3]
    183a:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    183c:	7ef3      	ldrb	r3, [r6, #27]
    183e:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1840:	7f33      	ldrb	r3, [r6, #28]
    1842:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1844:	682b      	ldr	r3, [r5, #0]
    1846:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1848:	0018      	movs	r0, r3
    184a:	4ba3      	ldr	r3, [pc, #652]	; (1ad8 <usart_init+0x32c>)
    184c:	4798      	blx	r3
	if (sercom_index == 5) {
    184e:	2805      	cmp	r0, #5
    1850:	d026      	beq.n	18a0 <usart_init+0xf4>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1852:	3012      	adds	r0, #18
	uint16_t baud  = 0;
    1854:	2200      	movs	r2, #0
    1856:	230e      	movs	r3, #14
    1858:	a906      	add	r1, sp, #24
    185a:	468c      	mov	ip, r1
    185c:	4463      	add	r3, ip
    185e:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    1860:	8a32      	ldrh	r2, [r6, #16]
    1862:	9202      	str	r2, [sp, #8]
    1864:	2380      	movs	r3, #128	; 0x80
    1866:	01db      	lsls	r3, r3, #7
    1868:	429a      	cmp	r2, r3
    186a:	d100      	bne.n	186e <usart_init+0xc2>
    186c:	e0a7      	b.n	19be <usart_init+0x212>
    186e:	d919      	bls.n	18a4 <usart_init+0xf8>
    1870:	23c0      	movs	r3, #192	; 0xc0
    1872:	01db      	lsls	r3, r3, #7
    1874:	9a02      	ldr	r2, [sp, #8]
    1876:	429a      	cmp	r2, r3
    1878:	d100      	bne.n	187c <usart_init+0xd0>
    187a:	e09b      	b.n	19b4 <usart_init+0x208>
    187c:	2380      	movs	r3, #128	; 0x80
    187e:	021b      	lsls	r3, r3, #8
    1880:	429a      	cmp	r2, r3
    1882:	d000      	beq.n	1886 <usart_init+0xda>
    1884:	e123      	b.n	1ace <usart_init+0x322>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1886:	2303      	movs	r3, #3
    1888:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    188a:	2300      	movs	r3, #0
    188c:	9307      	str	r3, [sp, #28]
    188e:	e012      	b.n	18b6 <usart_init+0x10a>
			break;
		case SYSTEM_CLOCK_APB_APBD:
			MCLK->APBDMASK.reg |= mask;
    1890:	4992      	ldr	r1, [pc, #584]	; (1adc <usart_init+0x330>)
    1892:	6a08      	ldr	r0, [r1, #32]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
    1894:	3a04      	subs	r2, #4
    1896:	409a      	lsls	r2, r3
    1898:	0013      	movs	r3, r2
    189a:	4303      	orrs	r3, r0
    189c:	620b      	str	r3, [r1, #32]
    189e:	e7b4      	b.n	180a <usart_init+0x5e>
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    18a0:	2018      	movs	r0, #24
    18a2:	e7d7      	b.n	1854 <usart_init+0xa8>
	switch (config->sample_rate) {
    18a4:	2380      	movs	r3, #128	; 0x80
    18a6:	019b      	lsls	r3, r3, #6
    18a8:	429a      	cmp	r2, r3
    18aa:	d000      	beq.n	18ae <usart_init+0x102>
    18ac:	e10f      	b.n	1ace <usart_init+0x322>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    18ae:	2310      	movs	r3, #16
    18b0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    18b2:	3b0f      	subs	r3, #15
    18b4:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    18b6:	6833      	ldr	r3, [r6, #0]
    18b8:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    18ba:	68f3      	ldr	r3, [r6, #12]
    18bc:	469b      	mov	fp, r3
		config->sample_adjustment |
    18be:	6973      	ldr	r3, [r6, #20]
    18c0:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    18c2:	7e33      	ldrb	r3, [r6, #24]
    18c4:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    18c6:	2326      	movs	r3, #38	; 0x26
    18c8:	5cf3      	ldrb	r3, [r6, r3]
    18ca:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    18cc:	6873      	ldr	r3, [r6, #4]
    18ce:	4699      	mov	r9, r3
	switch (transfer_mode)
    18d0:	2b00      	cmp	r3, #0
    18d2:	d100      	bne.n	18d6 <usart_init+0x12a>
    18d4:	e09b      	b.n	1a0e <usart_init+0x262>
    18d6:	2380      	movs	r3, #128	; 0x80
    18d8:	055b      	lsls	r3, r3, #21
    18da:	4599      	cmp	r9, r3
    18dc:	d104      	bne.n	18e8 <usart_init+0x13c>
			if (!config->use_external_clock) {
    18de:	2327      	movs	r3, #39	; 0x27
    18e0:	5cf3      	ldrb	r3, [r6, r3]
    18e2:	2b00      	cmp	r3, #0
    18e4:	d100      	bne.n	18e8 <usart_init+0x13c>
    18e6:	e080      	b.n	19ea <usart_init+0x23e>
	if(config->encoding_format_enable) {
    18e8:	7e73      	ldrb	r3, [r6, #25]
    18ea:	2b00      	cmp	r3, #0
    18ec:	d002      	beq.n	18f4 <usart_init+0x148>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    18ee:	7eb3      	ldrb	r3, [r6, #26]
    18f0:	4642      	mov	r2, r8
    18f2:	7393      	strb	r3, [r2, #14]
	usart_hw->BAUD.reg = baud;
    18f4:	230e      	movs	r3, #14
    18f6:	aa06      	add	r2, sp, #24
    18f8:	4694      	mov	ip, r2
    18fa:	4463      	add	r3, ip
    18fc:	881b      	ldrh	r3, [r3, #0]
    18fe:	4642      	mov	r2, r8
    1900:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    1902:	9b05      	ldr	r3, [sp, #20]
    1904:	465a      	mov	r2, fp
    1906:	4313      	orrs	r3, r2
    1908:	9a03      	ldr	r2, [sp, #12]
    190a:	4313      	orrs	r3, r2
    190c:	464a      	mov	r2, r9
    190e:	4313      	orrs	r3, r2
    1910:	9f02      	ldr	r7, [sp, #8]
    1912:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1914:	9b04      	ldr	r3, [sp, #16]
    1916:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    1918:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    191a:	4653      	mov	r3, sl
    191c:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    191e:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    1920:	2327      	movs	r3, #39	; 0x27
    1922:	5cf3      	ldrb	r3, [r6, r3]
    1924:	2b00      	cmp	r3, #0
    1926:	d101      	bne.n	192c <usart_init+0x180>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1928:	3304      	adds	r3, #4
    192a:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    192c:	7e73      	ldrb	r3, [r6, #25]
    192e:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1930:	7f32      	ldrb	r2, [r6, #28]
    1932:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1934:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1936:	7f72      	ldrb	r2, [r6, #29]
    1938:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    193a:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    193c:	2224      	movs	r2, #36	; 0x24
    193e:	5cb2      	ldrb	r2, [r6, r2]
    1940:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1942:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1944:	2225      	movs	r2, #37	; 0x25
    1946:	5cb2      	ldrb	r2, [r6, r2]
    1948:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    194a:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    194c:	7ab1      	ldrb	r1, [r6, #10]
    194e:	7af2      	ldrb	r2, [r6, #11]
    1950:	4311      	orrs	r1, r2
    1952:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    1954:	8933      	ldrh	r3, [r6, #8]
    1956:	2bff      	cmp	r3, #255	; 0xff
    1958:	d07d      	beq.n	1a56 <usart_init+0x2aa>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    195a:	2280      	movs	r2, #128	; 0x80
    195c:	0452      	lsls	r2, r2, #17
    195e:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1960:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    1962:	232c      	movs	r3, #44	; 0x2c
    1964:	5cf3      	ldrb	r3, [r6, r3]
    1966:	2b00      	cmp	r3, #0
    1968:	d103      	bne.n	1972 <usart_init+0x1c6>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    196a:	4b60      	ldr	r3, [pc, #384]	; (1aec <usart_init+0x340>)
    196c:	789b      	ldrb	r3, [r3, #2]
    196e:	079b      	lsls	r3, r3, #30
    1970:	d501      	bpl.n	1976 <usart_init+0x1ca>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1972:	2380      	movs	r3, #128	; 0x80
    1974:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1976:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1978:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    197a:	2b00      	cmp	r3, #0
    197c:	d1fc      	bne.n	1978 <usart_init+0x1cc>
	usart_hw->CTRLB.reg = ctrlb;
    197e:	4643      	mov	r3, r8
    1980:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1982:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1984:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1986:	2b00      	cmp	r3, #0
    1988:	d1fc      	bne.n	1984 <usart_init+0x1d8>
	usart_hw->CTRLA.reg = ctrla;
    198a:	4643      	mov	r3, r8
    198c:	601f      	str	r7, [r3, #0]
    198e:	ab0e      	add	r3, sp, #56	; 0x38
    1990:	2280      	movs	r2, #128	; 0x80
    1992:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1994:	2200      	movs	r2, #0
    1996:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1998:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    199a:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    199c:	6b33      	ldr	r3, [r6, #48]	; 0x30
    199e:	930a      	str	r3, [sp, #40]	; 0x28
    19a0:	6b73      	ldr	r3, [r6, #52]	; 0x34
    19a2:	930b      	str	r3, [sp, #44]	; 0x2c
    19a4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    19a6:	930c      	str	r3, [sp, #48]	; 0x30
    19a8:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    19aa:	9302      	str	r3, [sp, #8]
    19ac:	930d      	str	r3, [sp, #52]	; 0x34
    19ae:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    19b0:	ae0a      	add	r6, sp, #40	; 0x28
    19b2:	e05e      	b.n	1a72 <usart_init+0x2c6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    19b4:	2308      	movs	r3, #8
    19b6:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    19b8:	3b07      	subs	r3, #7
    19ba:	9307      	str	r3, [sp, #28]
    19bc:	e77b      	b.n	18b6 <usart_init+0x10a>
	ctrla = (uint32_t)config->data_order |
    19be:	6833      	ldr	r3, [r6, #0]
    19c0:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    19c2:	68f3      	ldr	r3, [r6, #12]
    19c4:	469b      	mov	fp, r3
		config->sample_adjustment |
    19c6:	6973      	ldr	r3, [r6, #20]
    19c8:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    19ca:	7e33      	ldrb	r3, [r6, #24]
    19cc:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    19ce:	2326      	movs	r3, #38	; 0x26
    19d0:	5cf3      	ldrb	r3, [r6, r3]
    19d2:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    19d4:	6873      	ldr	r3, [r6, #4]
    19d6:	4699      	mov	r9, r3
	switch (transfer_mode)
    19d8:	2b00      	cmp	r3, #0
    19da:	d014      	beq.n	1a06 <usart_init+0x25a>
    19dc:	2380      	movs	r3, #128	; 0x80
    19de:	055b      	lsls	r3, r3, #21
    19e0:	4599      	cmp	r9, r3
    19e2:	d100      	bne.n	19e6 <usart_init+0x23a>
    19e4:	e77b      	b.n	18de <usart_init+0x132>
	enum status_code status_code = STATUS_OK;
    19e6:	2000      	movs	r0, #0
    19e8:	e020      	b.n	1a2c <usart_init+0x280>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    19ea:	6a33      	ldr	r3, [r6, #32]
    19ec:	001f      	movs	r7, r3
    19ee:	b2c0      	uxtb	r0, r0
    19f0:	4b3f      	ldr	r3, [pc, #252]	; (1af0 <usart_init+0x344>)
    19f2:	4798      	blx	r3
    19f4:	0001      	movs	r1, r0
    19f6:	220e      	movs	r2, #14
    19f8:	ab06      	add	r3, sp, #24
    19fa:	469c      	mov	ip, r3
    19fc:	4462      	add	r2, ip
    19fe:	0038      	movs	r0, r7
    1a00:	4b3c      	ldr	r3, [pc, #240]	; (1af4 <usart_init+0x348>)
    1a02:	4798      	blx	r3
    1a04:	e012      	b.n	1a2c <usart_init+0x280>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1a06:	2308      	movs	r3, #8
    1a08:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1a0a:	2300      	movs	r3, #0
    1a0c:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    1a0e:	2327      	movs	r3, #39	; 0x27
    1a10:	5cf3      	ldrb	r3, [r6, r3]
    1a12:	2b00      	cmp	r3, #0
    1a14:	d00e      	beq.n	1a34 <usart_init+0x288>
				status_code =
    1a16:	9b06      	ldr	r3, [sp, #24]
    1a18:	9300      	str	r3, [sp, #0]
    1a1a:	9b07      	ldr	r3, [sp, #28]
    1a1c:	220e      	movs	r2, #14
    1a1e:	a906      	add	r1, sp, #24
    1a20:	468c      	mov	ip, r1
    1a22:	4462      	add	r2, ip
    1a24:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1a26:	6a30      	ldr	r0, [r6, #32]
    1a28:	4f33      	ldr	r7, [pc, #204]	; (1af8 <usart_init+0x34c>)
    1a2a:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    1a2c:	2800      	cmp	r0, #0
    1a2e:	d000      	beq.n	1a32 <usart_init+0x286>
    1a30:	e6d4      	b.n	17dc <usart_init+0x30>
    1a32:	e759      	b.n	18e8 <usart_init+0x13c>
						_sercom_get_async_baud_val(config->baudrate,
    1a34:	6a33      	ldr	r3, [r6, #32]
    1a36:	001f      	movs	r7, r3
    1a38:	b2c0      	uxtb	r0, r0
    1a3a:	4b2d      	ldr	r3, [pc, #180]	; (1af0 <usart_init+0x344>)
    1a3c:	4798      	blx	r3
    1a3e:	0001      	movs	r1, r0
				status_code =
    1a40:	9b06      	ldr	r3, [sp, #24]
    1a42:	9300      	str	r3, [sp, #0]
    1a44:	9b07      	ldr	r3, [sp, #28]
    1a46:	220e      	movs	r2, #14
    1a48:	a806      	add	r0, sp, #24
    1a4a:	4684      	mov	ip, r0
    1a4c:	4462      	add	r2, ip
    1a4e:	0038      	movs	r0, r7
    1a50:	4f29      	ldr	r7, [pc, #164]	; (1af8 <usart_init+0x34c>)
    1a52:	47b8      	blx	r7
    1a54:	e7ea      	b.n	1a2c <usart_init+0x280>
		if(config->lin_slave_enable) {
    1a56:	7ef3      	ldrb	r3, [r6, #27]
    1a58:	2b00      	cmp	r3, #0
    1a5a:	d082      	beq.n	1962 <usart_init+0x1b6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1a5c:	2380      	movs	r3, #128	; 0x80
    1a5e:	04db      	lsls	r3, r3, #19
    1a60:	431f      	orrs	r7, r3
    1a62:	e77e      	b.n	1962 <usart_init+0x1b6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1a64:	0020      	movs	r0, r4
    1a66:	4b25      	ldr	r3, [pc, #148]	; (1afc <usart_init+0x350>)
    1a68:	4798      	blx	r3
    1a6a:	e007      	b.n	1a7c <usart_init+0x2d0>
    1a6c:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1a6e:	2f04      	cmp	r7, #4
    1a70:	d00d      	beq.n	1a8e <usart_init+0x2e2>
    1a72:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1a74:	00bb      	lsls	r3, r7, #2
    1a76:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    1a78:	2800      	cmp	r0, #0
    1a7a:	d0f3      	beq.n	1a64 <usart_init+0x2b8>
		if (current_pinmux != PINMUX_UNUSED) {
    1a7c:	1c43      	adds	r3, r0, #1
    1a7e:	d0f5      	beq.n	1a6c <usart_init+0x2c0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1a80:	a90e      	add	r1, sp, #56	; 0x38
    1a82:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1a84:	0c00      	lsrs	r0, r0, #16
    1a86:	b2c0      	uxtb	r0, r0
    1a88:	4b1d      	ldr	r3, [pc, #116]	; (1b00 <usart_init+0x354>)
    1a8a:	4798      	blx	r3
    1a8c:	e7ee      	b.n	1a6c <usart_init+0x2c0>
		module->callback[i]            = NULL;
    1a8e:	2300      	movs	r3, #0
    1a90:	60eb      	str	r3, [r5, #12]
    1a92:	612b      	str	r3, [r5, #16]
    1a94:	616b      	str	r3, [r5, #20]
    1a96:	61ab      	str	r3, [r5, #24]
    1a98:	61eb      	str	r3, [r5, #28]
    1a9a:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    1a9c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1a9e:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1aa0:	2200      	movs	r2, #0
    1aa2:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1aa4:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1aa6:	3330      	adds	r3, #48	; 0x30
    1aa8:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1aaa:	3301      	adds	r3, #1
    1aac:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1aae:	3301      	adds	r3, #1
    1ab0:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1ab2:	3301      	adds	r3, #1
    1ab4:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1ab6:	6828      	ldr	r0, [r5, #0]
    1ab8:	4b07      	ldr	r3, [pc, #28]	; (1ad8 <usart_init+0x32c>)
    1aba:	4798      	blx	r3
    1abc:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1abe:	4911      	ldr	r1, [pc, #68]	; (1b04 <usart_init+0x358>)
    1ac0:	4b11      	ldr	r3, [pc, #68]	; (1b08 <usart_init+0x35c>)
    1ac2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1ac4:	00a4      	lsls	r4, r4, #2
    1ac6:	4b11      	ldr	r3, [pc, #68]	; (1b0c <usart_init+0x360>)
    1ac8:	50e5      	str	r5, [r4, r3]
	return status_code;
    1aca:	2000      	movs	r0, #0
    1acc:	e686      	b.n	17dc <usart_init+0x30>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1ace:	2310      	movs	r3, #16
    1ad0:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1ad2:	2300      	movs	r3, #0
    1ad4:	9307      	str	r3, [sp, #28]
    1ad6:	e6ee      	b.n	18b6 <usart_init+0x10a>
    1ad8:	000016a5 	.word	0x000016a5
    1adc:	40000400 	.word	0x40000400
    1ae0:	000024a5 	.word	0x000024a5
    1ae4:	00002435 	.word	0x00002435
    1ae8:	000014e5 	.word	0x000014e5
    1aec:	41002000 	.word	0x41002000
    1af0:	000024c9 	.word	0x000024c9
    1af4:	00001427 	.word	0x00001427
    1af8:	00001451 	.word	0x00001451
    1afc:	00001531 	.word	0x00001531
    1b00:	000025a1 	.word	0x000025a1
    1b04:	00001ba1 	.word	0x00001ba1
    1b08:	000016e1 	.word	0x000016e1
    1b0c:	200007ac 	.word	0x200007ac

00001b10 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1b10:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1b12:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1b14:	2a00      	cmp	r2, #0
    1b16:	d101      	bne.n	1b1c <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    1b18:	0018      	movs	r0, r3
    1b1a:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    1b1c:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    1b1e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1b20:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    1b22:	2a00      	cmp	r2, #0
    1b24:	d1f8      	bne.n	1b18 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1b26:	6802      	ldr	r2, [r0, #0]
	usart_hw->DATA.reg = tx_data;
    1b28:	8511      	strh	r1, [r2, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1b2a:	2102      	movs	r1, #2
    1b2c:	7e13      	ldrb	r3, [r2, #24]
    1b2e:	420b      	tst	r3, r1
    1b30:	d0fc      	beq.n	1b2c <usart_write_wait+0x1c>
	return STATUS_OK;
    1b32:	2300      	movs	r3, #0
    1b34:	e7f0      	b.n	1b18 <usart_write_wait+0x8>

00001b36 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1b36:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1b38:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    1b3a:	2a00      	cmp	r2, #0
    1b3c:	d101      	bne.n	1b42 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    1b3e:	0018      	movs	r0, r3
    1b40:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    1b42:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    1b44:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1b46:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    1b48:	2a00      	cmp	r2, #0
    1b4a:	d1f8      	bne.n	1b3e <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1b4c:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1b4e:	7e10      	ldrb	r0, [r2, #24]
    1b50:	0740      	lsls	r0, r0, #29
    1b52:	d5f4      	bpl.n	1b3e <usart_read_wait+0x8>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1b54:	8b53      	ldrh	r3, [r2, #26]
    1b56:	b2db      	uxtb	r3, r3
	if (error_code) {
    1b58:	0698      	lsls	r0, r3, #26
    1b5a:	d01d      	beq.n	1b98 <usart_read_wait+0x62>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1b5c:	0798      	lsls	r0, r3, #30
    1b5e:	d503      	bpl.n	1b68 <usart_read_wait+0x32>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1b60:	2302      	movs	r3, #2
    1b62:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    1b64:	3318      	adds	r3, #24
    1b66:	e7ea      	b.n	1b3e <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1b68:	0758      	lsls	r0, r3, #29
    1b6a:	d503      	bpl.n	1b74 <usart_read_wait+0x3e>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1b6c:	2304      	movs	r3, #4
    1b6e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    1b70:	331a      	adds	r3, #26
    1b72:	e7e4      	b.n	1b3e <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1b74:	07d8      	lsls	r0, r3, #31
    1b76:	d503      	bpl.n	1b80 <usart_read_wait+0x4a>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1b78:	2301      	movs	r3, #1
    1b7a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    1b7c:	3312      	adds	r3, #18
    1b7e:	e7de      	b.n	1b3e <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1b80:	06d8      	lsls	r0, r3, #27
    1b82:	d503      	bpl.n	1b8c <usart_read_wait+0x56>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1b84:	2310      	movs	r3, #16
    1b86:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    1b88:	3332      	adds	r3, #50	; 0x32
    1b8a:	e7d8      	b.n	1b3e <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1b8c:	069b      	lsls	r3, r3, #26
    1b8e:	d503      	bpl.n	1b98 <usart_read_wait+0x62>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1b90:	2320      	movs	r3, #32
    1b92:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    1b94:	3321      	adds	r3, #33	; 0x21
    1b96:	e7d2      	b.n	1b3e <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    1b98:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1b9a:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    1b9c:	2300      	movs	r3, #0
    1b9e:	e7ce      	b.n	1b3e <usart_read_wait+0x8>

00001ba0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1ba2:	0080      	lsls	r0, r0, #2
    1ba4:	4b62      	ldr	r3, [pc, #392]	; (1d30 <_usart_interrupt_handler+0x190>)
    1ba6:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1ba8:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1baa:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1bac:	2b00      	cmp	r3, #0
    1bae:	d1fc      	bne.n	1baa <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1bb0:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1bb2:	7da6      	ldrb	r6, [r4, #22]
    1bb4:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1bb6:	2330      	movs	r3, #48	; 0x30
    1bb8:	5ceb      	ldrb	r3, [r5, r3]
    1bba:	2231      	movs	r2, #49	; 0x31
    1bbc:	5caf      	ldrb	r7, [r5, r2]
    1bbe:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1bc0:	07f3      	lsls	r3, r6, #31
    1bc2:	d522      	bpl.n	1c0a <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1bc4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1bc6:	b29b      	uxth	r3, r3
    1bc8:	2b00      	cmp	r3, #0
    1bca:	d01c      	beq.n	1c06 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1bcc:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1bce:	7813      	ldrb	r3, [r2, #0]
    1bd0:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1bd2:	1c51      	adds	r1, r2, #1
    1bd4:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1bd6:	7969      	ldrb	r1, [r5, #5]
    1bd8:	2901      	cmp	r1, #1
    1bda:	d00e      	beq.n	1bfa <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1bdc:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1bde:	05db      	lsls	r3, r3, #23
    1be0:	0ddb      	lsrs	r3, r3, #23
    1be2:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1be4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1be6:	3b01      	subs	r3, #1
    1be8:	b29b      	uxth	r3, r3
    1bea:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1bec:	2b00      	cmp	r3, #0
    1bee:	d10c      	bne.n	1c0a <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1bf0:	3301      	adds	r3, #1
    1bf2:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1bf4:	3301      	adds	r3, #1
    1bf6:	75a3      	strb	r3, [r4, #22]
    1bf8:	e007      	b.n	1c0a <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1bfa:	7851      	ldrb	r1, [r2, #1]
    1bfc:	0209      	lsls	r1, r1, #8
    1bfe:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    1c00:	3202      	adds	r2, #2
    1c02:	62aa      	str	r2, [r5, #40]	; 0x28
    1c04:	e7eb      	b.n	1bde <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1c06:	2301      	movs	r3, #1
    1c08:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1c0a:	07b3      	lsls	r3, r6, #30
    1c0c:	d506      	bpl.n	1c1c <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1c0e:	2302      	movs	r3, #2
    1c10:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1c12:	2200      	movs	r2, #0
    1c14:	3331      	adds	r3, #49	; 0x31
    1c16:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1c18:	07fb      	lsls	r3, r7, #31
    1c1a:	d41a      	bmi.n	1c52 <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1c1c:	0773      	lsls	r3, r6, #29
    1c1e:	d565      	bpl.n	1cec <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    1c20:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1c22:	b29b      	uxth	r3, r3
    1c24:	2b00      	cmp	r3, #0
    1c26:	d05f      	beq.n	1ce8 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1c28:	8b63      	ldrh	r3, [r4, #26]
    1c2a:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1c2c:	071a      	lsls	r2, r3, #28
    1c2e:	d414      	bmi.n	1c5a <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1c30:	223f      	movs	r2, #63	; 0x3f
    1c32:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1c34:	2b00      	cmp	r3, #0
    1c36:	d034      	beq.n	1ca2 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1c38:	079a      	lsls	r2, r3, #30
    1c3a:	d511      	bpl.n	1c60 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1c3c:	221a      	movs	r2, #26
    1c3e:	2332      	movs	r3, #50	; 0x32
    1c40:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1c42:	3b30      	subs	r3, #48	; 0x30
    1c44:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1c46:	077b      	lsls	r3, r7, #29
    1c48:	d550      	bpl.n	1cec <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1c4a:	0028      	movs	r0, r5
    1c4c:	696b      	ldr	r3, [r5, #20]
    1c4e:	4798      	blx	r3
    1c50:	e04c      	b.n	1cec <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1c52:	0028      	movs	r0, r5
    1c54:	68eb      	ldr	r3, [r5, #12]
    1c56:	4798      	blx	r3
    1c58:	e7e0      	b.n	1c1c <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1c5a:	2237      	movs	r2, #55	; 0x37
    1c5c:	4013      	ands	r3, r2
    1c5e:	e7e9      	b.n	1c34 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1c60:	075a      	lsls	r2, r3, #29
    1c62:	d505      	bpl.n	1c70 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    1c64:	221e      	movs	r2, #30
    1c66:	2332      	movs	r3, #50	; 0x32
    1c68:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1c6a:	3b2e      	subs	r3, #46	; 0x2e
    1c6c:	8363      	strh	r3, [r4, #26]
    1c6e:	e7ea      	b.n	1c46 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1c70:	07da      	lsls	r2, r3, #31
    1c72:	d505      	bpl.n	1c80 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    1c74:	2213      	movs	r2, #19
    1c76:	2332      	movs	r3, #50	; 0x32
    1c78:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1c7a:	3b31      	subs	r3, #49	; 0x31
    1c7c:	8363      	strh	r3, [r4, #26]
    1c7e:	e7e2      	b.n	1c46 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1c80:	06da      	lsls	r2, r3, #27
    1c82:	d505      	bpl.n	1c90 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    1c84:	2242      	movs	r2, #66	; 0x42
    1c86:	2332      	movs	r3, #50	; 0x32
    1c88:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1c8a:	3b22      	subs	r3, #34	; 0x22
    1c8c:	8363      	strh	r3, [r4, #26]
    1c8e:	e7da      	b.n	1c46 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1c90:	2220      	movs	r2, #32
    1c92:	421a      	tst	r2, r3
    1c94:	d0d7      	beq.n	1c46 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1c96:	3221      	adds	r2, #33	; 0x21
    1c98:	2332      	movs	r3, #50	; 0x32
    1c9a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1c9c:	3b12      	subs	r3, #18
    1c9e:	8363      	strh	r3, [r4, #26]
    1ca0:	e7d1      	b.n	1c46 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1ca2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1ca4:	05db      	lsls	r3, r3, #23
    1ca6:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1ca8:	b2da      	uxtb	r2, r3
    1caa:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1cac:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1cae:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1cb0:	1c51      	adds	r1, r2, #1
    1cb2:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1cb4:	7969      	ldrb	r1, [r5, #5]
    1cb6:	2901      	cmp	r1, #1
    1cb8:	d010      	beq.n	1cdc <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1cba:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1cbc:	3b01      	subs	r3, #1
    1cbe:	b29b      	uxth	r3, r3
    1cc0:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1cc2:	2b00      	cmp	r3, #0
    1cc4:	d112      	bne.n	1cec <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1cc6:	3304      	adds	r3, #4
    1cc8:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1cca:	2200      	movs	r2, #0
    1ccc:	332e      	adds	r3, #46	; 0x2e
    1cce:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1cd0:	07bb      	lsls	r3, r7, #30
    1cd2:	d50b      	bpl.n	1cec <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1cd4:	0028      	movs	r0, r5
    1cd6:	692b      	ldr	r3, [r5, #16]
    1cd8:	4798      	blx	r3
    1cda:	e007      	b.n	1cec <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1cdc:	0a1b      	lsrs	r3, r3, #8
    1cde:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    1ce0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1ce2:	3301      	adds	r3, #1
    1ce4:	626b      	str	r3, [r5, #36]	; 0x24
    1ce6:	e7e8      	b.n	1cba <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1ce8:	2304      	movs	r3, #4
    1cea:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1cec:	06f3      	lsls	r3, r6, #27
    1cee:	d504      	bpl.n	1cfa <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1cf0:	2310      	movs	r3, #16
    1cf2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1cf4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1cf6:	06fb      	lsls	r3, r7, #27
    1cf8:	d40e      	bmi.n	1d18 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1cfa:	06b3      	lsls	r3, r6, #26
    1cfc:	d504      	bpl.n	1d08 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1cfe:	2320      	movs	r3, #32
    1d00:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1d02:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1d04:	073b      	lsls	r3, r7, #28
    1d06:	d40b      	bmi.n	1d20 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1d08:	0733      	lsls	r3, r6, #28
    1d0a:	d504      	bpl.n	1d16 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1d0c:	2308      	movs	r3, #8
    1d0e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1d10:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1d12:	06bb      	lsls	r3, r7, #26
    1d14:	d408      	bmi.n	1d28 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    1d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1d18:	0028      	movs	r0, r5
    1d1a:	69eb      	ldr	r3, [r5, #28]
    1d1c:	4798      	blx	r3
    1d1e:	e7ec      	b.n	1cfa <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1d20:	0028      	movs	r0, r5
    1d22:	69ab      	ldr	r3, [r5, #24]
    1d24:	4798      	blx	r3
    1d26:	e7ef      	b.n	1d08 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1d28:	6a2b      	ldr	r3, [r5, #32]
    1d2a:	0028      	movs	r0, r5
    1d2c:	4798      	blx	r3
}
    1d2e:	e7f2      	b.n	1d16 <_usart_interrupt_handler+0x176>
    1d30:	200007ac 	.word	0x200007ac

00001d34 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1d34:	b510      	push	{r4, lr}
	switch (clock_source) {
    1d36:	2808      	cmp	r0, #8
    1d38:	d803      	bhi.n	1d42 <system_clock_source_get_hz+0xe>
    1d3a:	0080      	lsls	r0, r0, #2
    1d3c:	4b1d      	ldr	r3, [pc, #116]	; (1db4 <system_clock_source_get_hz+0x80>)
    1d3e:	581b      	ldr	r3, [r3, r0]
    1d40:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    1d42:	2000      	movs	r0, #0
    1d44:	e034      	b.n	1db0 <system_clock_source_get_hz+0x7c>
		return _system_clock_inst.xosc.frequency;
    1d46:	4b1c      	ldr	r3, [pc, #112]	; (1db8 <system_clock_source_get_hz+0x84>)
    1d48:	6918      	ldr	r0, [r3, #16]
    1d4a:	e031      	b.n	1db0 <system_clock_source_get_hz+0x7c>
		return (OSCCTRL->OSC16MCTRL.bit.FSEL+1)*4000000UL;
    1d4c:	4b1b      	ldr	r3, [pc, #108]	; (1dbc <system_clock_source_get_hz+0x88>)
    1d4e:	7d18      	ldrb	r0, [r3, #20]
    1d50:	0700      	lsls	r0, r0, #28
    1d52:	0f80      	lsrs	r0, r0, #30
    1d54:	1c43      	adds	r3, r0, #1
    1d56:	481a      	ldr	r0, [pc, #104]	; (1dc0 <system_clock_source_get_hz+0x8c>)
    1d58:	4358      	muls	r0, r3
    1d5a:	e029      	b.n	1db0 <system_clock_source_get_hz+0x7c>
		return _system_clock_inst.xosc32k.frequency;
    1d5c:	4b16      	ldr	r3, [pc, #88]	; (1db8 <system_clock_source_get_hz+0x84>)
    1d5e:	6958      	ldr	r0, [r3, #20]
    1d60:	e026      	b.n	1db0 <system_clock_source_get_hz+0x7c>
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    1d62:	4b15      	ldr	r3, [pc, #84]	; (1db8 <system_clock_source_get_hz+0x84>)
    1d64:	681b      	ldr	r3, [r3, #0]
			return 0;
    1d66:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    1d68:	079b      	lsls	r3, r3, #30
    1d6a:	d521      	bpl.n	1db0 <system_clock_source_get_hz+0x7c>
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    1d6c:	4913      	ldr	r1, [pc, #76]	; (1dbc <system_clock_source_get_hz+0x88>)
    1d6e:	2280      	movs	r2, #128	; 0x80
    1d70:	0052      	lsls	r2, r2, #1
    1d72:	68cb      	ldr	r3, [r1, #12]
    1d74:	4213      	tst	r3, r2
    1d76:	d0fc      	beq.n	1d72 <system_clock_source_get_hz+0x3e>
		switch(_system_clock_inst.dfll.control &
    1d78:	4b0f      	ldr	r3, [pc, #60]	; (1db8 <system_clock_source_get_hz+0x84>)
    1d7a:	681a      	ldr	r2, [r3, #0]
    1d7c:	2324      	movs	r3, #36	; 0x24
    1d7e:	4013      	ands	r3, r2
    1d80:	2b04      	cmp	r3, #4
    1d82:	d001      	beq.n	1d88 <system_clock_source_get_hz+0x54>
			return 48000000UL;
    1d84:	480f      	ldr	r0, [pc, #60]	; (1dc4 <system_clock_source_get_hz+0x90>)
    1d86:	e013      	b.n	1db0 <system_clock_source_get_hz+0x7c>
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    1d88:	2000      	movs	r0, #0
    1d8a:	4b0f      	ldr	r3, [pc, #60]	; (1dc8 <system_clock_source_get_hz+0x94>)
    1d8c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1d8e:	4b0a      	ldr	r3, [pc, #40]	; (1db8 <system_clock_source_get_hz+0x84>)
    1d90:	689b      	ldr	r3, [r3, #8]
    1d92:	041b      	lsls	r3, r3, #16
    1d94:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    1d96:	4358      	muls	r0, r3
    1d98:	e00a      	b.n	1db0 <system_clock_source_get_hz+0x7c>
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    1d9a:	2328      	movs	r3, #40	; 0x28
    1d9c:	4a07      	ldr	r2, [pc, #28]	; (1dbc <system_clock_source_get_hz+0x88>)
    1d9e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1da0:	2000      	movs	r0, #0
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    1da2:	079b      	lsls	r3, r3, #30
    1da4:	d504      	bpl.n	1db0 <system_clock_source_get_hz+0x7c>
		return _system_clock_inst.dpll.frequency;
    1da6:	4b04      	ldr	r3, [pc, #16]	; (1db8 <system_clock_source_get_hz+0x84>)
    1da8:	68d8      	ldr	r0, [r3, #12]
    1daa:	e001      	b.n	1db0 <system_clock_source_get_hz+0x7c>
		return 32768UL;
    1dac:	2080      	movs	r0, #128	; 0x80
    1dae:	0200      	lsls	r0, r0, #8
	}
}
    1db0:	bd10      	pop	{r4, pc}
    1db2:	46c0      	nop			; (mov r8, r8)
    1db4:	00005198 	.word	0x00005198
    1db8:	200006ac 	.word	0x200006ac
    1dbc:	40000c00 	.word	0x40000c00
    1dc0:	003d0900 	.word	0x003d0900
    1dc4:	02dc6c00 	.word	0x02dc6c00
    1dc8:	000024c9 	.word	0x000024c9

00001dcc <system_clock_source_osc16m_set_config>:
 *
 * \param[in] config  OSC16M configuration structure containing the new config
 */
void system_clock_source_osc16m_set_config(
		struct system_clock_source_osc16m_config *const config)
{
    1dcc:	b570      	push	{r4, r5, r6, lr}
	OSCCTRL_OSC16MCTRL_Type temp = OSCCTRL->OSC16MCTRL;
    1dce:	4c0b      	ldr	r4, [pc, #44]	; (1dfc <system_clock_source_osc16m_set_config+0x30>)
    1dd0:	7d23      	ldrb	r3, [r4, #20]

	/* Use temporary struct to reduce register access */
	temp.bit.FSEL    = config->fsel;
	temp.bit.ONDEMAND = config->on_demand;
    1dd2:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1dd4:	7846      	ldrb	r6, [r0, #1]

	OSCCTRL->OSC16MCTRL = temp;
    1dd6:	7802      	ldrb	r2, [r0, #0]
    1dd8:	2103      	movs	r1, #3
    1dda:	4011      	ands	r1, r2
    1ddc:	0089      	lsls	r1, r1, #2
    1dde:	220c      	movs	r2, #12
    1de0:	4393      	bics	r3, r2
    1de2:	430b      	orrs	r3, r1
    1de4:	3a0b      	subs	r2, #11
    1de6:	4032      	ands	r2, r6
    1de8:	0192      	lsls	r2, r2, #6
    1dea:	2140      	movs	r1, #64	; 0x40
    1dec:	438b      	bics	r3, r1
    1dee:	4313      	orrs	r3, r2
    1df0:	01ed      	lsls	r5, r5, #7
    1df2:	227f      	movs	r2, #127	; 0x7f
    1df4:	4013      	ands	r3, r2
    1df6:	432b      	orrs	r3, r5
    1df8:	7523      	strb	r3, [r4, #20]
}
    1dfa:	bd70      	pop	{r4, r5, r6, pc}
    1dfc:	40000c00 	.word	0x40000c00

00001e00 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    1e00:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e02:	46d6      	mov	lr, sl
    1e04:	464f      	mov	r7, r9
    1e06:	4646      	mov	r6, r8
    1e08:	b5c0      	push	{r6, r7, lr}
	OSC32KCTRL_XOSC32K_Type temp = OSC32KCTRL->XOSC32K;
    1e0a:	4b20      	ldr	r3, [pc, #128]	; (1e8c <system_clock_source_xosc32k_set_config+0x8c>)
    1e0c:	469a      	mov	sl, r3
    1e0e:	695b      	ldr	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    1e10:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    1e12:	7801      	ldrb	r1, [r0, #0]
    1e14:	424c      	negs	r4, r1
    1e16:	414c      	adcs	r4, r1
    1e18:	46a1      	mov	r9, r4
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.EN1K = config->enable_1khz_output;
    1e1a:	7881      	ldrb	r1, [r0, #2]
    1e1c:	468c      	mov	ip, r1
	temp.bit.EN32K = config->enable_32khz_output;
    1e1e:	78c1      	ldrb	r1, [r0, #3]
    1e20:	4688      	mov	r8, r1

	temp.bit.ONDEMAND = config->on_demand;
    1e22:	7a46      	ldrb	r6, [r0, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1e24:	7a07      	ldrb	r7, [r0, #8]
	temp.bit.WRTLOCK  = config->write_once;
    1e26:	7a84      	ldrb	r4, [r0, #10]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    1e28:	6840      	ldr	r0, [r0, #4]
    1e2a:	4919      	ldr	r1, [pc, #100]	; (1e90 <system_clock_source_xosc32k_set_config+0x90>)
    1e2c:	6148      	str	r0, [r1, #20]

	OSC32KCTRL->XOSC32K = temp;
    1e2e:	2101      	movs	r1, #1
    1e30:	4648      	mov	r0, r9
    1e32:	0080      	lsls	r0, r0, #2
    1e34:	2204      	movs	r2, #4
    1e36:	4393      	bics	r3, r2
    1e38:	4303      	orrs	r3, r0
    1e3a:	4640      	mov	r0, r8
    1e3c:	4008      	ands	r0, r1
    1e3e:	00c0      	lsls	r0, r0, #3
    1e40:	3204      	adds	r2, #4
    1e42:	4393      	bics	r3, r2
    1e44:	4303      	orrs	r3, r0
    1e46:	4660      	mov	r0, ip
    1e48:	4008      	ands	r0, r1
    1e4a:	0100      	lsls	r0, r0, #4
    1e4c:	3208      	adds	r2, #8
    1e4e:	4393      	bics	r3, r2
    1e50:	4303      	orrs	r3, r0
    1e52:	400f      	ands	r7, r1
    1e54:	01bf      	lsls	r7, r7, #6
    1e56:	2040      	movs	r0, #64	; 0x40
    1e58:	4383      	bics	r3, r0
    1e5a:	433b      	orrs	r3, r7
    1e5c:	400e      	ands	r6, r1
    1e5e:	01f6      	lsls	r6, r6, #7
    1e60:	3040      	adds	r0, #64	; 0x40
    1e62:	4383      	bics	r3, r0
    1e64:	4333      	orrs	r3, r6
    1e66:	3879      	subs	r0, #121	; 0x79
    1e68:	4005      	ands	r5, r0
    1e6a:	022d      	lsls	r5, r5, #8
    1e6c:	4809      	ldr	r0, [pc, #36]	; (1e94 <system_clock_source_xosc32k_set_config+0x94>)
    1e6e:	4003      	ands	r3, r0
    1e70:	432b      	orrs	r3, r5
    1e72:	4021      	ands	r1, r4
    1e74:	0309      	lsls	r1, r1, #12
    1e76:	4808      	ldr	r0, [pc, #32]	; (1e98 <system_clock_source_xosc32k_set_config+0x98>)
    1e78:	4003      	ands	r3, r0
    1e7a:	430b      	orrs	r3, r1
    1e7c:	4652      	mov	r2, sl
    1e7e:	6153      	str	r3, [r2, #20]
}
    1e80:	bc1c      	pop	{r2, r3, r4}
    1e82:	4690      	mov	r8, r2
    1e84:	4699      	mov	r9, r3
    1e86:	46a2      	mov	sl, r4
    1e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e8a:	46c0      	nop			; (mov r8, r8)
    1e8c:	40001000 	.word	0x40001000
    1e90:	200006ac 	.word	0x200006ac
    1e94:	fffff8ff 	.word	0xfffff8ff
    1e98:	ffffefff 	.word	0xffffefff

00001e9c <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    1e9c:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1e9e:	7a83      	ldrb	r3, [r0, #10]
    1ea0:	069b      	lsls	r3, r3, #26
    1ea2:	0c1b      	lsrs	r3, r3, #16
			OSCCTRL_DFLLVAL_FINE(config->fine_value);
    1ea4:	8982      	ldrh	r2, [r0, #12]
    1ea6:	0592      	lsls	r2, r2, #22
    1ea8:	0d92      	lsrs	r2, r2, #22
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1eaa:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    1eac:	491a      	ldr	r1, [pc, #104]	; (1f18 <system_clock_source_dfll_set_config+0x7c>)
    1eae:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    1eb0:	7a03      	ldrb	r3, [r0, #8]
    1eb2:	7a42      	ldrb	r2, [r0, #9]
    1eb4:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    1eb6:	8882      	ldrh	r2, [r0, #4]
    1eb8:	88c4      	ldrh	r4, [r0, #6]
    1eba:	4322      	orrs	r2, r4
    1ebc:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    1ebe:	7842      	ldrb	r2, [r0, #1]
    1ec0:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    1ec2:	4313      	orrs	r3, r2
			((uint32_t)config->run_in_stanby << OSCCTRL_DFLLCTRL_RUNSTDBY_Pos);
    1ec4:	7882      	ldrb	r2, [r0, #2]
    1ec6:	0192      	lsls	r2, r2, #6
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    1ec8:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    1eca:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    1ecc:	7803      	ldrb	r3, [r0, #0]
    1ece:	2b04      	cmp	r3, #4
    1ed0:	d011      	beq.n	1ef6 <system_clock_source_dfll_set_config+0x5a>
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1ed2:	2b20      	cmp	r3, #32
    1ed4:	d10e      	bne.n	1ef4 <system_clock_source_dfll_set_config+0x58>

		_system_clock_inst.dfll.mul =
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1ed6:	7b83      	ldrb	r3, [r0, #14]
    1ed8:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    1eda:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1edc:	4313      	orrs	r3, r2
    1ede:	8a02      	ldrh	r2, [r0, #16]
    1ee0:	0412      	lsls	r2, r2, #16
    1ee2:	490e      	ldr	r1, [pc, #56]	; (1f1c <system_clock_source_dfll_set_config+0x80>)
    1ee4:	400a      	ands	r2, r1
    1ee6:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    1ee8:	4a0b      	ldr	r2, [pc, #44]	; (1f18 <system_clock_source_dfll_set_config+0x7c>)
    1eea:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    1eec:	6811      	ldr	r1, [r2, #0]
    1eee:	4b0c      	ldr	r3, [pc, #48]	; (1f20 <system_clock_source_dfll_set_config+0x84>)
    1ef0:	430b      	orrs	r3, r1
    1ef2:	6013      	str	r3, [r2, #0]
				OSCCTRL_DFLLCTRL_MODE | OSCCTRL_DFLLCTRL_BPLCKC;
	}
}
    1ef4:	bd10      	pop	{r4, pc}
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1ef6:	7b83      	ldrb	r3, [r0, #14]
    1ef8:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    1efa:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1efc:	4313      	orrs	r3, r2
    1efe:	8a02      	ldrh	r2, [r0, #16]
    1f00:	0412      	lsls	r2, r2, #16
    1f02:	4906      	ldr	r1, [pc, #24]	; (1f1c <system_clock_source_dfll_set_config+0x80>)
    1f04:	400a      	ands	r2, r1
    1f06:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    1f08:	4a03      	ldr	r2, [pc, #12]	; (1f18 <system_clock_source_dfll_set_config+0x7c>)
    1f0a:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    1f0c:	6813      	ldr	r3, [r2, #0]
    1f0e:	2104      	movs	r1, #4
    1f10:	430b      	orrs	r3, r1
    1f12:	6013      	str	r3, [r2, #0]
    1f14:	e7ee      	b.n	1ef4 <system_clock_source_dfll_set_config+0x58>
    1f16:	46c0      	nop			; (mov r8, r8)
    1f18:	200006ac 	.word	0x200006ac
    1f1c:	03ff0000 	.word	0x03ff0000
    1f20:	00000424 	.word	0x00000424

00001f24 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1f24:	2808      	cmp	r0, #8
    1f26:	d803      	bhi.n	1f30 <system_clock_source_enable+0xc>
    1f28:	0080      	lsls	r0, r0, #2
    1f2a:	4b2d      	ldr	r3, [pc, #180]	; (1fe0 <system_clock_source_enable+0xbc>)
    1f2c:	581b      	ldr	r3, [r3, r0]
    1f2e:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1f30:	2017      	movs	r0, #23
    1f32:	e054      	b.n	1fde <system_clock_source_enable+0xba>
		OSCCTRL->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ENABLE;
    1f34:	4a2b      	ldr	r2, [pc, #172]	; (1fe4 <system_clock_source_enable+0xc0>)
    1f36:	7d13      	ldrb	r3, [r2, #20]
    1f38:	2102      	movs	r1, #2
    1f3a:	430b      	orrs	r3, r1
    1f3c:	7513      	strb	r3, [r2, #20]
		return STATUS_OK;
    1f3e:	2000      	movs	r0, #0
    1f40:	e04d      	b.n	1fde <system_clock_source_enable+0xba>
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
    1f42:	4a29      	ldr	r2, [pc, #164]	; (1fe8 <system_clock_source_enable+0xc4>)
    1f44:	6993      	ldr	r3, [r2, #24]
    1f46:	2102      	movs	r1, #2
    1f48:	430b      	orrs	r3, r1
    1f4a:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1f4c:	2000      	movs	r0, #0
		break;
    1f4e:	e046      	b.n	1fde <system_clock_source_enable+0xba>
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
    1f50:	4a24      	ldr	r2, [pc, #144]	; (1fe4 <system_clock_source_enable+0xc0>)
    1f52:	8a13      	ldrh	r3, [r2, #16]
    1f54:	2102      	movs	r1, #2
    1f56:	430b      	orrs	r3, r1
    1f58:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    1f5a:	2000      	movs	r0, #0
		break;
    1f5c:	e03f      	b.n	1fde <system_clock_source_enable+0xba>
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
    1f5e:	4a22      	ldr	r2, [pc, #136]	; (1fe8 <system_clock_source_enable+0xc4>)
    1f60:	6953      	ldr	r3, [r2, #20]
    1f62:	2102      	movs	r1, #2
    1f64:	430b      	orrs	r3, r1
    1f66:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    1f68:	2000      	movs	r0, #0
		break;
    1f6a:	e038      	b.n	1fde <system_clock_source_enable+0xba>
		_system_clock_inst.dfll.control |= OSCCTRL_DFLLCTRL_ENABLE;
    1f6c:	491f      	ldr	r1, [pc, #124]	; (1fec <system_clock_source_enable+0xc8>)
    1f6e:	680b      	ldr	r3, [r1, #0]
    1f70:	2202      	movs	r2, #2
    1f72:	4313      	orrs	r3, r2
    1f74:	600b      	str	r3, [r1, #0]
	OSCCTRL->DFLLCTRL.reg = OSCCTRL_DFLLCTRL_ENABLE;
    1f76:	4b1b      	ldr	r3, [pc, #108]	; (1fe4 <system_clock_source_enable+0xc0>)
    1f78:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    1f7a:	0019      	movs	r1, r3
    1f7c:	32fe      	adds	r2, #254	; 0xfe
    1f7e:	68cb      	ldr	r3, [r1, #12]
    1f80:	4213      	tst	r3, r2
    1f82:	d0fc      	beq.n	1f7e <system_clock_source_enable+0x5a>
	OSCCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1f84:	4b19      	ldr	r3, [pc, #100]	; (1fec <system_clock_source_enable+0xc8>)
    1f86:	689a      	ldr	r2, [r3, #8]
    1f88:	4b16      	ldr	r3, [pc, #88]	; (1fe4 <system_clock_source_enable+0xc0>)
    1f8a:	621a      	str	r2, [r3, #32]
	OSCCTRL->DFLLCTRL.reg = OSCCTRL_DFLLCTRL_ENABLE;
    1f8c:	2202      	movs	r2, #2
    1f8e:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    1f90:	0019      	movs	r1, r3
    1f92:	32fe      	adds	r2, #254	; 0xfe
    1f94:	68cb      	ldr	r3, [r1, #12]
    1f96:	4213      	tst	r3, r2
    1f98:	d0fc      	beq.n	1f94 <system_clock_source_enable+0x70>
	OSCCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1f9a:	4b14      	ldr	r3, [pc, #80]	; (1fec <system_clock_source_enable+0xc8>)
    1f9c:	685a      	ldr	r2, [r3, #4]
    1f9e:	4b11      	ldr	r3, [pc, #68]	; (1fe4 <system_clock_source_enable+0xc0>)
    1fa0:	61da      	str	r2, [r3, #28]
	OSCCTRL->DFLLCTRL.reg = 0;
    1fa2:	2200      	movs	r2, #0
    1fa4:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    1fa6:	0019      	movs	r1, r3
    1fa8:	3201      	adds	r2, #1
    1faa:	32ff      	adds	r2, #255	; 0xff
    1fac:	68cb      	ldr	r3, [r1, #12]
    1fae:	4213      	tst	r3, r2
    1fb0:	d0fc      	beq.n	1fac <system_clock_source_enable+0x88>
	OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1fb2:	4b0e      	ldr	r3, [pc, #56]	; (1fec <system_clock_source_enable+0xc8>)
    1fb4:	681b      	ldr	r3, [r3, #0]
    1fb6:	b29b      	uxth	r3, r3
    1fb8:	4a0a      	ldr	r2, [pc, #40]	; (1fe4 <system_clock_source_enable+0xc0>)
    1fba:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    1fbc:	2000      	movs	r0, #0
    1fbe:	e00e      	b.n	1fde <system_clock_source_enable+0xba>
		OSCCTRL->DPLLCTRLA.reg |= OSCCTRL_DPLLCTRLA_ENABLE;
    1fc0:	4908      	ldr	r1, [pc, #32]	; (1fe4 <system_clock_source_enable+0xc0>)
    1fc2:	2228      	movs	r2, #40	; 0x28
    1fc4:	5c8b      	ldrb	r3, [r1, r2]
    1fc6:	2002      	movs	r0, #2
    1fc8:	4303      	orrs	r3, r0
    1fca:	548b      	strb	r3, [r1, r2]
		while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_ENABLE){
    1fcc:	0008      	movs	r0, r1
    1fce:	2138      	movs	r1, #56	; 0x38
    1fd0:	3a26      	subs	r2, #38	; 0x26
    1fd2:	5c43      	ldrb	r3, [r0, r1]
    1fd4:	4213      	tst	r3, r2
    1fd6:	d1fc      	bne.n	1fd2 <system_clock_source_enable+0xae>
	return STATUS_OK;
    1fd8:	2000      	movs	r0, #0
    1fda:	e000      	b.n	1fde <system_clock_source_enable+0xba>
		return STATUS_OK;
    1fdc:	2000      	movs	r0, #0
}
    1fde:	4770      	bx	lr
    1fe0:	000051bc 	.word	0x000051bc
    1fe4:	40000c00 	.word	0x40000c00
    1fe8:	40001000 	.word	0x40001000
    1fec:	200006ac 	.word	0x200006ac

00001ff0 <system_clock_source_disable>:
 *                                 given
 */
enum status_code system_clock_source_disable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1ff0:	2808      	cmp	r0, #8
    1ff2:	d832      	bhi.n	205a <system_clock_source_disable+0x6a>
    1ff4:	0080      	lsls	r0, r0, #2
    1ff6:	4b1a      	ldr	r3, [pc, #104]	; (2060 <system_clock_source_disable+0x70>)
    1ff8:	581b      	ldr	r3, [r3, r0]
    1ffa:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC16M:
		OSCCTRL->OSC16MCTRL.reg &= ~OSCCTRL_OSC16MCTRL_ENABLE;
    1ffc:	4a19      	ldr	r2, [pc, #100]	; (2064 <system_clock_source_disable+0x74>)
    1ffe:	7d13      	ldrb	r3, [r2, #20]
    2000:	2102      	movs	r1, #2
    2002:	438b      	bics	r3, r1
    2004:	7513      	strb	r3, [r2, #20]
		Assert(false);
		return STATUS_ERR_INVALID_ARG;

	}

	return STATUS_OK;
    2006:	2000      	movs	r0, #0
}
    2008:	4770      	bx	lr
		OSC32KCTRL->OSC32K.reg &= ~OSC32KCTRL_OSC32K_ENABLE;
    200a:	4a17      	ldr	r2, [pc, #92]	; (2068 <system_clock_source_disable+0x78>)
    200c:	6993      	ldr	r3, [r2, #24]
    200e:	2102      	movs	r1, #2
    2010:	438b      	bics	r3, r1
    2012:	6193      	str	r3, [r2, #24]
	return STATUS_OK;
    2014:	2000      	movs	r0, #0
		break;
    2016:	e7f7      	b.n	2008 <system_clock_source_disable+0x18>
		OSCCTRL->XOSCCTRL.reg &= ~OSCCTRL_XOSCCTRL_ENABLE;
    2018:	4a12      	ldr	r2, [pc, #72]	; (2064 <system_clock_source_disable+0x74>)
    201a:	8a13      	ldrh	r3, [r2, #16]
    201c:	2102      	movs	r1, #2
    201e:	438b      	bics	r3, r1
    2020:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2022:	2000      	movs	r0, #0
		break;
    2024:	e7f0      	b.n	2008 <system_clock_source_disable+0x18>
		OSC32KCTRL->XOSC32K.reg &= ~OSC32KCTRL_XOSC32K_ENABLE;
    2026:	4a10      	ldr	r2, [pc, #64]	; (2068 <system_clock_source_disable+0x78>)
    2028:	6953      	ldr	r3, [r2, #20]
    202a:	2102      	movs	r1, #2
    202c:	438b      	bics	r3, r1
    202e:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    2030:	2000      	movs	r0, #0
		break;
    2032:	e7e9      	b.n	2008 <system_clock_source_disable+0x18>
		_system_clock_inst.dfll.control &= ~OSCCTRL_DFLLCTRL_ENABLE;
    2034:	4b0d      	ldr	r3, [pc, #52]	; (206c <system_clock_source_disable+0x7c>)
    2036:	681a      	ldr	r2, [r3, #0]
    2038:	2102      	movs	r1, #2
    203a:	438a      	bics	r2, r1
    203c:	601a      	str	r2, [r3, #0]
		OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    203e:	681b      	ldr	r3, [r3, #0]
    2040:	b29b      	uxth	r3, r3
    2042:	4a08      	ldr	r2, [pc, #32]	; (2064 <system_clock_source_disable+0x74>)
    2044:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    2046:	2000      	movs	r0, #0
		break;
    2048:	e7de      	b.n	2008 <system_clock_source_disable+0x18>
		OSCCTRL->DPLLCTRLA.reg &= ~OSCCTRL_DPLLCTRLA_ENABLE;
    204a:	4906      	ldr	r1, [pc, #24]	; (2064 <system_clock_source_disable+0x74>)
    204c:	2228      	movs	r2, #40	; 0x28
    204e:	5c8b      	ldrb	r3, [r1, r2]
    2050:	2002      	movs	r0, #2
    2052:	4383      	bics	r3, r0
    2054:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    2056:	2000      	movs	r0, #0
		break;
    2058:	e7d6      	b.n	2008 <system_clock_source_disable+0x18>
		return STATUS_ERR_INVALID_ARG;
    205a:	2017      	movs	r0, #23
    205c:	e7d4      	b.n	2008 <system_clock_source_disable+0x18>
    205e:	46c0      	nop			; (mov r8, r8)
    2060:	000051e0 	.word	0x000051e0
    2064:	40000c00 	.word	0x40000c00
    2068:	40001000 	.word	0x40001000
    206c:	200006ac 	.word	0x200006ac

00002070 <system_clock_init>:
 * \note OSC16M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC16M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2070:	b5f0      	push	{r4, r5, r6, r7, lr}
    2072:	46c6      	mov	lr, r8
    2074:	b500      	push	{lr}
    2076:	b08c      	sub	sp, #48	; 0x30
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	OSCCTRL->INTFLAG.reg = OSCCTRL_INTFLAG_DFLLRDY;
    2078:	2280      	movs	r2, #128	; 0x80
    207a:	0052      	lsls	r2, r2, #1
    207c:	4b7a      	ldr	r3, [pc, #488]	; (2268 <system_clock_init+0x1f8>)
    207e:	609a      	str	r2, [r3, #8]
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BOD33RDY | SUPC_INTFLAG_BOD33DET;
    2080:	3afd      	subs	r2, #253	; 0xfd
    2082:	4b7a      	ldr	r3, [pc, #488]	; (226c <system_clock_init+0x1fc>)
    2084:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2086:	4a7a      	ldr	r2, [pc, #488]	; (2270 <system_clock_init+0x200>)
    2088:	6853      	ldr	r3, [r2, #4]
    208a:	211e      	movs	r1, #30
    208c:	438b      	bics	r3, r1
    208e:	6053      	str	r3, [r2, #4]
 */
static inline enum status_code system_switch_performance_level(
					const enum system_performance_level performance_level)
{

	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    2090:	2380      	movs	r3, #128	; 0x80
    2092:	05db      	lsls	r3, r3, #23
    2094:	789b      	ldrb	r3, [r3, #2]
    2096:	2b02      	cmp	r3, #2
    2098:	d00f      	beq.n	20ba <system_clock_init+0x4a>
		return STATUS_OK;
	}

#if SAML22 || SAML21XXXB || SAMR34J || SAMR35J
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    209a:	2380      	movs	r3, #128	; 0x80
    209c:	05db      	lsls	r3, r3, #23
    209e:	789b      	ldrb	r3, [r3, #2]
    20a0:	b25b      	sxtb	r3, r3
    20a2:	2b00      	cmp	r3, #0
    20a4:	db09      	blt.n	20ba <system_clock_init+0x4a>
		return STATUS_ERR_INVALID_ARG;
	}
#endif

	/* Clear performance level status */
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    20a6:	2380      	movs	r3, #128	; 0x80
    20a8:	05db      	lsls	r3, r3, #23
    20aa:	2201      	movs	r2, #1
    20ac:	719a      	strb	r2, [r3, #6]

	/* Switch performance level */
	PM->PLCFG.reg = performance_level;
    20ae:	3201      	adds	r2, #1
    20b0:	709a      	strb	r2, [r3, #2]

	/* Waiting performance level ready */
	while (!PM->INTFLAG.reg) {
    20b2:	001a      	movs	r2, r3
    20b4:	7993      	ldrb	r3, [r2, #6]
    20b6:	2b00      	cmp	r3, #0
    20b8:	d0fc      	beq.n	20b4 <system_clock_init+0x44>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    20ba:	a809      	add	r0, sp, #36	; 0x24
    20bc:	2300      	movs	r3, #0
    20be:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    20c0:	2280      	movs	r2, #128	; 0x80
    20c2:	0212      	lsls	r2, r2, #8
    20c4:	6042      	str	r2, [r0, #4]
	config->enable_1khz_output  = false;
    20c6:	7083      	strb	r3, [r0, #2]
	config->enable_32khz_output = true;
    20c8:	2201      	movs	r2, #1
    20ca:	70c2      	strb	r2, [r0, #3]
	config->run_in_standby      = false;
    20cc:	7203      	strb	r3, [r0, #8]
	config->write_once          = false;
    20ce:	7283      	strb	r3, [r0, #10]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    20d0:	3203      	adds	r2, #3
    20d2:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    20d4:	7243      	strb	r3, [r0, #9]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    20d6:	4b67      	ldr	r3, [pc, #412]	; (2274 <system_clock_init+0x204>)
    20d8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    20da:	2005      	movs	r0, #5
    20dc:	4b66      	ldr	r3, [pc, #408]	; (2278 <system_clock_init+0x208>)
    20de:	4798      	blx	r3
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    20e0:	4966      	ldr	r1, [pc, #408]	; (227c <system_clock_init+0x20c>)
    20e2:	2201      	movs	r2, #1
    20e4:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    20e6:	421a      	tst	r2, r3
    20e8:	d0fc      	beq.n	20e4 <system_clock_init+0x74>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		OSC32KCTRL->XOSC32K.bit.ONDEMAND = 1;
    20ea:	4a64      	ldr	r2, [pc, #400]	; (227c <system_clock_init+0x20c>)
    20ec:	6953      	ldr	r3, [r2, #20]
    20ee:	2180      	movs	r1, #128	; 0x80
    20f0:	430b      	orrs	r3, r1
    20f2:	6153      	str	r3, [r2, #20]
	config->division_factor    = 1;
    20f4:	a901      	add	r1, sp, #4
    20f6:	2301      	movs	r3, #1
    20f8:	604b      	str	r3, [r1, #4]
	config->high_when_disabled = false;
    20fa:	2400      	movs	r4, #0
    20fc:	704c      	strb	r4, [r1, #1]
	config->run_in_standby     = false;
    20fe:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    2100:	724c      	strb	r4, [r1, #9]
	gclk_conf.source_clock = SYSTEM_CLOCK_SOURCE_ULP32K;
    2102:	2503      	movs	r5, #3
    2104:	700d      	strb	r5, [r1, #0]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    2106:	2000      	movs	r0, #0
    2108:	4b5d      	ldr	r3, [pc, #372]	; (2280 <system_clock_init+0x210>)
    210a:	4798      	blx	r3
	system_clock_source_disable(SYSTEM_CLOCK_SOURCE_OSC16M);
    210c:	2006      	movs	r0, #6
    210e:	4b5d      	ldr	r3, [pc, #372]	; (2284 <system_clock_init+0x214>)
    2110:	4798      	blx	r3
	config->run_in_standby  = false;
    2112:	466b      	mov	r3, sp
    2114:	705c      	strb	r4, [r3, #1]
	osc16m_conf.fsel      		= CONF_CLOCK_OSC16M_FREQ_SEL;
    2116:	701d      	strb	r5, [r3, #0]
	osc16m_conf.on_demand       = 0;
    2118:	709c      	strb	r4, [r3, #2]
	system_clock_source_osc16m_set_config(&osc16m_conf);
    211a:	4668      	mov	r0, sp
    211c:	4b5a      	ldr	r3, [pc, #360]	; (2288 <system_clock_init+0x218>)
    211e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC16M);
    2120:	2006      	movs	r0, #6
    2122:	4b55      	ldr	r3, [pc, #340]	; (2278 <system_clock_init+0x208>)
    2124:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    2126:	4950      	ldr	r1, [pc, #320]	; (2268 <system_clock_init+0x1f8>)
    2128:	2210      	movs	r2, #16
    212a:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_OSC16M));
    212c:	421a      	tst	r2, r3
    212e:	d0fc      	beq.n	212a <system_clock_init+0xba>
	config->division_factor    = 1;
    2130:	a901      	add	r1, sp, #4
    2132:	2301      	movs	r3, #1
    2134:	604b      	str	r3, [r1, #4]
	config->high_when_disabled = false;
    2136:	2400      	movs	r4, #0
    2138:	704c      	strb	r4, [r1, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    213a:	3305      	adds	r3, #5
    213c:	700b      	strb	r3, [r1, #0]
	config->run_in_standby     = false;
    213e:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    2140:	724c      	strb	r4, [r1, #9]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    2142:	2000      	movs	r0, #0
    2144:	4b4e      	ldr	r3, [pc, #312]	; (2280 <system_clock_init+0x210>)
    2146:	4798      	blx	r3
		OSCCTRL->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ONDEMAND;
    2148:	4a47      	ldr	r2, [pc, #284]	; (2268 <system_clock_init+0x1f8>)
    214a:	7d13      	ldrb	r3, [r2, #20]
    214c:	2180      	movs	r1, #128	; 0x80
    214e:	430b      	orrs	r3, r1
    2150:	7513      	strb	r3, [r2, #20]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2152:	ab04      	add	r3, sp, #16
    2154:	2200      	movs	r2, #0
    2156:	809c      	strh	r4, [r3, #4]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2158:	80dc      	strh	r4, [r3, #6]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    215a:	721a      	strb	r2, [r3, #8]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    215c:	725a      	strb	r2, [r3, #9]
	config->run_in_stanby   = false;
    215e:	709a      	strb	r2, [r3, #2]
	config->fine_value      = 0xff / 4; /* Midpoint */
    2160:	3941      	subs	r1, #65	; 0x41
    2162:	8199      	strh	r1, [r3, #12]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    2164:	393b      	subs	r1, #59	; 0x3b
    2166:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    2168:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    26 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP5)
    216a:	4b48      	ldr	r3, [pc, #288]	; (228c <system_clock_init+0x21c>)
    216c:	681b      	ldr	r3, [r3, #0]
    216e:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the Calibration value is not correct */
	if (coarse == 0x3f) {
    2170:	2b3f      	cmp	r3, #63	; 0x3f
    2172:	d100      	bne.n	2176 <system_clock_init+0x106>
    2174:	e076      	b.n	2264 <system_clock_init+0x1f4>
		coarse = 0x1f;
	}

	dfll_conf.coarse_value = coarse;
    2176:	a804      	add	r0, sp, #16
    2178:	7283      	strb	r3, [r0, #10]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    217a:	23b7      	movs	r3, #183	; 0xb7
    217c:	00db      	lsls	r3, r3, #3
    217e:	8243      	strh	r3, [r0, #18]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2180:	2303      	movs	r3, #3
    2182:	7383      	strb	r3, [r0, #14]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2184:	331c      	adds	r3, #28
    2186:	8203      	strh	r3, [r0, #16]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2188:	4b41      	ldr	r3, [pc, #260]	; (2290 <system_clock_init+0x220>)
    218a:	4798      	blx	r3
#endif

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    218c:	4b41      	ldr	r3, [pc, #260]	; (2294 <system_clock_init+0x224>)
    218e:	4798      	blx	r3
	config->division_factor    = 1;
    2190:	ac01      	add	r4, sp, #4
    2192:	2601      	movs	r6, #1
    2194:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    2196:	2500      	movs	r5, #0
    2198:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    219a:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    219c:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    219e:	2305      	movs	r3, #5
    21a0:	7023      	strb	r3, [r4, #0]
    21a2:	0021      	movs	r1, r4
    21a4:	2001      	movs	r0, #1
    21a6:	4b36      	ldr	r3, [pc, #216]	; (2280 <system_clock_init+0x210>)
    21a8:	4698      	mov	r8, r3
    21aa:	4798      	blx	r3
    21ac:	2001      	movs	r0, #1
    21ae:	4f3a      	ldr	r7, [pc, #232]	; (2298 <system_clock_init+0x228>)
    21b0:	47b8      	blx	r7
	config->division_factor    = 1;
    21b2:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    21b4:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    21b6:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    21b8:	7265      	strb	r5, [r4, #9]
    21ba:	2307      	movs	r3, #7
    21bc:	7023      	strb	r3, [r4, #0]
    21be:	0021      	movs	r1, r4
    21c0:	2003      	movs	r0, #3
    21c2:	47c0      	blx	r8
    21c4:	2003      	movs	r0, #3
    21c6:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    21c8:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(OSCCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    21ca:	0021      	movs	r1, r4
    21cc:	2000      	movs	r0, #0
    21ce:	4b33      	ldr	r3, [pc, #204]	; (229c <system_clock_init+0x22c>)
    21d0:	4798      	blx	r3
		system_gclk_chan_enable(OSCCTRL_GCLK_ID_DFLL48);
    21d2:	2000      	movs	r0, #0
    21d4:	4b32      	ldr	r3, [pc, #200]	; (22a0 <system_clock_init+0x230>)
    21d6:	4798      	blx	r3
#  endif
#endif

	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    21d8:	2007      	movs	r0, #7
    21da:	4b27      	ldr	r3, [pc, #156]	; (2278 <system_clock_init+0x208>)
    21dc:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    21de:	4922      	ldr	r1, [pc, #136]	; (2268 <system_clock_init+0x1f8>)
    21e0:	22d0      	movs	r2, #208	; 0xd0
    21e2:	0112      	lsls	r2, r2, #4
    21e4:	68cb      	ldr	r3, [r1, #12]
    21e6:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    21e8:	4293      	cmp	r3, r2
    21ea:	d1fb      	bne.n	21e4 <system_clock_init+0x174>
	MCLK->BUPDIV.reg = MCLK_BUPDIV_BUPDIV(1 << divider);
    21ec:	4c2d      	ldr	r4, [pc, #180]	; (22a4 <system_clock_init+0x234>)
    21ee:	2301      	movs	r3, #1
    21f0:	71a3      	strb	r3, [r4, #6]
	MCLK->LPDIV.reg = MCLK_LPDIV_LPDIV(1 << divider);
    21f2:	7163      	strb	r3, [r4, #5]
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    21f4:	7123      	strb	r3, [r4, #4]
	config->division_factor    = 1;
    21f6:	a901      	add	r1, sp, #4
    21f8:	604b      	str	r3, [r1, #4]
	config->high_when_disabled = false;
    21fa:	2300      	movs	r3, #0
    21fc:	704b      	strb	r3, [r1, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    21fe:	2206      	movs	r2, #6
    2200:	700a      	strb	r2, [r1, #0]
	config->run_in_standby     = false;
    2202:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2204:	724b      	strb	r3, [r1, #9]
	system_main_clock_set_failure_detect(CONF_CLOCK_CPU_CLOCK_FAILURE_DETECT);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2206:	2000      	movs	r0, #0
    2208:	4b1d      	ldr	r3, [pc, #116]	; (2280 <system_clock_init+0x210>)
    220a:	4798      	blx	r3
    220c:	2000      	movs	r0, #0
    220e:	4b22      	ldr	r3, [pc, #136]	; (2298 <system_clock_init+0x228>)
    2210:	4798      	blx	r3
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) / MCLK->CPUDIV.reg);
    2212:	2000      	movs	r0, #0
    2214:	4b24      	ldr	r3, [pc, #144]	; (22a8 <system_clock_init+0x238>)
    2216:	4798      	blx	r3
    2218:	7921      	ldrb	r1, [r4, #4]
    221a:	b2c9      	uxtb	r1, r1
    221c:	4b23      	ldr	r3, [pc, #140]	; (22ac <system_clock_init+0x23c>)
    221e:	4798      	blx	r3
	uint32_t cpu_freq = system_cpu_clock_get_hz();

	/* Set the BUPDIV & LPDIV value such that backup & low power domain clock 
	 * does not exceed their max clock freq even if CPU is configured to it's 
	 * maximum frequency */
	if ((cpu_freq > 6000000) && ((CONF_CLOCK_BACKUP_DIVIDER == SYSTEM_MAIN_CLOCK_DIV_1) \
    2220:	4b23      	ldr	r3, [pc, #140]	; (22b0 <system_clock_init+0x240>)
    2222:	4298      	cmp	r0, r3
    2224:	d902      	bls.n	222c <system_clock_init+0x1bc>
	MCLK->BUPDIV.reg = MCLK_BUPDIV_BUPDIV(1 << divider);
    2226:	2208      	movs	r2, #8
    2228:	71a2      	strb	r2, [r4, #6]
	MCLK->LPDIV.reg = MCLK_LPDIV_LPDIV(1 << divider);
    222a:	7162      	strb	r2, [r4, #5]
		system_backup_clock_set_divider(SYSTEM_MAIN_CLOCK_DIV_8);
		system_low_power_clock_set_divider(SYSTEM_MAIN_CLOCK_DIV_8);
	}

	/* If CPU frequency is less than 12MHz, scale down performance level to PL0 */	
	if (cpu_freq <= 12000000) {
    222c:	4b21      	ldr	r3, [pc, #132]	; (22b4 <system_clock_init+0x244>)
    222e:	4298      	cmp	r0, r3
    2230:	d814      	bhi.n	225c <system_clock_init+0x1ec>
	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    2232:	2380      	movs	r3, #128	; 0x80
    2234:	05db      	lsls	r3, r3, #23
    2236:	789b      	ldrb	r3, [r3, #2]
    2238:	2b00      	cmp	r3, #0
    223a:	d00f      	beq.n	225c <system_clock_init+0x1ec>
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    223c:	2380      	movs	r3, #128	; 0x80
    223e:	05db      	lsls	r3, r3, #23
    2240:	789b      	ldrb	r3, [r3, #2]
    2242:	b25b      	sxtb	r3, r3
    2244:	2b00      	cmp	r3, #0
    2246:	db09      	blt.n	225c <system_clock_init+0x1ec>
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    2248:	2380      	movs	r3, #128	; 0x80
    224a:	05db      	lsls	r3, r3, #23
    224c:	2201      	movs	r2, #1
    224e:	719a      	strb	r2, [r3, #6]
	PM->PLCFG.reg = performance_level;
    2250:	2200      	movs	r2, #0
    2252:	709a      	strb	r2, [r3, #2]
	while (!PM->INTFLAG.reg) {
    2254:	001a      	movs	r2, r3
    2256:	7993      	ldrb	r3, [r2, #6]
    2258:	2b00      	cmp	r3, #0
    225a:	d0fc      	beq.n	2256 <system_clock_init+0x1e6>
		system_switch_performance_level(SYSTEM_PERFORMANCE_LEVEL_0);
	}
}
    225c:	b00c      	add	sp, #48	; 0x30
    225e:	bc04      	pop	{r2}
    2260:	4690      	mov	r8, r2
    2262:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    2264:	3b20      	subs	r3, #32
    2266:	e786      	b.n	2176 <system_clock_init+0x106>
    2268:	40000c00 	.word	0x40000c00
    226c:	40001400 	.word	0x40001400
    2270:	41004000 	.word	0x41004000
    2274:	00001e01 	.word	0x00001e01
    2278:	00001f25 	.word	0x00001f25
    227c:	40001000 	.word	0x40001000
    2280:	000022dd 	.word	0x000022dd
    2284:	00001ff1 	.word	0x00001ff1
    2288:	00001dcd 	.word	0x00001dcd
    228c:	00806020 	.word	0x00806020
    2290:	00001e9d 	.word	0x00001e9d
    2294:	000022b9 	.word	0x000022b9
    2298:	00002389 	.word	0x00002389
    229c:	000024a5 	.word	0x000024a5
    22a0:	00002435 	.word	0x00002435
    22a4:	40000400 	.word	0x40000400
    22a8:	000023c9 	.word	0x000023c9
    22ac:	00004d95 	.word	0x00004d95
    22b0:	005b8d80 	.word	0x005b8d80
    22b4:	00b71b00 	.word	0x00b71b00

000022b8 <system_gclk_init>:
			MCLK->APBAMASK.reg |= mask;
    22b8:	4a06      	ldr	r2, [pc, #24]	; (22d4 <system_gclk_init+0x1c>)
    22ba:	6953      	ldr	r3, [r2, #20]
    22bc:	2140      	movs	r1, #64	; 0x40
    22be:	430b      	orrs	r3, r1
    22c0:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    22c2:	2201      	movs	r2, #1
    22c4:	4b04      	ldr	r3, [pc, #16]	; (22d8 <system_gclk_init+0x20>)
    22c6:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    22c8:	0019      	movs	r1, r3
    22ca:	780b      	ldrb	r3, [r1, #0]
    22cc:	4213      	tst	r3, r2
    22ce:	d1fc      	bne.n	22ca <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    22d0:	4770      	bx	lr
    22d2:	46c0      	nop			; (mov r8, r8)
    22d4:	40000400 	.word	0x40000400
    22d8:	40001800 	.word	0x40001800

000022dc <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    22dc:	b570      	push	{r4, r5, r6, lr}
    22de:	0004      	movs	r4, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    22e0:	780d      	ldrb	r5, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    22e2:	784b      	ldrb	r3, [r1, #1]
    22e4:	2b00      	cmp	r3, #0
    22e6:	d002      	beq.n	22ee <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    22e8:	2380      	movs	r3, #128	; 0x80
    22ea:	00db      	lsls	r3, r3, #3
    22ec:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    22ee:	7a4b      	ldrb	r3, [r1, #9]
    22f0:	2b00      	cmp	r3, #0
    22f2:	d002      	beq.n	22fa <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    22f4:	2380      	movs	r3, #128	; 0x80
    22f6:	011b      	lsls	r3, r3, #4
    22f8:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    22fa:	6848      	ldr	r0, [r1, #4]
    22fc:	2801      	cmp	r0, #1
    22fe:	d90f      	bls.n	2320 <system_gclk_gen_set_config+0x44>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2300:	1e43      	subs	r3, r0, #1
    2302:	4218      	tst	r0, r3
    2304:	d131      	bne.n	236a <system_gclk_gen_set_config+0x8e>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2306:	2802      	cmp	r0, #2
    2308:	d92d      	bls.n	2366 <system_gclk_gen_set_config+0x8a>
    230a:	2302      	movs	r3, #2
    230c:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    230e:	3201      	adds	r2, #1
						mask <<= 1) {
    2310:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2312:	4298      	cmp	r0, r3
    2314:	d8fb      	bhi.n	230e <system_gclk_gen_set_config+0x32>
    2316:	2380      	movs	r3, #128	; 0x80
    2318:	015b      	lsls	r3, r3, #5
    231a:	431d      	orrs	r5, r3
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
    231c:	0412      	lsls	r2, r2, #16
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    231e:	4315      	orrs	r5, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2320:	7a0b      	ldrb	r3, [r1, #8]
    2322:	2b00      	cmp	r3, #0
    2324:	d002      	beq.n	232c <system_gclk_gen_set_config+0x50>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2326:	2380      	movs	r3, #128	; 0x80
    2328:	019b      	lsls	r3, r3, #6
    232a:	431d      	orrs	r5, r3
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    232c:	2604      	movs	r6, #4
    232e:	40a6      	lsls	r6, r4
    2330:	4911      	ldr	r1, [pc, #68]	; (2378 <system_gclk_gen_set_config+0x9c>)
    2332:	4a12      	ldr	r2, [pc, #72]	; (237c <system_gclk_gen_set_config+0xa0>)
    2334:	684b      	ldr	r3, [r1, #4]
    2336:	4013      	ands	r3, r2
	}

	while (system_gclk_is_syncing(generator)) {
    2338:	421e      	tst	r6, r3
    233a:	d1fb      	bne.n	2334 <system_gclk_gen_set_config+0x58>
	cpu_irq_enter_critical();
    233c:	4b10      	ldr	r3, [pc, #64]	; (2380 <system_gclk_gen_set_config+0xa4>)
    233e:	4798      	blx	r3
    2340:	00a4      	lsls	r4, r4, #2
    2342:	4b0d      	ldr	r3, [pc, #52]	; (2378 <system_gclk_gen_set_config+0x9c>)
    2344:	469c      	mov	ip, r3
    2346:	4464      	add	r4, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    2348:	6a22      	ldr	r2, [r4, #32]
    234a:	2380      	movs	r3, #128	; 0x80
    234c:	005b      	lsls	r3, r3, #1
    234e:	401a      	ands	r2, r3
    2350:	432a      	orrs	r2, r5
    2352:	6222      	str	r2, [r4, #32]
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    2354:	4661      	mov	r1, ip
    2356:	4a09      	ldr	r2, [pc, #36]	; (237c <system_gclk_gen_set_config+0xa0>)
    2358:	684b      	ldr	r3, [r1, #4]
    235a:	4013      	ands	r3, r2

	while (system_gclk_is_syncing(generator)) {
    235c:	421e      	tst	r6, r3
    235e:	d1fb      	bne.n	2358 <system_gclk_gen_set_config+0x7c>
	cpu_irq_leave_critical();
    2360:	4b08      	ldr	r3, [pc, #32]	; (2384 <system_gclk_gen_set_config+0xa8>)
    2362:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    2364:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2366:	2200      	movs	r2, #0
    2368:	e7d5      	b.n	2316 <system_gclk_gen_set_config+0x3a>
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;
    236a:	0400      	lsls	r0, r0, #16
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    236c:	2380      	movs	r3, #128	; 0x80
    236e:	009b      	lsls	r3, r3, #2
    2370:	4318      	orrs	r0, r3
    2372:	4305      	orrs	r5, r0
    2374:	e7d4      	b.n	2320 <system_gclk_gen_set_config+0x44>
    2376:	46c0      	nop			; (mov r8, r8)
    2378:	40001800 	.word	0x40001800
    237c:	000007fc 	.word	0x000007fc
    2380:	000011ad 	.word	0x000011ad
    2384:	000011ed 	.word	0x000011ed

00002388 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2388:	b510      	push	{r4, lr}
    238a:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    238c:	2204      	movs	r2, #4
    238e:	4082      	lsls	r2, r0
    2390:	4809      	ldr	r0, [pc, #36]	; (23b8 <system_gclk_gen_enable+0x30>)
    2392:	490a      	ldr	r1, [pc, #40]	; (23bc <system_gclk_gen_enable+0x34>)
    2394:	6843      	ldr	r3, [r0, #4]
    2396:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    2398:	421a      	tst	r2, r3
    239a:	d1fb      	bne.n	2394 <system_gclk_gen_enable+0xc>
	cpu_irq_enter_critical();
    239c:	4b08      	ldr	r3, [pc, #32]	; (23c0 <system_gclk_gen_enable+0x38>)
    239e:	4798      	blx	r3
    23a0:	00a4      	lsls	r4, r4, #2
    23a2:	4b05      	ldr	r3, [pc, #20]	; (23b8 <system_gclk_gen_enable+0x30>)
    23a4:	469c      	mov	ip, r3
    23a6:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    23a8:	6a22      	ldr	r2, [r4, #32]
    23aa:	2380      	movs	r3, #128	; 0x80
    23ac:	005b      	lsls	r3, r3, #1
    23ae:	4313      	orrs	r3, r2
    23b0:	6223      	str	r3, [r4, #32]
	cpu_irq_leave_critical();
    23b2:	4b04      	ldr	r3, [pc, #16]	; (23c4 <system_gclk_gen_enable+0x3c>)
    23b4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    23b6:	bd10      	pop	{r4, pc}
    23b8:	40001800 	.word	0x40001800
    23bc:	000007fc 	.word	0x000007fc
    23c0:	000011ad 	.word	0x000011ad
    23c4:	000011ed 	.word	0x000011ed

000023c8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    23c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    23ca:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    23cc:	2204      	movs	r2, #4
    23ce:	4082      	lsls	r2, r0
    23d0:	4812      	ldr	r0, [pc, #72]	; (241c <system_gclk_gen_get_hz+0x54>)
    23d2:	4913      	ldr	r1, [pc, #76]	; (2420 <system_gclk_gen_get_hz+0x58>)
    23d4:	6843      	ldr	r3, [r0, #4]
    23d6:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    23d8:	421a      	tst	r2, r3
    23da:	d1fb      	bne.n	23d4 <system_gclk_gen_get_hz+0xc>
	cpu_irq_enter_critical();
    23dc:	4b11      	ldr	r3, [pc, #68]	; (2424 <system_gclk_gen_get_hz+0x5c>)
    23de:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    23e0:	4f0e      	ldr	r7, [pc, #56]	; (241c <system_gclk_gen_get_hz+0x54>)
    23e2:	3408      	adds	r4, #8
    23e4:	00a4      	lsls	r4, r4, #2
    23e6:	59e0      	ldr	r0, [r4, r7]
    23e8:	0700      	lsls	r0, r0, #28
    23ea:	0f00      	lsrs	r0, r0, #28
	uint32_t gen_input_hz = system_clock_source_get_hz(
    23ec:	4b0e      	ldr	r3, [pc, #56]	; (2428 <system_gclk_gen_get_hz+0x60>)
    23ee:	4798      	blx	r3
    23f0:	0006      	movs	r6, r0

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    23f2:	59e5      	ldr	r5, [r4, r7]
    23f4:	04ed      	lsls	r5, r5, #19
    23f6:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    23f8:	59e4      	ldr	r4, [r4, r7]
    23fa:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    23fc:	4b0b      	ldr	r3, [pc, #44]	; (242c <system_gclk_gen_get_hz+0x64>)
    23fe:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2400:	2d00      	cmp	r5, #0
    2402:	d107      	bne.n	2414 <system_gclk_gen_get_hz+0x4c>
    2404:	2c01      	cmp	r4, #1
    2406:	d907      	bls.n	2418 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    2408:	0021      	movs	r1, r4
    240a:	0030      	movs	r0, r6
    240c:	4b08      	ldr	r3, [pc, #32]	; (2430 <system_gclk_gen_get_hz+0x68>)
    240e:	4798      	blx	r3
    2410:	0006      	movs	r6, r0
    2412:	e001      	b.n	2418 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2414:	3401      	adds	r4, #1
    2416:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    2418:	0030      	movs	r0, r6
    241a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    241c:	40001800 	.word	0x40001800
    2420:	000007fc 	.word	0x000007fc
    2424:	000011ad 	.word	0x000011ad
    2428:	00001d35 	.word	0x00001d35
    242c:	000011ed 	.word	0x000011ed
    2430:	00004d95 	.word	0x00004d95

00002434 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2434:	b510      	push	{r4, lr}
    2436:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2438:	4b09      	ldr	r3, [pc, #36]	; (2460 <system_gclk_chan_enable+0x2c>)
    243a:	4798      	blx	r3
    243c:	00a0      	lsls	r0, r4, #2
    243e:	4b09      	ldr	r3, [pc, #36]	; (2464 <system_gclk_chan_enable+0x30>)
    2440:	469c      	mov	ip, r3
    2442:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    2444:	2280      	movs	r2, #128	; 0x80
    2446:	5883      	ldr	r3, [r0, r2]
    2448:	2140      	movs	r1, #64	; 0x40
    244a:	430b      	orrs	r3, r1
    244c:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    244e:	3140      	adds	r1, #64	; 0x40
    2450:	3a40      	subs	r2, #64	; 0x40
    2452:	5843      	ldr	r3, [r0, r1]
    2454:	421a      	tst	r2, r3
    2456:	d0fc      	beq.n	2452 <system_gclk_chan_enable+0x1e>
	cpu_irq_leave_critical();
    2458:	4b03      	ldr	r3, [pc, #12]	; (2468 <system_gclk_chan_enable+0x34>)
    245a:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    245c:	bd10      	pop	{r4, pc}
    245e:	46c0      	nop			; (mov r8, r8)
    2460:	000011ad 	.word	0x000011ad
    2464:	40001800 	.word	0x40001800
    2468:	000011ed 	.word	0x000011ed

0000246c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    246c:	b510      	push	{r4, lr}
    246e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2470:	4b09      	ldr	r3, [pc, #36]	; (2498 <system_gclk_chan_disable+0x2c>)
    2472:	4798      	blx	r3
    2474:	00a0      	lsls	r0, r4, #2
    2476:	4b09      	ldr	r3, [pc, #36]	; (249c <system_gclk_chan_disable+0x30>)
    2478:	469c      	mov	ip, r3
    247a:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    247c:	2280      	movs	r2, #128	; 0x80
    247e:	5883      	ldr	r3, [r0, r2]
    2480:	2140      	movs	r1, #64	; 0x40
    2482:	438b      	bics	r3, r1
    2484:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    2486:	3140      	adds	r1, #64	; 0x40
    2488:	3a40      	subs	r2, #64	; 0x40
    248a:	5843      	ldr	r3, [r0, r1]
    248c:	421a      	tst	r2, r3
    248e:	d1fc      	bne.n	248a <system_gclk_chan_disable+0x1e>
	cpu_irq_leave_critical();
    2490:	4b03      	ldr	r3, [pc, #12]	; (24a0 <system_gclk_chan_disable+0x34>)
    2492:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    2494:	bd10      	pop	{r4, pc}
    2496:	46c0      	nop			; (mov r8, r8)
    2498:	000011ad 	.word	0x000011ad
    249c:	40001800 	.word	0x40001800
    24a0:	000011ed 	.word	0x000011ed

000024a4 <system_gclk_chan_set_config>:
{
    24a4:	b570      	push	{r4, r5, r6, lr}
    24a6:	0004      	movs	r4, r0
    24a8:	000d      	movs	r5, r1
	system_gclk_chan_disable(channel);
    24aa:	4b05      	ldr	r3, [pc, #20]	; (24c0 <system_gclk_chan_set_config+0x1c>)
    24ac:	4798      	blx	r3
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    24ae:	782a      	ldrb	r2, [r5, #0]
    24b0:	230f      	movs	r3, #15
    24b2:	4013      	ands	r3, r2
    24b4:	3420      	adds	r4, #32
    24b6:	00a4      	lsls	r4, r4, #2
    24b8:	4a02      	ldr	r2, [pc, #8]	; (24c4 <system_gclk_chan_set_config+0x20>)
    24ba:	50a3      	str	r3, [r4, r2]
}
    24bc:	bd70      	pop	{r4, r5, r6, pc}
    24be:	46c0      	nop			; (mov r8, r8)
    24c0:	0000246d 	.word	0x0000246d
    24c4:	40001800 	.word	0x40001800

000024c8 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    24c8:	b510      	push	{r4, lr}
    24ca:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    24cc:	4b06      	ldr	r3, [pc, #24]	; (24e8 <system_gclk_chan_get_hz+0x20>)
    24ce:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    24d0:	3420      	adds	r4, #32
    24d2:	00a4      	lsls	r4, r4, #2
    24d4:	4b05      	ldr	r3, [pc, #20]	; (24ec <system_gclk_chan_get_hz+0x24>)
    24d6:	58e4      	ldr	r4, [r4, r3]
    24d8:	0724      	lsls	r4, r4, #28
    24da:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    24dc:	4b04      	ldr	r3, [pc, #16]	; (24f0 <system_gclk_chan_get_hz+0x28>)
    24de:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    24e0:	0020      	movs	r0, r4
    24e2:	4b04      	ldr	r3, [pc, #16]	; (24f4 <system_gclk_chan_get_hz+0x2c>)
    24e4:	4798      	blx	r3
}
    24e6:	bd10      	pop	{r4, pc}
    24e8:	000011ad 	.word	0x000011ad
    24ec:	40001800 	.word	0x40001800
    24f0:	000011ed 	.word	0x000011ed
    24f4:	000023c9 	.word	0x000023c9

000024f8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    24f8:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    24fa:	78d3      	ldrb	r3, [r2, #3]
    24fc:	2b00      	cmp	r3, #0
    24fe:	d135      	bne.n	256c <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2500:	7813      	ldrb	r3, [r2, #0]
    2502:	2b80      	cmp	r3, #128	; 0x80
    2504:	d029      	beq.n	255a <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2506:	061b      	lsls	r3, r3, #24
    2508:	2480      	movs	r4, #128	; 0x80
    250a:	0264      	lsls	r4, r4, #9
    250c:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    250e:	7854      	ldrb	r4, [r2, #1]
    2510:	2502      	movs	r5, #2
    2512:	43ac      	bics	r4, r5
    2514:	d106      	bne.n	2524 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2516:	7894      	ldrb	r4, [r2, #2]
    2518:	2c00      	cmp	r4, #0
    251a:	d120      	bne.n	255e <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    251c:	2480      	movs	r4, #128	; 0x80
    251e:	02a4      	lsls	r4, r4, #10
    2520:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2522:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2524:	7854      	ldrb	r4, [r2, #1]
    2526:	3c01      	subs	r4, #1
    2528:	2c01      	cmp	r4, #1
    252a:	d91c      	bls.n	2566 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    252c:	040d      	lsls	r5, r1, #16
    252e:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2530:	24a0      	movs	r4, #160	; 0xa0
    2532:	05e4      	lsls	r4, r4, #23
    2534:	432c      	orrs	r4, r5
    2536:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2538:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    253a:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    253c:	24d0      	movs	r4, #208	; 0xd0
    253e:	0624      	lsls	r4, r4, #24
    2540:	432c      	orrs	r4, r5
    2542:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2544:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2546:	78d4      	ldrb	r4, [r2, #3]
    2548:	2c00      	cmp	r4, #0
    254a:	d122      	bne.n	2592 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    254c:	035b      	lsls	r3, r3, #13
    254e:	d51c      	bpl.n	258a <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2550:	7893      	ldrb	r3, [r2, #2]
    2552:	2b01      	cmp	r3, #1
    2554:	d01e      	beq.n	2594 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    2556:	6141      	str	r1, [r0, #20]
    2558:	e017      	b.n	258a <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    255a:	2300      	movs	r3, #0
    255c:	e7d7      	b.n	250e <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    255e:	24c0      	movs	r4, #192	; 0xc0
    2560:	02e4      	lsls	r4, r4, #11
    2562:	4323      	orrs	r3, r4
    2564:	e7dd      	b.n	2522 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2566:	4c0d      	ldr	r4, [pc, #52]	; (259c <_system_pinmux_config+0xa4>)
    2568:	4023      	ands	r3, r4
    256a:	e7df      	b.n	252c <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    256c:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    256e:	040c      	lsls	r4, r1, #16
    2570:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2572:	23a0      	movs	r3, #160	; 0xa0
    2574:	05db      	lsls	r3, r3, #23
    2576:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2578:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    257a:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    257c:	23d0      	movs	r3, #208	; 0xd0
    257e:	061b      	lsls	r3, r3, #24
    2580:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2582:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    2584:	78d3      	ldrb	r3, [r2, #3]
    2586:	2b00      	cmp	r3, #0
    2588:	d103      	bne.n	2592 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    258a:	7853      	ldrb	r3, [r2, #1]
    258c:	3b01      	subs	r3, #1
    258e:	2b01      	cmp	r3, #1
    2590:	d902      	bls.n	2598 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    2592:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    2594:	6181      	str	r1, [r0, #24]
    2596:	e7f8      	b.n	258a <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    2598:	6081      	str	r1, [r0, #8]
}
    259a:	e7fa      	b.n	2592 <_system_pinmux_config+0x9a>
    259c:	fffbffff 	.word	0xfffbffff

000025a0 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    25a0:	b510      	push	{r4, lr}
    25a2:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    25a4:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    25a6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    25a8:	2900      	cmp	r1, #0
    25aa:	d104      	bne.n	25b6 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    25ac:	0943      	lsrs	r3, r0, #5
    25ae:	01db      	lsls	r3, r3, #7
    25b0:	4905      	ldr	r1, [pc, #20]	; (25c8 <system_pinmux_pin_set_config+0x28>)
    25b2:	468c      	mov	ip, r1
    25b4:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    25b6:	241f      	movs	r4, #31
    25b8:	4020      	ands	r0, r4
    25ba:	2101      	movs	r1, #1
    25bc:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    25be:	0018      	movs	r0, r3
    25c0:	4b02      	ldr	r3, [pc, #8]	; (25cc <system_pinmux_pin_set_config+0x2c>)
    25c2:	4798      	blx	r3
}
    25c4:	bd10      	pop	{r4, pc}
    25c6:	46c0      	nop			; (mov r8, r8)
    25c8:	40002800 	.word	0x40002800
    25cc:	000024f9 	.word	0x000024f9

000025d0 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    25d0:	4770      	bx	lr
	...

000025d4 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    25d4:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    25d6:	4b05      	ldr	r3, [pc, #20]	; (25ec <system_init+0x18>)
    25d8:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    25da:	4b05      	ldr	r3, [pc, #20]	; (25f0 <system_init+0x1c>)
    25dc:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    25de:	4b05      	ldr	r3, [pc, #20]	; (25f4 <system_init+0x20>)
    25e0:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    25e2:	4b05      	ldr	r3, [pc, #20]	; (25f8 <system_init+0x24>)
    25e4:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    25e6:	4b05      	ldr	r3, [pc, #20]	; (25fc <system_init+0x28>)
    25e8:	4798      	blx	r3
}
    25ea:	bd10      	pop	{r4, pc}
    25ec:	00002071 	.word	0x00002071
    25f0:	0000121d 	.word	0x0000121d
    25f4:	000025d1 	.word	0x000025d1
    25f8:	000012c9 	.word	0x000012c9
    25fc:	000025d1 	.word	0x000025d1

00002600 <udd_sleep_mode>:
/** \brief Manages the sleep mode following the USB state
 *
 * \param new_state  New USB state
 */
static void udd_sleep_mode(enum udd_usb_state_enum new_state)
{
    2600:	b510      	push	{r4, lr}
    2602:	b084      	sub	sp, #16
	enum sleepmgr_mode sleep_mode[] = {
    2604:	ab03      	add	r3, sp, #12
    2606:	2200      	movs	r2, #0
    2608:	701a      	strb	r2, [r3, #0]
    260a:	3201      	adds	r2, #1
    260c:	705a      	strb	r2, [r3, #1]
    260e:	709a      	strb	r2, [r3, #2]
    2610:	70da      	strb	r2, [r3, #3]
	#endif	
	};

	static enum udd_usb_state_enum udd_state = UDD_STATE_OFF;

	if (udd_state == new_state) {
    2612:	4b27      	ldr	r3, [pc, #156]	; (26b0 <udd_sleep_mode+0xb0>)
    2614:	781b      	ldrb	r3, [r3, #0]
    2616:	4283      	cmp	r3, r0
    2618:	d007      	beq.n	262a <udd_sleep_mode+0x2a>
		return; // No change
	}
	if (new_state != UDD_STATE_OFF) {
    261a:	2800      	cmp	r0, #0
    261c:	d107      	bne.n	262e <udd_sleep_mode+0x2e>
		/* Lock new limit */
		sleepmgr_lock_mode(sleep_mode[new_state]);
	}
	if (udd_state != UDD_STATE_OFF) {
    261e:	4b24      	ldr	r3, [pc, #144]	; (26b0 <udd_sleep_mode+0xb0>)
    2620:	781b      	ldrb	r3, [r3, #0]
    2622:	2b00      	cmp	r3, #0
    2624:	d123      	bne.n	266e <udd_sleep_mode+0x6e>
		/* Unlock old limit */
		sleepmgr_unlock_mode(sleep_mode[udd_state]);
	}
	udd_state = new_state;
    2626:	4b22      	ldr	r3, [pc, #136]	; (26b0 <udd_sleep_mode+0xb0>)
    2628:	7018      	strb	r0, [r3, #0]
}
    262a:	b004      	add	sp, #16
    262c:	bd10      	pop	{r4, pc}
		sleepmgr_lock_mode(sleep_mode[new_state]);
    262e:	ab03      	add	r3, sp, #12
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    2630:	5c1b      	ldrb	r3, [r3, r0]
    2632:	4a20      	ldr	r2, [pc, #128]	; (26b4 <udd_sleep_mode+0xb4>)
    2634:	5cd2      	ldrb	r2, [r2, r3]
    2636:	2aff      	cmp	r2, #255	; 0xff
    2638:	d100      	bne.n	263c <udd_sleep_mode+0x3c>
    263a:	e7fe      	b.n	263a <udd_sleep_mode+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    263c:	f3ef 8210 	mrs	r2, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    2640:	4251      	negs	r1, r2
    2642:	414a      	adcs	r2, r1
    2644:	9201      	str	r2, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    2646:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    2648:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    264c:	2100      	movs	r1, #0
    264e:	4a1a      	ldr	r2, [pc, #104]	; (26b8 <udd_sleep_mode+0xb8>)
    2650:	7011      	strb	r1, [r2, #0]
	return flags;
    2652:	9c01      	ldr	r4, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    2654:	4917      	ldr	r1, [pc, #92]	; (26b4 <udd_sleep_mode+0xb4>)
    2656:	5cca      	ldrb	r2, [r1, r3]
    2658:	3201      	adds	r2, #1
    265a:	54ca      	strb	r2, [r1, r3]
	if (cpu_irq_is_enabled_flags(flags))
    265c:	2c00      	cmp	r4, #0
    265e:	d0de      	beq.n	261e <udd_sleep_mode+0x1e>
		cpu_irq_enable();
    2660:	2201      	movs	r2, #1
    2662:	4b15      	ldr	r3, [pc, #84]	; (26b8 <udd_sleep_mode+0xb8>)
    2664:	701a      	strb	r2, [r3, #0]
    2666:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    266a:	b662      	cpsie	i
    266c:	e7d7      	b.n	261e <udd_sleep_mode+0x1e>
		sleepmgr_unlock_mode(sleep_mode[udd_state]);
    266e:	aa03      	add	r2, sp, #12
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    2670:	5cd3      	ldrb	r3, [r2, r3]
    2672:	4a10      	ldr	r2, [pc, #64]	; (26b4 <udd_sleep_mode+0xb4>)
    2674:	5cd2      	ldrb	r2, [r2, r3]
    2676:	2a00      	cmp	r2, #0
    2678:	d100      	bne.n	267c <udd_sleep_mode+0x7c>
    267a:	e7fe      	b.n	267a <udd_sleep_mode+0x7a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    267c:	f3ef 8210 	mrs	r2, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    2680:	4251      	negs	r1, r2
    2682:	414a      	adcs	r2, r1
    2684:	9202      	str	r2, [sp, #8]
  __ASM volatile ("cpsid i" : : : "memory");
    2686:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    2688:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    268c:	2100      	movs	r1, #0
    268e:	4a0a      	ldr	r2, [pc, #40]	; (26b8 <udd_sleep_mode+0xb8>)
    2690:	7011      	strb	r1, [r2, #0]
	return flags;
    2692:	9c02      	ldr	r4, [sp, #8]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    2694:	4907      	ldr	r1, [pc, #28]	; (26b4 <udd_sleep_mode+0xb4>)
    2696:	5cca      	ldrb	r2, [r1, r3]
    2698:	3a01      	subs	r2, #1
    269a:	54ca      	strb	r2, [r1, r3]
	if (cpu_irq_is_enabled_flags(flags))
    269c:	2c00      	cmp	r4, #0
    269e:	d0c2      	beq.n	2626 <udd_sleep_mode+0x26>
		cpu_irq_enable();
    26a0:	2201      	movs	r2, #1
    26a2:	4b05      	ldr	r3, [pc, #20]	; (26b8 <udd_sleep_mode+0xb8>)
    26a4:	701a      	strb	r2, [r3, #0]
    26a6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    26aa:	b662      	cpsie	i
    26ac:	e7bb      	b.n	2626 <udd_sleep_mode+0x26>
    26ae:	46c0      	nop			; (mov r8, r8)
    26b0:	20000744 	.word	0x20000744
    26b4:	20000764 	.word	0x20000764
    26b8:	20000112 	.word	0x20000112

000026bc <udd_ep_get_job>:
 * \param[in] ep  Endpoint Address
 * \retval    pointer to an udd_ep_job_t structure instance
 */
static udd_ep_job_t* udd_ep_get_job(udd_ep_id_t ep)
{
	if ((ep == 0) || (ep == 0x80)) {
    26bc:	0643      	lsls	r3, r0, #25
    26be:	d00b      	beq.n	26d8 <udd_ep_get_job+0x1c>
		return NULL;
	} else {
		return &udd_ep_job[(2 * (ep & USB_EP_ADDR_MASK) + ((ep & USB_EP_DIR_IN) ? 1 : 0)) - 2];
    26c0:	230f      	movs	r3, #15
    26c2:	4003      	ands	r3, r0
    26c4:	005b      	lsls	r3, r3, #1
    26c6:	09c0      	lsrs	r0, r0, #7
    26c8:	1818      	adds	r0, r3, r0
    26ca:	3802      	subs	r0, #2
    26cc:	0083      	lsls	r3, r0, #2
    26ce:	1818      	adds	r0, r3, r0
    26d0:	0080      	lsls	r0, r0, #2
    26d2:	4b02      	ldr	r3, [pc, #8]	; (26dc <udd_ep_get_job+0x20>)
    26d4:	1818      	adds	r0, r3, r0
	}
}
    26d6:	4770      	bx	lr
		return NULL;
    26d8:	2000      	movs	r0, #0
    26da:	e7fc      	b.n	26d6 <udd_ep_get_job+0x1a>
    26dc:	200006cc 	.word	0x200006cc

000026e0 <udd_ep_transfer_process>:
 * \brief     Endpoint Transfer Complete callback function, to do the next transfer depends on the direction(IN or OUT)
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the endpoint transfer status parameter struct from driver layer.
 */
static void udd_ep_transfer_process(struct usb_module *module_inst, void* pointer)
{
    26e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    26e2:	46d6      	mov	lr, sl
    26e4:	464f      	mov	r7, r9
    26e6:	4646      	mov	r6, r8
    26e8:	b5c0      	push	{r6, r7, lr}
    26ea:	4689      	mov	r9, r1
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;
	udd_ep_id_t ep = ep_callback_para->endpoint_address;
    26ec:	798d      	ldrb	r5, [r1, #6]

	if (ep & USB_EP_DIR_IN) {
    26ee:	b26b      	sxtb	r3, r5
    26f0:	2b00      	cmp	r3, #0
    26f2:	db26      	blt.n	2742 <udd_ep_transfer_process+0x62>
	ptr_job = udd_ep_get_job(ep);
    26f4:	0028      	movs	r0, r5
    26f6:	4b5e      	ldr	r3, [pc, #376]	; (2870 <udd_ep_transfer_process+0x190>)
    26f8:	4798      	blx	r3
    26fa:	0004      	movs	r4, r0
	ep_num = ep & USB_EP_ADDR_MASK;
    26fc:	270f      	movs	r7, #15
    26fe:	402f      	ands	r7, r5
	ep_size = ptr_job->ep_size;
    2700:	8a03      	ldrh	r3, [r0, #16]
    2702:	4698      	mov	r8, r3
	nb_trans = ep_callback_para->received_bytes;
    2704:	464b      	mov	r3, r9
    2706:	881b      	ldrh	r3, [r3, #0]
    2708:	469a      	mov	sl, r3
	if (ptr_job->b_use_out_cache_buffer) {
    270a:	7c83      	ldrb	r3, [r0, #18]
    270c:	075b      	lsls	r3, r3, #29
    270e:	d46a      	bmi.n	27e6 <udd_ep_transfer_process+0x106>
	ptr_job->nb_trans += nb_trans;
    2710:	68e3      	ldr	r3, [r4, #12]
    2712:	4453      	add	r3, sl
    2714:	001e      	movs	r6, r3
    2716:	60e3      	str	r3, [r4, #12]
	if (ptr_job->nb_trans > ptr_job->buf_size) {
    2718:	68a3      	ldr	r3, [r4, #8]
    271a:	429e      	cmp	r6, r3
    271c:	d800      	bhi.n	2720 <udd_ep_transfer_process+0x40>
    271e:	e074      	b.n	280a <udd_ep_transfer_process+0x12a>
		ptr_job->nb_trans = ptr_job->buf_size;
    2720:	60e3      	str	r3, [r4, #12]
	ptr_job->busy = false;
    2722:	7ca3      	ldrb	r3, [r4, #18]
    2724:	2201      	movs	r2, #1
    2726:	4393      	bics	r3, r2
    2728:	74a3      	strb	r3, [r4, #18]
	if (NULL != ptr_job->call_trans) {
    272a:	6823      	ldr	r3, [r4, #0]
    272c:	2b00      	cmp	r3, #0
    272e:	d003      	beq.n	2738 <udd_ep_transfer_process+0x58>
		ptr_job->call_trans(UDD_EP_TRANSFER_OK, ptr_job->nb_trans, ep);
    2730:	68e1      	ldr	r1, [r4, #12]
    2732:	002a      	movs	r2, r5
    2734:	2000      	movs	r0, #0
    2736:	4798      	blx	r3
		udd_ep_trans_in_next(pointer);
	} else {
		udd_ep_trans_out_next(pointer);
	}
}
    2738:	bc1c      	pop	{r2, r3, r4}
    273a:	4690      	mov	r8, r2
    273c:	4699      	mov	r9, r3
    273e:	46a2      	mov	sl, r4
    2740:	bdf0      	pop	{r4, r5, r6, r7, pc}
	ptr_job = udd_ep_get_job(ep);
    2742:	0028      	movs	r0, r5
    2744:	4b4a      	ldr	r3, [pc, #296]	; (2870 <udd_ep_transfer_process+0x190>)
    2746:	4798      	blx	r3
    2748:	0004      	movs	r4, r0
	ep_num = ep & USB_EP_ADDR_MASK;
    274a:	270f      	movs	r7, #15
    274c:	402f      	ands	r7, r5
	ep_size = ptr_job->ep_size;
    274e:	8a03      	ldrh	r3, [r0, #16]
    2750:	4698      	mov	r8, r3
	ptr_job->nb_trans += nb_trans;
    2752:	464b      	mov	r3, r9
    2754:	885e      	ldrh	r6, [r3, #2]
    2756:	68c3      	ldr	r3, [r0, #12]
    2758:	469c      	mov	ip, r3
    275a:	4466      	add	r6, ip
    275c:	60c6      	str	r6, [r0, #12]
	if (ptr_job->nb_trans != ptr_job->buf_size) {
    275e:	6881      	ldr	r1, [r0, #8]
    2760:	428e      	cmp	r6, r1
    2762:	d025      	beq.n	27b0 <udd_ep_transfer_process+0xd0>
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
    2764:	1b8d      	subs	r5, r1, r6
    2766:	b2ad      	uxth	r5, r5
		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    2768:	4b42      	ldr	r3, [pc, #264]	; (2874 <udd_ep_transfer_process+0x194>)
    276a:	429d      	cmp	r5, r3
    276c:	d906      	bls.n	277c <udd_ep_transfer_process+0x9c>
			next_trans = UDD_ENDPOINT_MAX_TRANS -(UDD_ENDPOINT_MAX_TRANS % ep_size);
    276e:	001d      	movs	r5, r3
    2770:	4641      	mov	r1, r8
    2772:	0018      	movs	r0, r3
    2774:	4b40      	ldr	r3, [pc, #256]	; (2878 <udd_ep_transfer_process+0x198>)
    2776:	4798      	blx	r3
    2778:	1a6d      	subs	r5, r5, r1
    277a:	b2ad      	uxth	r5, r5
		ptr_job->b_shortpacket = ptr_job->b_shortpacket && (0 == (next_trans % ep_size));
    277c:	7ca2      	ldrb	r2, [r4, #18]
    277e:	2300      	movs	r3, #0
    2780:	0792      	lsls	r2, r2, #30
    2782:	d507      	bpl.n	2794 <udd_ep_transfer_process+0xb4>
    2784:	4641      	mov	r1, r8
    2786:	0028      	movs	r0, r5
    2788:	4b3c      	ldr	r3, [pc, #240]	; (287c <udd_ep_transfer_process+0x19c>)
    278a:	4798      	blx	r3
    278c:	b289      	uxth	r1, r1
    278e:	424b      	negs	r3, r1
    2790:	414b      	adcs	r3, r1
    2792:	b2db      	uxtb	r3, r3
    2794:	005b      	lsls	r3, r3, #1
    2796:	7ca2      	ldrb	r2, [r4, #18]
    2798:	2102      	movs	r1, #2
    279a:	438a      	bics	r2, r1
    279c:	4313      	orrs	r3, r2
    279e:	74a3      	strb	r3, [r4, #18]
		usb_device_endpoint_write_buffer_job(&usb_device,ep_num,&ptr_job->buf[ptr_job->nb_trans],next_trans);
    27a0:	6862      	ldr	r2, [r4, #4]
    27a2:	1992      	adds	r2, r2, r6
    27a4:	002b      	movs	r3, r5
    27a6:	0039      	movs	r1, r7
    27a8:	4835      	ldr	r0, [pc, #212]	; (2880 <udd_ep_transfer_process+0x1a0>)
    27aa:	4c36      	ldr	r4, [pc, #216]	; (2884 <udd_ep_transfer_process+0x1a4>)
    27ac:	47a0      	blx	r4
    27ae:	e7c3      	b.n	2738 <udd_ep_transfer_process+0x58>
	if (ptr_job->b_shortpacket) {
    27b0:	7c83      	ldrb	r3, [r0, #18]
    27b2:	079b      	lsls	r3, r3, #30
    27b4:	d40b      	bmi.n	27ce <udd_ep_transfer_process+0xee>
	ptr_job->busy = false;
    27b6:	7c83      	ldrb	r3, [r0, #18]
    27b8:	2201      	movs	r2, #1
    27ba:	4393      	bics	r3, r2
    27bc:	7483      	strb	r3, [r0, #18]
	if (NULL != ptr_job->call_trans) {
    27be:	6803      	ldr	r3, [r0, #0]
    27c0:	2b00      	cmp	r3, #0
    27c2:	d0b9      	beq.n	2738 <udd_ep_transfer_process+0x58>
		ptr_job->call_trans(UDD_EP_TRANSFER_OK, ptr_job->nb_trans, ep);
    27c4:	002a      	movs	r2, r5
    27c6:	0031      	movs	r1, r6
    27c8:	2000      	movs	r0, #0
    27ca:	4798      	blx	r3
    27cc:	e7b4      	b.n	2738 <udd_ep_transfer_process+0x58>
		ptr_job->b_shortpacket = false;
    27ce:	7c83      	ldrb	r3, [r0, #18]
    27d0:	2202      	movs	r2, #2
    27d2:	4393      	bics	r3, r2
    27d4:	7483      	strb	r3, [r0, #18]
		usb_device_endpoint_write_buffer_job(&usb_device,ep_num,&ptr_job->buf[ptr_job->nb_trans],0);
    27d6:	6842      	ldr	r2, [r0, #4]
    27d8:	1992      	adds	r2, r2, r6
    27da:	2300      	movs	r3, #0
    27dc:	0039      	movs	r1, r7
    27de:	4828      	ldr	r0, [pc, #160]	; (2880 <udd_ep_transfer_process+0x1a0>)
    27e0:	4c28      	ldr	r4, [pc, #160]	; (2884 <udd_ep_transfer_process+0x1a4>)
    27e2:	47a0      	blx	r4
    27e4:	e7a8      	b.n	2738 <udd_ep_transfer_process+0x58>
		memcpy(&ptr_job->buf[ptr_job->nb_trans], udd_ep_out_cache_buffer[ep_num - 1], ptr_job->buf_size % ep_size);
    27e6:	6843      	ldr	r3, [r0, #4]
    27e8:	68c2      	ldr	r2, [r0, #12]
    27ea:	4694      	mov	ip, r2
    27ec:	4463      	add	r3, ip
    27ee:	001e      	movs	r6, r3
    27f0:	4641      	mov	r1, r8
    27f2:	6880      	ldr	r0, [r0, #8]
    27f4:	4b21      	ldr	r3, [pc, #132]	; (287c <udd_ep_transfer_process+0x19c>)
    27f6:	4798      	blx	r3
    27f8:	000a      	movs	r2, r1
    27fa:	1e7b      	subs	r3, r7, #1
    27fc:	019b      	lsls	r3, r3, #6
    27fe:	4922      	ldr	r1, [pc, #136]	; (2888 <udd_ep_transfer_process+0x1a8>)
    2800:	1859      	adds	r1, r3, r1
    2802:	0030      	movs	r0, r6
    2804:	4b21      	ldr	r3, [pc, #132]	; (288c <udd_ep_transfer_process+0x1ac>)
    2806:	4798      	blx	r3
    2808:	e782      	b.n	2710 <udd_ep_transfer_process+0x30>
	if ((nb_trans == ep_callback_para->out_buffer_size) && (ptr_job->nb_trans != ptr_job->buf_size)) {
    280a:	464a      	mov	r2, r9
    280c:	8892      	ldrh	r2, [r2, #4]
    280e:	4552      	cmp	r2, sl
    2810:	d000      	beq.n	2814 <udd_ep_transfer_process+0x134>
    2812:	e786      	b.n	2722 <udd_ep_transfer_process+0x42>
    2814:	429e      	cmp	r6, r3
    2816:	d100      	bne.n	281a <udd_ep_transfer_process+0x13a>
    2818:	e783      	b.n	2722 <udd_ep_transfer_process+0x42>
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
    281a:	1b9b      	subs	r3, r3, r6
    281c:	b29d      	uxth	r5, r3
		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    281e:	4b15      	ldr	r3, [pc, #84]	; (2874 <udd_ep_transfer_process+0x194>)
    2820:	429d      	cmp	r5, r3
    2822:	d916      	bls.n	2852 <udd_ep_transfer_process+0x172>
		next_trans = UDD_ENDPOINT_MAX_TRANS - (UDD_ENDPOINT_MAX_TRANS % ep_size);
    2824:	001d      	movs	r5, r3
    2826:	4641      	mov	r1, r8
    2828:	0018      	movs	r0, r3
    282a:	4b13      	ldr	r3, [pc, #76]	; (2878 <udd_ep_transfer_process+0x198>)
    282c:	4798      	blx	r3
    282e:	1a6b      	subs	r3, r5, r1
    2830:	b29b      	uxth	r3, r3
		if (next_trans < ep_size) {
    2832:	4598      	cmp	r8, r3
    2834:	d914      	bls.n	2860 <udd_ep_transfer_process+0x180>
			ptr_job->b_use_out_cache_buffer = true;
    2836:	7ca3      	ldrb	r3, [r4, #18]
    2838:	2204      	movs	r2, #4
    283a:	4313      	orrs	r3, r2
    283c:	74a3      	strb	r3, [r4, #18]
			usb_device_endpoint_read_buffer_job(&usb_device,ep_num,udd_ep_out_cache_buffer[ep_num - 1],ep_size);
    283e:	1e7a      	subs	r2, r7, #1
    2840:	0192      	lsls	r2, r2, #6
    2842:	4b11      	ldr	r3, [pc, #68]	; (2888 <udd_ep_transfer_process+0x1a8>)
    2844:	18d2      	adds	r2, r2, r3
    2846:	4643      	mov	r3, r8
    2848:	0039      	movs	r1, r7
    284a:	480d      	ldr	r0, [pc, #52]	; (2880 <udd_ep_transfer_process+0x1a0>)
    284c:	4c10      	ldr	r4, [pc, #64]	; (2890 <udd_ep_transfer_process+0x1b0>)
    284e:	47a0      	blx	r4
    2850:	e772      	b.n	2738 <udd_ep_transfer_process+0x58>
			next_trans -= next_trans % ep_size;
    2852:	4641      	mov	r1, r8
    2854:	0028      	movs	r0, r5
    2856:	4b09      	ldr	r3, [pc, #36]	; (287c <udd_ep_transfer_process+0x19c>)
    2858:	4798      	blx	r3
    285a:	1a6b      	subs	r3, r5, r1
    285c:	b29b      	uxth	r3, r3
    285e:	e7e8      	b.n	2832 <udd_ep_transfer_process+0x152>
			usb_device_endpoint_read_buffer_job(&usb_device,ep_num,&ptr_job->buf[ptr_job->nb_trans],next_trans);
    2860:	6862      	ldr	r2, [r4, #4]
    2862:	1992      	adds	r2, r2, r6
    2864:	0039      	movs	r1, r7
    2866:	4806      	ldr	r0, [pc, #24]	; (2880 <udd_ep_transfer_process+0x1a0>)
    2868:	4c09      	ldr	r4, [pc, #36]	; (2890 <udd_ep_transfer_process+0x1b0>)
    286a:	47a0      	blx	r4
    286c:	e764      	b.n	2738 <udd_ep_transfer_process+0x58>
    286e:	46c0      	nop			; (mov r8, r8)
    2870:	000026bd 	.word	0x000026bd
    2874:	00001fff 	.word	0x00001fff
    2878:	00005075 	.word	0x00005075
    287c:	00004ea1 	.word	0x00004ea1
    2880:	20000884 	.word	0x20000884
    2884:	000038ad 	.word	0x000038ad
    2888:	200007c4 	.word	0x200007c4
    288c:	0000515d 	.word	0x0000515d
    2890:	00003901 	.word	0x00003901

00002894 <udd_ctrl_stall_data>:

/**
 * \brief Control Endpoint stall sending data
 */
static void udd_ctrl_stall_data(void)
{
    2894:	b510      	push	{r4, lr}
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    2896:	2205      	movs	r2, #5
    2898:	4b05      	ldr	r3, [pc, #20]	; (28b0 <udd_ctrl_stall_data+0x1c>)
    289a:	701a      	strb	r2, [r3, #0]

	usb_device_endpoint_set_halt(&usb_device, USB_EP_DIR_IN);
    289c:	4c05      	ldr	r4, [pc, #20]	; (28b4 <udd_ctrl_stall_data+0x20>)
    289e:	2180      	movs	r1, #128	; 0x80
    28a0:	0020      	movs	r0, r4
    28a2:	4b05      	ldr	r3, [pc, #20]	; (28b8 <udd_ctrl_stall_data+0x24>)
    28a4:	4798      	blx	r3
	usb_device_endpoint_clear_halt(&usb_device, USB_EP_DIR_OUT);
    28a6:	2100      	movs	r1, #0
    28a8:	0020      	movs	r0, r4
    28aa:	4b04      	ldr	r3, [pc, #16]	; (28bc <udd_ctrl_stall_data+0x28>)
    28ac:	4798      	blx	r3
}
    28ae:	bd10      	pop	{r4, pc}
    28b0:	200006ca 	.word	0x200006ca
    28b4:	20000884 	.word	0x20000884
    28b8:	00003801 	.word	0x00003801
    28bc:	00003827 	.word	0x00003827

000028c0 <_usb_on_wakeup>:
 * \brief Control endpoint Wakeup callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the callback parameter from driver layer.
 */
static void _usb_on_wakeup(struct usb_module *module_inst, void *pointer)
{
    28c0:	b570      	push	{r4, r5, r6, lr}
		if (!(OSCCTRL->DFLLCTRL.reg & OSCCTRL_DFLLCTRL_USBCRM)) {
    28c2:	4b13      	ldr	r3, [pc, #76]	; (2910 <_usb_on_wakeup+0x50>)
    28c4:	8b1b      	ldrh	r3, [r3, #24]
    28c6:	069b      	lsls	r3, r3, #26
    28c8:	d41b      	bmi.n	2902 <_usb_on_wakeup+0x42>
			while((OSCCTRL->STATUS.reg & DFLL_READY_FLAG) != DFLL_READY_FLAG);
    28ca:	4911      	ldr	r1, [pc, #68]	; (2910 <_usb_on_wakeup+0x50>)
    28cc:	22d0      	movs	r2, #208	; 0xd0
    28ce:	0112      	lsls	r2, r2, #4
    28d0:	68cb      	ldr	r3, [r1, #12]
    28d2:	4013      	ands	r3, r2
    28d4:	4293      	cmp	r3, r2
    28d6:	d1fb      	bne.n	28d0 <_usb_on_wakeup+0x10>
	udd_wait_clock_ready();

	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    28d8:	4c0e      	ldr	r4, [pc, #56]	; (2914 <_usb_on_wakeup+0x54>)
    28da:	2102      	movs	r1, #2
    28dc:	0020      	movs	r0, r4
    28de:	4b0e      	ldr	r3, [pc, #56]	; (2918 <_usb_on_wakeup+0x58>)
    28e0:	4798      	blx	r3
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    28e2:	2104      	movs	r1, #4
    28e4:	0020      	movs	r0, r4
    28e6:	4d0d      	ldr	r5, [pc, #52]	; (291c <_usb_on_wakeup+0x5c>)
    28e8:	47a8      	blx	r5
#ifdef  USB_DEVICE_LPM_SUPPORT
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP, _usb_device_lpm_suspend);
    28ea:	4a0d      	ldr	r2, [pc, #52]	; (2920 <_usb_on_wakeup+0x60>)
    28ec:	2106      	movs	r1, #6
    28ee:	0020      	movs	r0, r4
    28f0:	4b0c      	ldr	r3, [pc, #48]	; (2924 <_usb_on_wakeup+0x64>)
    28f2:	4798      	blx	r3
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP);
    28f4:	2106      	movs	r1, #6
    28f6:	0020      	movs	r0, r4
    28f8:	47a8      	blx	r5
#endif
	udd_sleep_mode(UDD_STATE_IDLE);
    28fa:	2003      	movs	r0, #3
    28fc:	4b0a      	ldr	r3, [pc, #40]	; (2928 <_usb_on_wakeup+0x68>)
    28fe:	4798      	blx	r3
#ifdef UDC_RESUME_EVENT
	UDC_RESUME_EVENT();
#endif
}
    2900:	bd70      	pop	{r4, r5, r6, pc}
			while((OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY);
    2902:	4903      	ldr	r1, [pc, #12]	; (2910 <_usb_on_wakeup+0x50>)
    2904:	2280      	movs	r2, #128	; 0x80
    2906:	0052      	lsls	r2, r2, #1
    2908:	68cb      	ldr	r3, [r1, #12]
    290a:	4213      	tst	r3, r2
    290c:	d0fc      	beq.n	2908 <_usb_on_wakeup+0x48>
    290e:	e7e3      	b.n	28d8 <_usb_on_wakeup+0x18>
    2910:	40000c00 	.word	0x40000c00
    2914:	20000884 	.word	0x20000884
    2918:	00003341 	.word	0x00003341
    291c:	00003321 	.word	0x00003321
    2920:	00002959 	.word	0x00002959
    2924:	000032fd 	.word	0x000032fd
    2928:	00002601 	.word	0x00002601

0000292c <_usb_on_suspend>:
{
    292c:	b510      	push	{r4, lr}
	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    292e:	4c06      	ldr	r4, [pc, #24]	; (2948 <_usb_on_suspend+0x1c>)
    2930:	2104      	movs	r1, #4
    2932:	0020      	movs	r0, r4
    2934:	4b05      	ldr	r3, [pc, #20]	; (294c <_usb_on_suspend+0x20>)
    2936:	4798      	blx	r3
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    2938:	2102      	movs	r1, #2
    293a:	0020      	movs	r0, r4
    293c:	4b04      	ldr	r3, [pc, #16]	; (2950 <_usb_on_suspend+0x24>)
    293e:	4798      	blx	r3
	udd_sleep_mode(UDD_STATE_SUSPEND);
    2940:	2001      	movs	r0, #1
    2942:	4b04      	ldr	r3, [pc, #16]	; (2954 <_usb_on_suspend+0x28>)
    2944:	4798      	blx	r3
}
    2946:	bd10      	pop	{r4, pc}
    2948:	20000884 	.word	0x20000884
    294c:	00003341 	.word	0x00003341
    2950:	00003321 	.word	0x00003321
    2954:	00002601 	.word	0x00002601

00002958 <_usb_device_lpm_suspend>:
{
    2958:	b570      	push	{r4, r5, r6, lr}
    295a:	000e      	movs	r6, r1
	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP);
    295c:	4c0e      	ldr	r4, [pc, #56]	; (2998 <_usb_device_lpm_suspend+0x40>)
    295e:	2106      	movs	r1, #6
    2960:	0020      	movs	r0, r4
    2962:	4d0e      	ldr	r5, [pc, #56]	; (299c <_usb_device_lpm_suspend+0x44>)
    2964:	47a8      	blx	r5
	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    2966:	2104      	movs	r1, #4
    2968:	0020      	movs	r0, r4
    296a:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    296c:	2102      	movs	r1, #2
    296e:	0020      	movs	r0, r4
    2970:	4b0b      	ldr	r3, [pc, #44]	; (29a0 <_usb_device_lpm_suspend+0x48>)
    2972:	4798      	blx	r3
	udd_sleep_mode(UDD_STATE_SUSPEND_LPM);  // Enter in LPM SUSPEND mode
    2974:	2002      	movs	r0, #2
    2976:	4b0b      	ldr	r3, [pc, #44]	; (29a4 <_usb_device_lpm_suspend+0x4c>)
    2978:	4798      	blx	r3
	if ((*lpm_wakeup_enable)) {
    297a:	6833      	ldr	r3, [r6, #0]
    297c:	2b00      	cmp	r3, #0
    297e:	d104      	bne.n	298a <_usb_device_lpm_suspend+0x32>
		UDC_REMOTEWAKEUP_LPM_DISABLE();
    2980:	4b09      	ldr	r3, [pc, #36]	; (29a8 <_usb_device_lpm_suspend+0x50>)
    2982:	4798      	blx	r3
	UDC_SUSPEND_LPM_EVENT();
    2984:	4b09      	ldr	r3, [pc, #36]	; (29ac <_usb_device_lpm_suspend+0x54>)
    2986:	4798      	blx	r3
}
    2988:	bd70      	pop	{r4, r5, r6, pc}
		UDC_REMOTEWAKEUP_LPM_ENABLE();
    298a:	4b09      	ldr	r3, [pc, #36]	; (29b0 <_usb_device_lpm_suspend+0x58>)
    298c:	4798      	blx	r3
	if (!(*lpm_wakeup_enable)) {
    298e:	6833      	ldr	r3, [r6, #0]
    2990:	2b00      	cmp	r3, #0
    2992:	d1f7      	bne.n	2984 <_usb_device_lpm_suspend+0x2c>
    2994:	e7f4      	b.n	2980 <_usb_device_lpm_suspend+0x28>
    2996:	46c0      	nop			; (mov r8, r8)
    2998:	20000884 	.word	0x20000884
    299c:	00003341 	.word	0x00003341
    29a0:	00003321 	.word	0x00003321
    29a4:	00002601 	.word	0x00002601
    29a8:	0000439b 	.word	0x0000439b
    29ac:	00004399 	.word	0x00004399
    29b0:	0000439d 	.word	0x0000439d

000029b4 <_usb_on_bus_reset>:
{
    29b4:	b530      	push	{r4, r5, lr}
    29b6:	b083      	sub	sp, #12
    29b8:	0004      	movs	r4, r0
	udc_reset();
    29ba:	4b1e      	ldr	r3, [pc, #120]	; (2a34 <_usb_on_bus_reset+0x80>)
    29bc:	4798      	blx	r3
 * \param module_inst Pointer to USB device module instance
 * \param address     USB device address value
 */
static inline void usb_device_set_address(struct usb_module *module_inst, uint8_t address)
{
	module_inst->hw->DEVICE.DADD.reg = USB_DEVICE_DADD_ADDEN | address;
    29be:	2380      	movs	r3, #128	; 0x80
    29c0:	6822      	ldr	r2, [r4, #0]
    29c2:	7293      	strb	r3, [r2, #10]
	 usb_device_endpoint_get_config_defaults(&config_ep0);
    29c4:	ad01      	add	r5, sp, #4
    29c6:	0028      	movs	r0, r5
    29c8:	4b1b      	ldr	r3, [pc, #108]	; (2a38 <_usb_on_bus_reset+0x84>)
    29ca:	4798      	blx	r3
	 config_ep0.ep_size = (enum usb_endpoint_size)(32 - clz(((uint32_t)Min(Max(USB_DEVICE_EP_CTRL_SIZE, 8), 1024) << 1) - 1) - 1 - 3);
    29cc:	2303      	movs	r3, #3
    29ce:	706b      	strb	r3, [r5, #1]
	 usb_device_endpoint_set_config(module_inst,&config_ep0);
    29d0:	0029      	movs	r1, r5
    29d2:	0020      	movs	r0, r4
    29d4:	4b19      	ldr	r3, [pc, #100]	; (2a3c <_usb_on_bus_reset+0x88>)
    29d6:	4798      	blx	r3
	 usb_device_endpoint_setup_buffer_job(module_inst,udd_ctrl_buffer);
    29d8:	4919      	ldr	r1, [pc, #100]	; (2a40 <_usb_on_bus_reset+0x8c>)
    29da:	0020      	movs	r0, r4
    29dc:	4b19      	ldr	r3, [pc, #100]	; (2a44 <_usb_on_bus_reset+0x90>)
    29de:	4798      	blx	r3
	 usb_device_endpoint_register_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_RXSTP, _usb_ep0_on_setup );
    29e0:	4b19      	ldr	r3, [pc, #100]	; (2a48 <_usb_on_bus_reset+0x94>)
    29e2:	2202      	movs	r2, #2
    29e4:	2100      	movs	r1, #0
    29e6:	0020      	movs	r0, r4
    29e8:	4d18      	ldr	r5, [pc, #96]	; (2a4c <_usb_on_bus_reset+0x98>)
    29ea:	47a8      	blx	r5
	 usb_device_endpoint_register_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT,_usb_ep0_on_tansfer_ok );
    29ec:	4b18      	ldr	r3, [pc, #96]	; (2a50 <_usb_on_bus_reset+0x9c>)
    29ee:	2200      	movs	r2, #0
    29f0:	2100      	movs	r1, #0
    29f2:	0020      	movs	r0, r4
    29f4:	47a8      	blx	r5
	 usb_device_endpoint_register_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL,_usb_ep0_on_tansfer_fail );
    29f6:	4b17      	ldr	r3, [pc, #92]	; (2a54 <_usb_on_bus_reset+0xa0>)
    29f8:	2201      	movs	r2, #1
    29fa:	2100      	movs	r1, #0
    29fc:	0020      	movs	r0, r4
    29fe:	47a8      	blx	r5
	 usb_device_endpoint_enable_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_RXSTP);
    2a00:	2202      	movs	r2, #2
    2a02:	2100      	movs	r1, #0
    2a04:	0020      	movs	r0, r4
    2a06:	4d14      	ldr	r5, [pc, #80]	; (2a58 <_usb_on_bus_reset+0xa4>)
    2a08:	47a8      	blx	r5
	 usb_device_endpoint_enable_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    2a0a:	2200      	movs	r2, #0
    2a0c:	2100      	movs	r1, #0
    2a0e:	0020      	movs	r0, r4
    2a10:	47a8      	blx	r5
	 usb_device_endpoint_enable_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL);
    2a12:	2201      	movs	r2, #1
    2a14:	2100      	movs	r1, #0
    2a16:	0020      	movs	r0, r4
    2a18:	47a8      	blx	r5
 * \param lpm_mode    LPM mode
 */
static inline void usb_device_set_lpm_mode(struct usb_module *module_inst,
		enum usb_device_lpm_mode lpm_mode)
{
	module_inst->hw->DEVICE.CTRLB.bit.LPMHDSK = lpm_mode;
    2a1a:	6821      	ldr	r1, [r4, #0]
    2a1c:	890b      	ldrh	r3, [r1, #8]
    2a1e:	4a0f      	ldr	r2, [pc, #60]	; (2a5c <_usb_on_bus_reset+0xa8>)
    2a20:	401a      	ands	r2, r3
    2a22:	2380      	movs	r3, #128	; 0x80
    2a24:	00db      	lsls	r3, r3, #3
    2a26:	4313      	orrs	r3, r2
    2a28:	810b      	strh	r3, [r1, #8]
	 udd_ep_control_state = UDD_EPCTRL_SETUP;
    2a2a:	2200      	movs	r2, #0
    2a2c:	4b0c      	ldr	r3, [pc, #48]	; (2a60 <_usb_on_bus_reset+0xac>)
    2a2e:	701a      	strb	r2, [r3, #0]
}
    2a30:	b003      	add	sp, #12
    2a32:	bd30      	pop	{r4, r5, pc}
    2a34:	00000cd9 	.word	0x00000cd9
    2a38:	0000354d 	.word	0x0000354d
    2a3c:	0000355d 	.word	0x0000355d
    2a40:	20000a04 	.word	0x20000a04
    2a44:	00003951 	.word	0x00003951
    2a48:	00002b9d 	.word	0x00002b9d
    2a4c:	0000335d 	.word	0x0000335d
    2a50:	00002e91 	.word	0x00002e91
    2a54:	00002aa1 	.word	0x00002aa1
    2a58:	000033ad 	.word	0x000033ad
    2a5c:	fffff3ff 	.word	0xfffff3ff
    2a60:	200006ca 	.word	0x200006ca

00002a64 <udd_ctrl_send_zlp_in>:
{
    2a64:	b510      	push	{r4, lr}
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
    2a66:	2203      	movs	r2, #3
    2a68:	4b07      	ldr	r3, [pc, #28]	; (2a88 <udd_ctrl_send_zlp_in+0x24>)
    2a6a:	701a      	strb	r2, [r3, #0]
	usb_device_endpoint_setup_buffer_job(&usb_device,udd_ctrl_buffer);
    2a6c:	4c07      	ldr	r4, [pc, #28]	; (2a8c <udd_ctrl_send_zlp_in+0x28>)
    2a6e:	4908      	ldr	r1, [pc, #32]	; (2a90 <udd_ctrl_send_zlp_in+0x2c>)
    2a70:	0020      	movs	r0, r4
    2a72:	4b08      	ldr	r3, [pc, #32]	; (2a94 <udd_ctrl_send_zlp_in+0x30>)
    2a74:	4798      	blx	r3
	usb_device_endpoint_write_buffer_job(&usb_device,0,udd_g_ctrlreq.payload,0);
    2a76:	4b08      	ldr	r3, [pc, #32]	; (2a98 <udd_ctrl_send_zlp_in+0x34>)
    2a78:	689a      	ldr	r2, [r3, #8]
    2a7a:	2300      	movs	r3, #0
    2a7c:	2100      	movs	r1, #0
    2a7e:	0020      	movs	r0, r4
    2a80:	4c06      	ldr	r4, [pc, #24]	; (2a9c <udd_ctrl_send_zlp_in+0x38>)
    2a82:	47a0      	blx	r4
}
    2a84:	bd10      	pop	{r4, pc}
    2a86:	46c0      	nop			; (mov r8, r8)
    2a88:	200006ca 	.word	0x200006ca
    2a8c:	20000884 	.word	0x20000884
    2a90:	20000a04 	.word	0x20000a04
    2a94:	00003951 	.word	0x00003951
    2a98:	200009ec 	.word	0x200009ec
    2a9c:	000038ad 	.word	0x000038ad

00002aa0 <_usb_ep0_on_tansfer_fail>:
{
    2aa0:	b510      	push	{r4, lr}
	if(ep_callback_para->endpoint_address & USB_EP_DIR_IN) {
    2aa2:	7989      	ldrb	r1, [r1, #6]
    2aa4:	b24b      	sxtb	r3, r1
    2aa6:	2b00      	cmp	r3, #0
    2aa8:	db06      	blt.n	2ab8 <_usb_ep0_on_tansfer_fail+0x18>
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    2aaa:	4b0e      	ldr	r3, [pc, #56]	; (2ae4 <_usb_ep0_on_tansfer_fail+0x44>)
    2aac:	781b      	ldrb	r3, [r3, #0]
    2aae:	2b02      	cmp	r3, #2
    2ab0:	d00f      	beq.n	2ad2 <_usb_ep0_on_tansfer_fail+0x32>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    2ab2:	2b03      	cmp	r3, #3
    2ab4:	d011      	beq.n	2ada <_usb_ep0_on_tansfer_fail+0x3a>
}
    2ab6:	bd10      	pop	{r4, pc}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    2ab8:	4b0a      	ldr	r3, [pc, #40]	; (2ae4 <_usb_ep0_on_tansfer_fail+0x44>)
    2aba:	781b      	ldrb	r3, [r3, #0]
    2abc:	2b01      	cmp	r3, #1
    2abe:	d005      	beq.n	2acc <_usb_ep0_on_tansfer_fail+0x2c>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2ac0:	2b04      	cmp	r3, #4
    2ac2:	d1f8      	bne.n	2ab6 <_usb_ep0_on_tansfer_fail+0x16>
		usb_device_endpoint_set_halt(&usb_device, ep_callback_para->endpoint_address);
    2ac4:	4808      	ldr	r0, [pc, #32]	; (2ae8 <_usb_ep0_on_tansfer_fail+0x48>)
    2ac6:	4b09      	ldr	r3, [pc, #36]	; (2aec <_usb_ep0_on_tansfer_fail+0x4c>)
    2ac8:	4798      	blx	r3
    2aca:	e7f4      	b.n	2ab6 <_usb_ep0_on_tansfer_fail+0x16>
		udd_ctrl_send_zlp_in();
    2acc:	4b08      	ldr	r3, [pc, #32]	; (2af0 <_usb_ep0_on_tansfer_fail+0x50>)
    2ace:	4798      	blx	r3
    2ad0:	e7f1      	b.n	2ab6 <_usb_ep0_on_tansfer_fail+0x16>
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2ad2:	2204      	movs	r2, #4
    2ad4:	4b03      	ldr	r3, [pc, #12]	; (2ae4 <_usb_ep0_on_tansfer_fail+0x44>)
    2ad6:	701a      	strb	r2, [r3, #0]
    2ad8:	e7ed      	b.n	2ab6 <_usb_ep0_on_tansfer_fail+0x16>
		usb_device_endpoint_set_halt(&usb_device, ep_callback_para->endpoint_address);
    2ada:	4803      	ldr	r0, [pc, #12]	; (2ae8 <_usb_ep0_on_tansfer_fail+0x48>)
    2adc:	4b03      	ldr	r3, [pc, #12]	; (2aec <_usb_ep0_on_tansfer_fail+0x4c>)
    2ade:	4798      	blx	r3
}
    2ae0:	e7e9      	b.n	2ab6 <_usb_ep0_on_tansfer_fail+0x16>
    2ae2:	46c0      	nop			; (mov r8, r8)
    2ae4:	200006ca 	.word	0x200006ca
    2ae8:	20000884 	.word	0x20000884
    2aec:	00003801 	.word	0x00003801
    2af0:	00002a65 	.word	0x00002a65

00002af4 <udd_ctrl_in_sent>:
{
    2af4:	b570      	push	{r4, r5, r6, lr}
	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    2af6:	4b20      	ldr	r3, [pc, #128]	; (2b78 <udd_ctrl_in_sent+0x84>)
    2af8:	881b      	ldrh	r3, [r3, #0]
    2afa:	4a20      	ldr	r2, [pc, #128]	; (2b7c <udd_ctrl_in_sent+0x88>)
    2afc:	8994      	ldrh	r4, [r2, #12]
    2afe:	1ae4      	subs	r4, r4, r3
    2b00:	b2a4      	uxth	r4, r4
	if (0 == nb_remain) {
    2b02:	2c00      	cmp	r4, #0
    2b04:	d118      	bne.n	2b38 <udd_ctrl_in_sent+0x44>
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    2b06:	4a1e      	ldr	r2, [pc, #120]	; (2b80 <udd_ctrl_in_sent+0x8c>)
    2b08:	8811      	ldrh	r1, [r2, #0]
    2b0a:	185b      	adds	r3, r3, r1
    2b0c:	b29b      	uxth	r3, r3
    2b0e:	8013      	strh	r3, [r2, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans) || b_shortpacket) {
    2b10:	4a1a      	ldr	r2, [pc, #104]	; (2b7c <udd_ctrl_in_sent+0x88>)
    2b12:	88d2      	ldrh	r2, [r2, #6]
    2b14:	429a      	cmp	r2, r3
    2b16:	d023      	beq.n	2b60 <udd_ctrl_in_sent+0x6c>
    2b18:	4b1a      	ldr	r3, [pc, #104]	; (2b84 <udd_ctrl_in_sent+0x90>)
    2b1a:	781b      	ldrb	r3, [r3, #0]
    2b1c:	2b00      	cmp	r3, #0
    2b1e:	d11f      	bne.n	2b60 <udd_ctrl_in_sent+0x6c>
		if ((!udd_g_ctrlreq.over_under_run) || (!udd_g_ctrlreq.over_under_run())) {
    2b20:	4b16      	ldr	r3, [pc, #88]	; (2b7c <udd_ctrl_in_sent+0x88>)
    2b22:	695b      	ldr	r3, [r3, #20]
    2b24:	2b00      	cmp	r3, #0
    2b26:	d023      	beq.n	2b70 <udd_ctrl_in_sent+0x7c>
    2b28:	4798      	blx	r3
    2b2a:	2800      	cmp	r0, #0
    2b2c:	d020      	beq.n	2b70 <udd_ctrl_in_sent+0x7c>
			udd_ctrl_payload_nb_trans = 0;
    2b2e:	2200      	movs	r2, #0
    2b30:	4b11      	ldr	r3, [pc, #68]	; (2b78 <udd_ctrl_in_sent+0x84>)
    2b32:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
    2b34:	4b11      	ldr	r3, [pc, #68]	; (2b7c <udd_ctrl_in_sent+0x88>)
    2b36:	899c      	ldrh	r4, [r3, #12]
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
    2b38:	2c3f      	cmp	r4, #63	; 0x3f
    2b3a:	d919      	bls.n	2b70 <udd_ctrl_in_sent+0x7c>
		b_shortpacket = false;
    2b3c:	2200      	movs	r2, #0
    2b3e:	4b11      	ldr	r3, [pc, #68]	; (2b84 <udd_ctrl_in_sent+0x90>)
    2b40:	701a      	strb	r2, [r3, #0]
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
    2b42:	2440      	movs	r4, #64	; 0x40
	usb_device_endpoint_write_buffer_job(&usb_device,0,udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans,nb_remain);
    2b44:	4d0c      	ldr	r5, [pc, #48]	; (2b78 <udd_ctrl_in_sent+0x84>)
    2b46:	882b      	ldrh	r3, [r5, #0]
    2b48:	4a0c      	ldr	r2, [pc, #48]	; (2b7c <udd_ctrl_in_sent+0x88>)
    2b4a:	6892      	ldr	r2, [r2, #8]
    2b4c:	18d2      	adds	r2, r2, r3
    2b4e:	0023      	movs	r3, r4
    2b50:	2100      	movs	r1, #0
    2b52:	480d      	ldr	r0, [pc, #52]	; (2b88 <udd_ctrl_in_sent+0x94>)
    2b54:	4e0d      	ldr	r6, [pc, #52]	; (2b8c <udd_ctrl_in_sent+0x98>)
    2b56:	47b0      	blx	r6
	udd_ctrl_payload_nb_trans += nb_remain;
    2b58:	882b      	ldrh	r3, [r5, #0]
    2b5a:	18e4      	adds	r4, r4, r3
    2b5c:	802c      	strh	r4, [r5, #0]
}
    2b5e:	bd70      	pop	{r4, r5, r6, pc}
			udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2b60:	2204      	movs	r2, #4
    2b62:	4b0b      	ldr	r3, [pc, #44]	; (2b90 <udd_ctrl_in_sent+0x9c>)
    2b64:	701a      	strb	r2, [r3, #0]
			usb_device_endpoint_setup_buffer_job(&usb_device,udd_ctrl_buffer);
    2b66:	490b      	ldr	r1, [pc, #44]	; (2b94 <udd_ctrl_in_sent+0xa0>)
    2b68:	4807      	ldr	r0, [pc, #28]	; (2b88 <udd_ctrl_in_sent+0x94>)
    2b6a:	4b0b      	ldr	r3, [pc, #44]	; (2b98 <udd_ctrl_in_sent+0xa4>)
    2b6c:	4798      	blx	r3
			return;
    2b6e:	e7f6      	b.n	2b5e <udd_ctrl_in_sent+0x6a>
		b_shortpacket = true;
    2b70:	2201      	movs	r2, #1
    2b72:	4b04      	ldr	r3, [pc, #16]	; (2b84 <udd_ctrl_in_sent+0x90>)
    2b74:	701a      	strb	r2, [r3, #0]
    2b76:	e7e5      	b.n	2b44 <udd_ctrl_in_sent+0x50>
    2b78:	200006c6 	.word	0x200006c6
    2b7c:	200009ec 	.word	0x200009ec
    2b80:	200006c8 	.word	0x200006c8
    2b84:	200006c4 	.word	0x200006c4
    2b88:	20000884 	.word	0x20000884
    2b8c:	000038ad 	.word	0x000038ad
    2b90:	200006ca 	.word	0x200006ca
    2b94:	20000a04 	.word	0x20000a04
    2b98:	00003951 	.word	0x00003951

00002b9c <_usb_ep0_on_setup>:
{
    2b9c:	b510      	push	{r4, lr}
    2b9e:	000c      	movs	r4, r1
	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
    2ba0:	4b2c      	ldr	r3, [pc, #176]	; (2c54 <_usb_ep0_on_setup+0xb8>)
    2ba2:	781b      	ldrb	r3, [r3, #0]
    2ba4:	2b00      	cmp	r3, #0
    2ba6:	d007      	beq.n	2bb8 <_usb_ep0_on_setup+0x1c>
		if (NULL != udd_g_ctrlreq.callback) {
    2ba8:	4b2b      	ldr	r3, [pc, #172]	; (2c58 <_usb_ep0_on_setup+0xbc>)
    2baa:	691b      	ldr	r3, [r3, #16]
    2bac:	2b00      	cmp	r3, #0
    2bae:	d000      	beq.n	2bb2 <_usb_ep0_on_setup+0x16>
			udd_g_ctrlreq.callback();
    2bb0:	4798      	blx	r3
		udd_ep_control_state = UDD_EPCTRL_SETUP;
    2bb2:	2200      	movs	r2, #0
    2bb4:	4b27      	ldr	r3, [pc, #156]	; (2c54 <_usb_ep0_on_setup+0xb8>)
    2bb6:	701a      	strb	r2, [r3, #0]
	if ( 8 != ep_callback_para->received_bytes) {
    2bb8:	8823      	ldrh	r3, [r4, #0]
    2bba:	2b08      	cmp	r3, #8
    2bbc:	d002      	beq.n	2bc4 <_usb_ep0_on_setup+0x28>
		udd_ctrl_stall_data();
    2bbe:	4b27      	ldr	r3, [pc, #156]	; (2c5c <_usb_ep0_on_setup+0xc0>)
    2bc0:	4798      	blx	r3
}
    2bc2:	bd10      	pop	{r4, pc}
	udd_g_ctrlreq.req.bmRequestType = udd_ctrl_buffer[0];
    2bc4:	4a24      	ldr	r2, [pc, #144]	; (2c58 <_usb_ep0_on_setup+0xbc>)
    2bc6:	4b26      	ldr	r3, [pc, #152]	; (2c60 <_usb_ep0_on_setup+0xc4>)
    2bc8:	7819      	ldrb	r1, [r3, #0]
    2bca:	7011      	strb	r1, [r2, #0]
	udd_g_ctrlreq.req.bRequest = udd_ctrl_buffer[1];
    2bcc:	7859      	ldrb	r1, [r3, #1]
    2bce:	7051      	strb	r1, [r2, #1]
	udd_g_ctrlreq.req.wValue = ((uint16_t)(udd_ctrl_buffer[3]) << 8) + udd_ctrl_buffer[2];
    2bd0:	78d8      	ldrb	r0, [r3, #3]
    2bd2:	0200      	lsls	r0, r0, #8
    2bd4:	7899      	ldrb	r1, [r3, #2]
    2bd6:	1809      	adds	r1, r1, r0
    2bd8:	8051      	strh	r1, [r2, #2]
	udd_g_ctrlreq.req.wIndex = ((uint16_t)(udd_ctrl_buffer[5]) << 8) + udd_ctrl_buffer[4];
    2bda:	7958      	ldrb	r0, [r3, #5]
    2bdc:	0200      	lsls	r0, r0, #8
    2bde:	7919      	ldrb	r1, [r3, #4]
    2be0:	1809      	adds	r1, r1, r0
    2be2:	8091      	strh	r1, [r2, #4]
	udd_g_ctrlreq.req.wLength = ((uint16_t)(udd_ctrl_buffer[7]) << 8) + udd_ctrl_buffer[6];
    2be4:	79d9      	ldrb	r1, [r3, #7]
    2be6:	0209      	lsls	r1, r1, #8
    2be8:	799b      	ldrb	r3, [r3, #6]
    2bea:	185b      	adds	r3, r3, r1
    2bec:	80d3      	strh	r3, [r2, #6]
		if (false == udc_process_setup()) {
    2bee:	4b1d      	ldr	r3, [pc, #116]	; (2c64 <_usb_ep0_on_setup+0xc8>)
    2bf0:	4798      	blx	r3
    2bf2:	2800      	cmp	r0, #0
    2bf4:	d016      	beq.n	2c24 <_usb_ep0_on_setup+0x88>
		} else if (Udd_setup_is_in()) {
    2bf6:	4b18      	ldr	r3, [pc, #96]	; (2c58 <_usb_ep0_on_setup+0xbc>)
    2bf8:	781b      	ldrb	r3, [r3, #0]
    2bfa:	2b7f      	cmp	r3, #127	; 0x7f
    2bfc:	d815      	bhi.n	2c2a <_usb_ep0_on_setup+0x8e>
			if(0 == udd_g_ctrlreq.req.wLength) {
    2bfe:	4b16      	ldr	r3, [pc, #88]	; (2c58 <_usb_ep0_on_setup+0xbc>)
    2c00:	88db      	ldrh	r3, [r3, #6]
    2c02:	2b00      	cmp	r3, #0
    2c04:	d022      	beq.n	2c4c <_usb_ep0_on_setup+0xb0>
				udd_ctrl_prev_payload_nb_trans = 0;
    2c06:	2300      	movs	r3, #0
    2c08:	4a17      	ldr	r2, [pc, #92]	; (2c68 <_usb_ep0_on_setup+0xcc>)
    2c0a:	8013      	strh	r3, [r2, #0]
				udd_ctrl_payload_nb_trans = 0;
    2c0c:	4a17      	ldr	r2, [pc, #92]	; (2c6c <_usb_ep0_on_setup+0xd0>)
    2c0e:	8013      	strh	r3, [r2, #0]
				udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
    2c10:	2201      	movs	r2, #1
    2c12:	4b10      	ldr	r3, [pc, #64]	; (2c54 <_usb_ep0_on_setup+0xb8>)
    2c14:	701a      	strb	r2, [r3, #0]
				usb_device_endpoint_read_buffer_job(&usb_device,0,udd_ctrl_buffer,USB_DEVICE_EP_CTRL_SIZE);
    2c16:	2340      	movs	r3, #64	; 0x40
    2c18:	4a11      	ldr	r2, [pc, #68]	; (2c60 <_usb_ep0_on_setup+0xc4>)
    2c1a:	2100      	movs	r1, #0
    2c1c:	4814      	ldr	r0, [pc, #80]	; (2c70 <_usb_ep0_on_setup+0xd4>)
    2c1e:	4c15      	ldr	r4, [pc, #84]	; (2c74 <_usb_ep0_on_setup+0xd8>)
    2c20:	47a0      	blx	r4
    2c22:	e7ce      	b.n	2bc2 <_usb_ep0_on_setup+0x26>
			udd_ctrl_stall_data();
    2c24:	4b0d      	ldr	r3, [pc, #52]	; (2c5c <_usb_ep0_on_setup+0xc0>)
    2c26:	4798      	blx	r3
			return;
    2c28:	e7cb      	b.n	2bc2 <_usb_ep0_on_setup+0x26>
			udd_ctrl_prev_payload_nb_trans = 0;
    2c2a:	2300      	movs	r3, #0
    2c2c:	4a0e      	ldr	r2, [pc, #56]	; (2c68 <_usb_ep0_on_setup+0xcc>)
    2c2e:	8013      	strh	r3, [r2, #0]
			udd_ctrl_payload_nb_trans = 0;
    2c30:	4a0e      	ldr	r2, [pc, #56]	; (2c6c <_usb_ep0_on_setup+0xd0>)
    2c32:	8013      	strh	r3, [r2, #0]
			udd_ep_control_state = UDD_EPCTRL_DATA_IN;
    2c34:	2202      	movs	r2, #2
    2c36:	4b07      	ldr	r3, [pc, #28]	; (2c54 <_usb_ep0_on_setup+0xb8>)
    2c38:	701a      	strb	r2, [r3, #0]
			usb_device_endpoint_read_buffer_job(&usb_device,0,udd_ctrl_buffer,USB_DEVICE_EP_CTRL_SIZE);
    2c3a:	2340      	movs	r3, #64	; 0x40
    2c3c:	4a08      	ldr	r2, [pc, #32]	; (2c60 <_usb_ep0_on_setup+0xc4>)
    2c3e:	2100      	movs	r1, #0
    2c40:	480b      	ldr	r0, [pc, #44]	; (2c70 <_usb_ep0_on_setup+0xd4>)
    2c42:	4c0c      	ldr	r4, [pc, #48]	; (2c74 <_usb_ep0_on_setup+0xd8>)
    2c44:	47a0      	blx	r4
			udd_ctrl_in_sent();
    2c46:	4b0c      	ldr	r3, [pc, #48]	; (2c78 <_usb_ep0_on_setup+0xdc>)
    2c48:	4798      	blx	r3
    2c4a:	e7ba      	b.n	2bc2 <_usb_ep0_on_setup+0x26>
				udd_ctrl_send_zlp_in();
    2c4c:	4b0b      	ldr	r3, [pc, #44]	; (2c7c <_usb_ep0_on_setup+0xe0>)
    2c4e:	4798      	blx	r3
				return;
    2c50:	e7b7      	b.n	2bc2 <_usb_ep0_on_setup+0x26>
    2c52:	46c0      	nop			; (mov r8, r8)
    2c54:	200006ca 	.word	0x200006ca
    2c58:	200009ec 	.word	0x200009ec
    2c5c:	00002895 	.word	0x00002895
    2c60:	20000a04 	.word	0x20000a04
    2c64:	00000d69 	.word	0x00000d69
    2c68:	200006c8 	.word	0x200006c8
    2c6c:	200006c6 	.word	0x200006c6
    2c70:	20000884 	.word	0x20000884
    2c74:	00003901 	.word	0x00003901
    2c78:	00002af5 	.word	0x00002af5
    2c7c:	00002a65 	.word	0x00002a65

00002c80 <_usb_on_sof_notify>:
{
    2c80:	b510      	push	{r4, lr}
	udc_sof_notify();
    2c82:	4b01      	ldr	r3, [pc, #4]	; (2c88 <_usb_on_sof_notify+0x8>)
    2c84:	4798      	blx	r3
}
    2c86:	bd10      	pop	{r4, pc}
    2c88:	00000d25 	.word	0x00000d25

00002c8c <udd_ep_abort>:
{
    2c8c:	b510      	push	{r4, lr}
    2c8e:	0004      	movs	r4, r0
	usb_device_endpoint_abort_job(&usb_device, ep);
    2c90:	0001      	movs	r1, r0
    2c92:	480a      	ldr	r0, [pc, #40]	; (2cbc <udd_ep_abort+0x30>)
    2c94:	4b0a      	ldr	r3, [pc, #40]	; (2cc0 <udd_ep_abort+0x34>)
    2c96:	4798      	blx	r3
	ptr_job = udd_ep_get_job(ep);
    2c98:	0020      	movs	r0, r4
    2c9a:	4b0a      	ldr	r3, [pc, #40]	; (2cc4 <udd_ep_abort+0x38>)
    2c9c:	4798      	blx	r3
	if (!ptr_job->busy) {
    2c9e:	7c83      	ldrb	r3, [r0, #18]
    2ca0:	07db      	lsls	r3, r3, #31
    2ca2:	d50a      	bpl.n	2cba <udd_ep_abort+0x2e>
	ptr_job->busy = false;
    2ca4:	7c83      	ldrb	r3, [r0, #18]
    2ca6:	2201      	movs	r2, #1
    2ca8:	4393      	bics	r3, r2
    2caa:	7483      	strb	r3, [r0, #18]
	if (NULL != ptr_job->call_trans) {
    2cac:	6803      	ldr	r3, [r0, #0]
    2cae:	2b00      	cmp	r3, #0
    2cb0:	d003      	beq.n	2cba <udd_ep_abort+0x2e>
		ptr_job->call_trans(UDD_EP_TRANSFER_ABORT, ptr_job->nb_trans, ep);
    2cb2:	68c1      	ldr	r1, [r0, #12]
    2cb4:	0022      	movs	r2, r4
    2cb6:	2001      	movs	r0, #1
    2cb8:	4798      	blx	r3
}
    2cba:	bd10      	pop	{r4, pc}
    2cbc:	20000884 	.word	0x20000884
    2cc0:	000037a1 	.word	0x000037a1
    2cc4:	000026bd 	.word	0x000026bd

00002cc8 <udd_is_high_speed>:
}
    2cc8:	2000      	movs	r0, #0
    2cca:	4770      	bx	lr

00002ccc <udd_get_frame_number>:
	return ((uint16_t)(module_inst->hw->DEVICE.FNUM.bit.FNUM));
    2ccc:	4b02      	ldr	r3, [pc, #8]	; (2cd8 <udd_get_frame_number+0xc>)
    2cce:	681b      	ldr	r3, [r3, #0]
    2cd0:	8a18      	ldrh	r0, [r3, #16]
    2cd2:	0480      	lsls	r0, r0, #18
    2cd4:	0d40      	lsrs	r0, r0, #21
}
    2cd6:	4770      	bx	lr
    2cd8:	20000884 	.word	0x20000884

00002cdc <udd_get_micro_frame_number>:
	return ((uint16_t)(module_inst->hw->DEVICE.FNUM.reg));
    2cdc:	4b02      	ldr	r3, [pc, #8]	; (2ce8 <udd_get_micro_frame_number+0xc>)
    2cde:	681b      	ldr	r3, [r3, #0]
    2ce0:	8a18      	ldrh	r0, [r3, #16]
    2ce2:	b280      	uxth	r0, r0
}
    2ce4:	4770      	bx	lr
    2ce6:	46c0      	nop			; (mov r8, r8)
    2ce8:	20000884 	.word	0x20000884

00002cec <udd_ep_free>:
{
    2cec:	b570      	push	{r4, r5, r6, lr}
    2cee:	b082      	sub	sp, #8
    2cf0:	0004      	movs	r4, r0
	usb_device_endpoint_get_config_defaults(&config_ep);
    2cf2:	ad01      	add	r5, sp, #4
    2cf4:	0028      	movs	r0, r5
    2cf6:	4b0d      	ldr	r3, [pc, #52]	; (2d2c <udd_ep_free+0x40>)
    2cf8:	4798      	blx	r3
	udd_ep_abort(ep);
    2cfa:	0020      	movs	r0, r4
    2cfc:	4b0c      	ldr	r3, [pc, #48]	; (2d30 <udd_ep_free+0x44>)
    2cfe:	4798      	blx	r3
	config_ep.ep_address = ep;
    2d00:	702c      	strb	r4, [r5, #0]
	config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_DISABLE;
    2d02:	2300      	movs	r3, #0
    2d04:	70eb      	strb	r3, [r5, #3]
	usb_device_endpoint_set_config(&usb_device, &config_ep);
    2d06:	4e0b      	ldr	r6, [pc, #44]	; (2d34 <udd_ep_free+0x48>)
    2d08:	0029      	movs	r1, r5
    2d0a:	0030      	movs	r0, r6
    2d0c:	4b0a      	ldr	r3, [pc, #40]	; (2d38 <udd_ep_free+0x4c>)
    2d0e:	4798      	blx	r3
	usb_device_endpoint_unregister_callback(&usb_device,ep_num,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    2d10:	210f      	movs	r1, #15
    2d12:	4021      	ands	r1, r4
    2d14:	2200      	movs	r2, #0
    2d16:	0030      	movs	r0, r6
    2d18:	4b08      	ldr	r3, [pc, #32]	; (2d3c <udd_ep_free+0x50>)
    2d1a:	4798      	blx	r3
	usb_device_endpoint_disable_callback(&usb_device,ep,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    2d1c:	2200      	movs	r2, #0
    2d1e:	0021      	movs	r1, r4
    2d20:	0030      	movs	r0, r6
    2d22:	4b07      	ldr	r3, [pc, #28]	; (2d40 <udd_ep_free+0x54>)
    2d24:	4798      	blx	r3
}
    2d26:	b002      	add	sp, #8
    2d28:	bd70      	pop	{r4, r5, r6, pc}
    2d2a:	46c0      	nop			; (mov r8, r8)
    2d2c:	0000354d 	.word	0x0000354d
    2d30:	00002c8d 	.word	0x00002c8d
    2d34:	20000884 	.word	0x20000884
    2d38:	0000355d 	.word	0x0000355d
    2d3c:	00003385 	.word	0x00003385
    2d40:	0000347d 	.word	0x0000347d

00002d44 <udd_ep_alloc>:
{
    2d44:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d46:	b083      	sub	sp, #12
    2d48:	0005      	movs	r5, r0
    2d4a:	000f      	movs	r7, r1
    2d4c:	0014      	movs	r4, r2
	usb_device_endpoint_get_config_defaults(&config_ep);
    2d4e:	ae01      	add	r6, sp, #4
    2d50:	0030      	movs	r0, r6
    2d52:	4b36      	ldr	r3, [pc, #216]	; (2e2c <udd_ep_alloc+0xe8>)
    2d54:	4798      	blx	r3
	config_ep.ep_address = ep;
    2d56:	7035      	strb	r5, [r6, #0]
	if(MaxEndpointSize <= 8) {
    2d58:	2c08      	cmp	r4, #8
    2d5a:	d813      	bhi.n	2d84 <udd_ep_alloc+0x40>
		config_ep.ep_size = USB_ENDPOINT_8_BYTE;
    2d5c:	2200      	movs	r2, #0
    2d5e:	ab01      	add	r3, sp, #4
    2d60:	705a      	strb	r2, [r3, #1]
	udd_ep_job_t *ptr_job = udd_ep_get_job(ep);
    2d62:	0028      	movs	r0, r5
    2d64:	4b32      	ldr	r3, [pc, #200]	; (2e30 <udd_ep_alloc+0xec>)
    2d66:	4798      	blx	r3
	ptr_job->ep_size = MaxEndpointSize;
    2d68:	8204      	strh	r4, [r0, #16]
	bmAttributes = bmAttributes & USB_EP_TYPE_MASK;
    2d6a:	2103      	movs	r1, #3
    2d6c:	4039      	ands	r1, r7
	if(USB_EP_TYPE_ISOCHRONOUS == bmAttributes) {
    2d6e:	2901      	cmp	r1, #1
    2d70:	d038      	beq.n	2de4 <udd_ep_alloc+0xa0>
	} else if (USB_EP_TYPE_BULK == bmAttributes) {
    2d72:	2902      	cmp	r1, #2
    2d74:	d043      	beq.n	2dfe <udd_ep_alloc+0xba>
		return false;
    2d76:	2300      	movs	r3, #0
	} else if (USB_EP_TYPE_INTERRUPT == bmAttributes) {
    2d78:	2903      	cmp	r1, #3
    2d7a:	d13d      	bne.n	2df8 <udd_ep_alloc+0xb4>
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_INTERRUPT;
    2d7c:	2204      	movs	r2, #4
    2d7e:	ab01      	add	r3, sp, #4
    2d80:	70da      	strb	r2, [r3, #3]
    2d82:	e032      	b.n	2dea <udd_ep_alloc+0xa6>
	} else if(MaxEndpointSize <= 16) {
    2d84:	2c10      	cmp	r4, #16
    2d86:	d803      	bhi.n	2d90 <udd_ep_alloc+0x4c>
		config_ep.ep_size = USB_ENDPOINT_16_BYTE;
    2d88:	2201      	movs	r2, #1
    2d8a:	ab01      	add	r3, sp, #4
    2d8c:	705a      	strb	r2, [r3, #1]
    2d8e:	e7e8      	b.n	2d62 <udd_ep_alloc+0x1e>
	} else if(MaxEndpointSize <= 32) {
    2d90:	2c20      	cmp	r4, #32
    2d92:	d803      	bhi.n	2d9c <udd_ep_alloc+0x58>
		config_ep.ep_size = USB_ENDPOINT_32_BYTE;
    2d94:	2202      	movs	r2, #2
    2d96:	ab01      	add	r3, sp, #4
    2d98:	705a      	strb	r2, [r3, #1]
    2d9a:	e7e2      	b.n	2d62 <udd_ep_alloc+0x1e>
	} else if(MaxEndpointSize <= 64) {
    2d9c:	2c40      	cmp	r4, #64	; 0x40
    2d9e:	d803      	bhi.n	2da8 <udd_ep_alloc+0x64>
		config_ep.ep_size = USB_ENDPOINT_64_BYTE;
    2da0:	2203      	movs	r2, #3
    2da2:	ab01      	add	r3, sp, #4
    2da4:	705a      	strb	r2, [r3, #1]
    2da6:	e7dc      	b.n	2d62 <udd_ep_alloc+0x1e>
	} else if(MaxEndpointSize <= 128) {
    2da8:	2c80      	cmp	r4, #128	; 0x80
    2daa:	d803      	bhi.n	2db4 <udd_ep_alloc+0x70>
		config_ep.ep_size = USB_ENDPOINT_128_BYTE;
    2dac:	2204      	movs	r2, #4
    2dae:	ab01      	add	r3, sp, #4
    2db0:	705a      	strb	r2, [r3, #1]
    2db2:	e7d6      	b.n	2d62 <udd_ep_alloc+0x1e>
	} else if(MaxEndpointSize <= 256) {
    2db4:	2380      	movs	r3, #128	; 0x80
    2db6:	005b      	lsls	r3, r3, #1
    2db8:	429c      	cmp	r4, r3
    2dba:	d803      	bhi.n	2dc4 <udd_ep_alloc+0x80>
		config_ep.ep_size = USB_ENDPOINT_256_BYTE;
    2dbc:	2205      	movs	r2, #5
    2dbe:	ab01      	add	r3, sp, #4
    2dc0:	705a      	strb	r2, [r3, #1]
    2dc2:	e7ce      	b.n	2d62 <udd_ep_alloc+0x1e>
	} else if(MaxEndpointSize <= 512) {
    2dc4:	2380      	movs	r3, #128	; 0x80
    2dc6:	009b      	lsls	r3, r3, #2
    2dc8:	429c      	cmp	r4, r3
    2dca:	d803      	bhi.n	2dd4 <udd_ep_alloc+0x90>
		config_ep.ep_size = USB_ENDPOINT_512_BYTE;
    2dcc:	2206      	movs	r2, #6
    2dce:	ab01      	add	r3, sp, #4
    2dd0:	705a      	strb	r2, [r3, #1]
    2dd2:	e7c6      	b.n	2d62 <udd_ep_alloc+0x1e>
	} else if(MaxEndpointSize <= 1023) {
    2dd4:	4a17      	ldr	r2, [pc, #92]	; (2e34 <udd_ep_alloc+0xf0>)
		return false;
    2dd6:	2300      	movs	r3, #0
	} else if(MaxEndpointSize <= 1023) {
    2dd8:	4294      	cmp	r4, r2
    2dda:	d80d      	bhi.n	2df8 <udd_ep_alloc+0xb4>
		config_ep.ep_size = USB_ENDPOINT_1023_BYTE;
    2ddc:	2207      	movs	r2, #7
    2dde:	ab01      	add	r3, sp, #4
    2de0:	705a      	strb	r2, [r3, #1]
    2de2:	e7be      	b.n	2d62 <udd_ep_alloc+0x1e>
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_ISOCHRONOUS;
    2de4:	2202      	movs	r2, #2
    2de6:	ab01      	add	r3, sp, #4
    2de8:	70da      	strb	r2, [r3, #3]
	if (STATUS_OK != usb_device_endpoint_set_config(&usb_device, &config_ep)) {
    2dea:	a901      	add	r1, sp, #4
    2dec:	4812      	ldr	r0, [pc, #72]	; (2e38 <udd_ep_alloc+0xf4>)
    2dee:	4b13      	ldr	r3, [pc, #76]	; (2e3c <udd_ep_alloc+0xf8>)
    2df0:	4798      	blx	r3
		return false;
    2df2:	2300      	movs	r3, #0
	if (STATUS_OK != usb_device_endpoint_set_config(&usb_device, &config_ep)) {
    2df4:	2800      	cmp	r0, #0
    2df6:	d006      	beq.n	2e06 <udd_ep_alloc+0xc2>
}
    2df8:	0018      	movs	r0, r3
    2dfa:	b003      	add	sp, #12
    2dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_BULK;
    2dfe:	2203      	movs	r2, #3
    2e00:	ab01      	add	r3, sp, #4
    2e02:	70da      	strb	r2, [r3, #3]
    2e04:	e7f1      	b.n	2dea <udd_ep_alloc+0xa6>
	usb_device_endpoint_register_callback(&usb_device,ep_num,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT,udd_ep_transfer_process);
    2e06:	210f      	movs	r1, #15
    2e08:	4029      	ands	r1, r5
    2e0a:	4c0b      	ldr	r4, [pc, #44]	; (2e38 <udd_ep_alloc+0xf4>)
    2e0c:	4b0c      	ldr	r3, [pc, #48]	; (2e40 <udd_ep_alloc+0xfc>)
    2e0e:	2200      	movs	r2, #0
    2e10:	0020      	movs	r0, r4
    2e12:	4e0c      	ldr	r6, [pc, #48]	; (2e44 <udd_ep_alloc+0x100>)
    2e14:	47b0      	blx	r6
	usb_device_endpoint_enable_callback(&usb_device,ep,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    2e16:	2200      	movs	r2, #0
    2e18:	0029      	movs	r1, r5
    2e1a:	0020      	movs	r0, r4
    2e1c:	4e0a      	ldr	r6, [pc, #40]	; (2e48 <udd_ep_alloc+0x104>)
    2e1e:	47b0      	blx	r6
	usb_device_endpoint_enable_callback(&usb_device,ep,USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL);
    2e20:	2201      	movs	r2, #1
    2e22:	0029      	movs	r1, r5
    2e24:	0020      	movs	r0, r4
    2e26:	47b0      	blx	r6
	return true;
    2e28:	2301      	movs	r3, #1
    2e2a:	e7e5      	b.n	2df8 <udd_ep_alloc+0xb4>
    2e2c:	0000354d 	.word	0x0000354d
    2e30:	000026bd 	.word	0x000026bd
    2e34:	000003ff 	.word	0x000003ff
    2e38:	20000884 	.word	0x20000884
    2e3c:	0000355d 	.word	0x0000355d
    2e40:	000026e1 	.word	0x000026e1
    2e44:	0000335d 	.word	0x0000335d
    2e48:	000033ad 	.word	0x000033ad

00002e4c <udd_ep_is_halted>:
{
    2e4c:	b510      	push	{r4, lr}
    2e4e:	0001      	movs	r1, r0
	return usb_device_endpoint_is_halted(&usb_device, ep);
    2e50:	4801      	ldr	r0, [pc, #4]	; (2e58 <udd_ep_is_halted+0xc>)
    2e52:	4b02      	ldr	r3, [pc, #8]	; (2e5c <udd_ep_is_halted+0x10>)
    2e54:	4798      	blx	r3
}
    2e56:	bd10      	pop	{r4, pc}
    2e58:	20000884 	.word	0x20000884
    2e5c:	000037d7 	.word	0x000037d7

00002e60 <udd_ep_set_halt>:
{
    2e60:	b510      	push	{r4, lr}
    2e62:	0004      	movs	r4, r0
	if (USB_DEVICE_MAX_EP < ep_num) {
    2e64:	230f      	movs	r3, #15
    2e66:	4003      	ands	r3, r0
		return false;
    2e68:	2000      	movs	r0, #0
	if (USB_DEVICE_MAX_EP < ep_num) {
    2e6a:	2b03      	cmp	r3, #3
    2e6c:	d900      	bls.n	2e70 <udd_ep_set_halt+0x10>
}
    2e6e:	bd10      	pop	{r4, pc}
	usb_device_endpoint_set_halt(&usb_device, ep);
    2e70:	0021      	movs	r1, r4
    2e72:	4804      	ldr	r0, [pc, #16]	; (2e84 <udd_ep_set_halt+0x24>)
    2e74:	4b04      	ldr	r3, [pc, #16]	; (2e88 <udd_ep_set_halt+0x28>)
    2e76:	4798      	blx	r3
	udd_ep_abort(ep);
    2e78:	0020      	movs	r0, r4
    2e7a:	4b04      	ldr	r3, [pc, #16]	; (2e8c <udd_ep_set_halt+0x2c>)
    2e7c:	4798      	blx	r3
	return true;
    2e7e:	2001      	movs	r0, #1
    2e80:	e7f5      	b.n	2e6e <udd_ep_set_halt+0xe>
    2e82:	46c0      	nop			; (mov r8, r8)
    2e84:	20000884 	.word	0x20000884
    2e88:	00003801 	.word	0x00003801
    2e8c:	00002c8d 	.word	0x00002c8d

00002e90 <_usb_ep0_on_tansfer_ok>:
{
    2e90:	b570      	push	{r4, r5, r6, lr}
		if (UDD_EPCTRL_DATA_OUT  == udd_ep_control_state) { /* handshake Out for status stage */
    2e92:	4b34      	ldr	r3, [pc, #208]	; (2f64 <_usb_ep0_on_tansfer_ok+0xd4>)
    2e94:	781b      	ldrb	r3, [r3, #0]
    2e96:	2b01      	cmp	r3, #1
    2e98:	d00a      	beq.n	2eb0 <_usb_ep0_on_tansfer_ok+0x20>
		} else if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) { /* handshake In for status stage */
    2e9a:	2b02      	cmp	r3, #2
    2e9c:	d05f      	beq.n	2f5e <_usb_ep0_on_tansfer_ok+0xce>
			if (NULL != udd_g_ctrlreq.callback) {
    2e9e:	4b32      	ldr	r3, [pc, #200]	; (2f68 <_usb_ep0_on_tansfer_ok+0xd8>)
    2ea0:	691b      	ldr	r3, [r3, #16]
    2ea2:	2b00      	cmp	r3, #0
    2ea4:	d000      	beq.n	2ea8 <_usb_ep0_on_tansfer_ok+0x18>
				udd_g_ctrlreq.callback();
    2ea6:	4798      	blx	r3
			udd_ep_control_state = UDD_EPCTRL_SETUP;
    2ea8:	2200      	movs	r2, #0
    2eaa:	4b2e      	ldr	r3, [pc, #184]	; (2f64 <_usb_ep0_on_tansfer_ok+0xd4>)
    2eac:	701a      	strb	r2, [r3, #0]
}
    2eae:	bd70      	pop	{r4, r5, r6, pc}
	nb_data = ep_callback_para->received_bytes; /* Read data received during OUT phase */
    2eb0:	880d      	ldrh	r5, [r1, #0]
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    2eb2:	4b2d      	ldr	r3, [pc, #180]	; (2f68 <_usb_ep0_on_tansfer_ok+0xd8>)
    2eb4:	899b      	ldrh	r3, [r3, #12]
    2eb6:	4a2d      	ldr	r2, [pc, #180]	; (2f6c <_usb_ep0_on_tansfer_ok+0xdc>)
    2eb8:	8814      	ldrh	r4, [r2, #0]
    2eba:	1962      	adds	r2, r4, r5
    2ebc:	4293      	cmp	r3, r2
    2ebe:	da01      	bge.n	2ec4 <_usb_ep0_on_tansfer_ok+0x34>
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    2ec0:	1b1d      	subs	r5, r3, r4
    2ec2:	b2ad      	uxth	r5, r5
	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans), udd_ctrl_buffer, nb_data);
    2ec4:	4b28      	ldr	r3, [pc, #160]	; (2f68 <_usb_ep0_on_tansfer_ok+0xd8>)
    2ec6:	6898      	ldr	r0, [r3, #8]
    2ec8:	1900      	adds	r0, r0, r4
    2eca:	002a      	movs	r2, r5
    2ecc:	4928      	ldr	r1, [pc, #160]	; (2f70 <_usb_ep0_on_tansfer_ok+0xe0>)
    2ece:	4b29      	ldr	r3, [pc, #164]	; (2f74 <_usb_ep0_on_tansfer_ok+0xe4>)
    2ed0:	4798      	blx	r3
	udd_ctrl_payload_nb_trans += nb_data;
    2ed2:	1964      	adds	r4, r4, r5
    2ed4:	b2a4      	uxth	r4, r4
    2ed6:	4b25      	ldr	r3, [pc, #148]	; (2f6c <_usb_ep0_on_tansfer_ok+0xdc>)
    2ed8:	801c      	strh	r4, [r3, #0]
	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || \
    2eda:	2d40      	cmp	r5, #64	; 0x40
    2edc:	d00a      	beq.n	2ef4 <_usb_ep0_on_tansfer_ok+0x64>
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    2ede:	4b22      	ldr	r3, [pc, #136]	; (2f68 <_usb_ep0_on_tansfer_ok+0xd8>)
    2ee0:	819c      	strh	r4, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
    2ee2:	695b      	ldr	r3, [r3, #20]
    2ee4:	2b00      	cmp	r3, #0
    2ee6:	d002      	beq.n	2eee <_usb_ep0_on_tansfer_ok+0x5e>
			if (!udd_g_ctrlreq.over_under_run()) {
    2ee8:	4798      	blx	r3
    2eea:	2800      	cmp	r0, #0
    2eec:	d014      	beq.n	2f18 <_usb_ep0_on_tansfer_ok+0x88>
		udd_ctrl_send_zlp_in();
    2eee:	4b22      	ldr	r3, [pc, #136]	; (2f78 <_usb_ep0_on_tansfer_ok+0xe8>)
    2ef0:	4798      	blx	r3
    2ef2:	e7dc      	b.n	2eae <_usb_ep0_on_tansfer_ok+0x1e>
	(udd_g_ctrlreq.req.wLength <= (udd_ctrl_prev_payload_nb_trans + udd_ctrl_payload_nb_trans))) {
    2ef4:	4b1c      	ldr	r3, [pc, #112]	; (2f68 <_usb_ep0_on_tansfer_ok+0xd8>)
    2ef6:	88da      	ldrh	r2, [r3, #6]
    2ef8:	4b20      	ldr	r3, [pc, #128]	; (2f7c <_usb_ep0_on_tansfer_ok+0xec>)
    2efa:	881b      	ldrh	r3, [r3, #0]
    2efc:	191b      	adds	r3, r3, r4
	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || \
    2efe:	429a      	cmp	r2, r3
    2f00:	dded      	ble.n	2ede <_usb_ep0_on_tansfer_ok+0x4e>
	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    2f02:	4b19      	ldr	r3, [pc, #100]	; (2f68 <_usb_ep0_on_tansfer_ok+0xd8>)
    2f04:	899b      	ldrh	r3, [r3, #12]
    2f06:	42a3      	cmp	r3, r4
    2f08:	d00c      	beq.n	2f24 <_usb_ep0_on_tansfer_ok+0x94>
	usb_device_endpoint_read_buffer_job(&usb_device,0,udd_ctrl_buffer,USB_DEVICE_EP_CTRL_SIZE);
    2f0a:	2340      	movs	r3, #64	; 0x40
    2f0c:	4a18      	ldr	r2, [pc, #96]	; (2f70 <_usb_ep0_on_tansfer_ok+0xe0>)
    2f0e:	2100      	movs	r1, #0
    2f10:	481b      	ldr	r0, [pc, #108]	; (2f80 <_usb_ep0_on_tansfer_ok+0xf0>)
    2f12:	4c1c      	ldr	r4, [pc, #112]	; (2f84 <_usb_ep0_on_tansfer_ok+0xf4>)
    2f14:	47a0      	blx	r4
    2f16:	e7ca      	b.n	2eae <_usb_ep0_on_tansfer_ok+0x1e>
				udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    2f18:	2205      	movs	r2, #5
    2f1a:	4b12      	ldr	r3, [pc, #72]	; (2f64 <_usb_ep0_on_tansfer_ok+0xd4>)
    2f1c:	701a      	strb	r2, [r3, #0]
				udd_ep_set_halt(0);
    2f1e:	4b1a      	ldr	r3, [pc, #104]	; (2f88 <_usb_ep0_on_tansfer_ok+0xf8>)
    2f20:	4798      	blx	r3
    2f22:	e7c4      	b.n	2eae <_usb_ep0_on_tansfer_ok+0x1e>
		if (!udd_g_ctrlreq.over_under_run) {
    2f24:	4b10      	ldr	r3, [pc, #64]	; (2f68 <_usb_ep0_on_tansfer_ok+0xd8>)
    2f26:	695b      	ldr	r3, [r3, #20]
    2f28:	2b00      	cmp	r3, #0
    2f2a:	d00b      	beq.n	2f44 <_usb_ep0_on_tansfer_ok+0xb4>
		if (!udd_g_ctrlreq.over_under_run()) {
    2f2c:	4798      	blx	r3
    2f2e:	2800      	cmp	r0, #0
    2f30:	d00f      	beq.n	2f52 <_usb_ep0_on_tansfer_ok+0xc2>
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    2f32:	4912      	ldr	r1, [pc, #72]	; (2f7c <_usb_ep0_on_tansfer_ok+0xec>)
    2f34:	4a0d      	ldr	r2, [pc, #52]	; (2f6c <_usb_ep0_on_tansfer_ok+0xdc>)
    2f36:	880b      	ldrh	r3, [r1, #0]
    2f38:	8810      	ldrh	r0, [r2, #0]
    2f3a:	181b      	adds	r3, r3, r0
    2f3c:	800b      	strh	r3, [r1, #0]
		udd_ctrl_payload_nb_trans = 0;
    2f3e:	2300      	movs	r3, #0
    2f40:	8013      	strh	r3, [r2, #0]
    2f42:	e7e2      	b.n	2f0a <_usb_ep0_on_tansfer_ok+0x7a>
			udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    2f44:	2205      	movs	r2, #5
    2f46:	4b07      	ldr	r3, [pc, #28]	; (2f64 <_usb_ep0_on_tansfer_ok+0xd4>)
    2f48:	701a      	strb	r2, [r3, #0]
			udd_ep_set_halt(0);
    2f4a:	2000      	movs	r0, #0
    2f4c:	4b0e      	ldr	r3, [pc, #56]	; (2f88 <_usb_ep0_on_tansfer_ok+0xf8>)
    2f4e:	4798      	blx	r3
    2f50:	e7ad      	b.n	2eae <_usb_ep0_on_tansfer_ok+0x1e>
			udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    2f52:	2205      	movs	r2, #5
    2f54:	4b03      	ldr	r3, [pc, #12]	; (2f64 <_usb_ep0_on_tansfer_ok+0xd4>)
    2f56:	701a      	strb	r2, [r3, #0]
			udd_ep_set_halt(0);
    2f58:	4b0b      	ldr	r3, [pc, #44]	; (2f88 <_usb_ep0_on_tansfer_ok+0xf8>)
    2f5a:	4798      	blx	r3
    2f5c:	e7a7      	b.n	2eae <_usb_ep0_on_tansfer_ok+0x1e>
			udd_ctrl_in_sent();
    2f5e:	4b0b      	ldr	r3, [pc, #44]	; (2f8c <_usb_ep0_on_tansfer_ok+0xfc>)
    2f60:	4798      	blx	r3
    2f62:	e7a4      	b.n	2eae <_usb_ep0_on_tansfer_ok+0x1e>
    2f64:	200006ca 	.word	0x200006ca
    2f68:	200009ec 	.word	0x200009ec
    2f6c:	200006c6 	.word	0x200006c6
    2f70:	20000a04 	.word	0x20000a04
    2f74:	0000515d 	.word	0x0000515d
    2f78:	00002a65 	.word	0x00002a65
    2f7c:	200006c8 	.word	0x200006c8
    2f80:	20000884 	.word	0x20000884
    2f84:	00003901 	.word	0x00003901
    2f88:	00002e61 	.word	0x00002e61
    2f8c:	00002af5 	.word	0x00002af5

00002f90 <udd_ep_clear_halt>:
{
    2f90:	b570      	push	{r4, r5, r6, lr}
    2f92:	0004      	movs	r4, r0
	if (USB_DEVICE_MAX_EP < ep_num) {
    2f94:	230f      	movs	r3, #15
    2f96:	4003      	ands	r3, r0
		return false;
    2f98:	2000      	movs	r0, #0
	if (USB_DEVICE_MAX_EP < ep_num) {
    2f9a:	2b03      	cmp	r3, #3
    2f9c:	d900      	bls.n	2fa0 <udd_ep_clear_halt+0x10>
}
    2f9e:	bd70      	pop	{r4, r5, r6, pc}
	ptr_job = udd_ep_get_job(ep);
    2fa0:	0020      	movs	r0, r4
    2fa2:	4b09      	ldr	r3, [pc, #36]	; (2fc8 <udd_ep_clear_halt+0x38>)
    2fa4:	4798      	blx	r3
    2fa6:	0005      	movs	r5, r0
	usb_device_endpoint_clear_halt(&usb_device, ep);
    2fa8:	0021      	movs	r1, r4
    2faa:	4808      	ldr	r0, [pc, #32]	; (2fcc <udd_ep_clear_halt+0x3c>)
    2fac:	4b08      	ldr	r3, [pc, #32]	; (2fd0 <udd_ep_clear_halt+0x40>)
    2fae:	4798      	blx	r3
	if (ptr_job->busy == true) {
    2fb0:	7cab      	ldrb	r3, [r5, #18]
	return true;
    2fb2:	2001      	movs	r0, #1
	if (ptr_job->busy == true) {
    2fb4:	07db      	lsls	r3, r3, #31
    2fb6:	d5f2      	bpl.n	2f9e <udd_ep_clear_halt+0xe>
		ptr_job->busy = false;
    2fb8:	7cab      	ldrb	r3, [r5, #18]
    2fba:	2201      	movs	r2, #1
    2fbc:	4393      	bics	r3, r2
    2fbe:	74ab      	strb	r3, [r5, #18]
		ptr_job->call_nohalt();
    2fc0:	682b      	ldr	r3, [r5, #0]
    2fc2:	4798      	blx	r3
	return true;
    2fc4:	2001      	movs	r0, #1
    2fc6:	e7ea      	b.n	2f9e <udd_ep_clear_halt+0xe>
    2fc8:	000026bd 	.word	0x000026bd
    2fcc:	20000884 	.word	0x20000884
    2fd0:	00003827 	.word	0x00003827

00002fd4 <udd_ep_run>:
{
    2fd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2fd6:	b087      	sub	sp, #28
    2fd8:	0005      	movs	r5, r0
    2fda:	9103      	str	r1, [sp, #12]
    2fdc:	9202      	str	r2, [sp, #8]
    2fde:	9301      	str	r3, [sp, #4]
	ep_num = ep & USB_EP_ADDR_MASK;
    2fe0:	260f      	movs	r6, #15
    2fe2:	4006      	ands	r6, r0
		return false;
    2fe4:	2400      	movs	r4, #0
	if ((USB_DEVICE_MAX_EP < ep_num) || (udd_ep_is_halted(ep))) {
    2fe6:	2e03      	cmp	r6, #3
    2fe8:	d902      	bls.n	2ff0 <udd_ep_run+0x1c>
}
    2fea:	0020      	movs	r0, r4
    2fec:	b007      	add	sp, #28
    2fee:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((USB_DEVICE_MAX_EP < ep_num) || (udd_ep_is_halted(ep))) {
    2ff0:	4b64      	ldr	r3, [pc, #400]	; (3184 <udd_ep_run+0x1b0>)
    2ff2:	4798      	blx	r3
    2ff4:	1e04      	subs	r4, r0, #0
    2ff6:	d000      	beq.n	2ffa <udd_ep_run+0x26>
    2ff8:	e0bd      	b.n	3176 <udd_ep_run+0x1a2>
	ptr_job = udd_ep_get_job(ep);
    2ffa:	0028      	movs	r0, r5
    2ffc:	4b62      	ldr	r3, [pc, #392]	; (3188 <udd_ep_run+0x1b4>)
    2ffe:	4798      	blx	r3
    3000:	0007      	movs	r7, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    3002:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3006:	425a      	negs	r2, r3
    3008:	4153      	adcs	r3, r2
    300a:	9305      	str	r3, [sp, #20]
  __ASM volatile ("cpsid i" : : : "memory");
    300c:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    300e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3012:	2200      	movs	r2, #0
    3014:	4b5d      	ldr	r3, [pc, #372]	; (318c <udd_ep_run+0x1b8>)
    3016:	701a      	strb	r2, [r3, #0]
	return flags;
    3018:	9a05      	ldr	r2, [sp, #20]
	if (ptr_job->busy == true) {
    301a:	7c83      	ldrb	r3, [r0, #18]
    301c:	07db      	lsls	r3, r3, #31
    301e:	d508      	bpl.n	3032 <udd_ep_run+0x5e>
	if (cpu_irq_is_enabled_flags(flags))
    3020:	2a00      	cmp	r2, #0
    3022:	d0e2      	beq.n	2fea <udd_ep_run+0x16>
		cpu_irq_enable();
    3024:	2201      	movs	r2, #1
    3026:	4b59      	ldr	r3, [pc, #356]	; (318c <udd_ep_run+0x1b8>)
    3028:	701a      	strb	r2, [r3, #0]
    302a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    302e:	b662      	cpsie	i
    3030:	e7db      	b.n	2fea <udd_ep_run+0x16>
	ptr_job->busy = true;
    3032:	7c83      	ldrb	r3, [r0, #18]
    3034:	2101      	movs	r1, #1
    3036:	430b      	orrs	r3, r1
    3038:	7483      	strb	r3, [r0, #18]
	if (cpu_irq_is_enabled_flags(flags))
    303a:	2a00      	cmp	r2, #0
    303c:	d005      	beq.n	304a <udd_ep_run+0x76>
		cpu_irq_enable();
    303e:	2201      	movs	r2, #1
    3040:	4b52      	ldr	r3, [pc, #328]	; (318c <udd_ep_run+0x1b8>)
    3042:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    3044:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    3048:	b662      	cpsie	i
	ptr_job->buf = buf;
    304a:	9b02      	ldr	r3, [sp, #8]
    304c:	607b      	str	r3, [r7, #4]
	ptr_job->buf_size = buf_size;
    304e:	9b01      	ldr	r3, [sp, #4]
    3050:	60bb      	str	r3, [r7, #8]
	ptr_job->nb_trans = 0;
    3052:	2300      	movs	r3, #0
    3054:	60fb      	str	r3, [r7, #12]
	ptr_job->call_trans = callback;
    3056:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3058:	603b      	str	r3, [r7, #0]
	ptr_job->b_shortpacket = b_shortpacket;
    305a:	2301      	movs	r3, #1
    305c:	9a03      	ldr	r2, [sp, #12]
    305e:	4013      	ands	r3, r2
    3060:	005a      	lsls	r2, r3, #1
    3062:	7cbb      	ldrb	r3, [r7, #18]
    3064:	2102      	movs	r1, #2
    3066:	438b      	bics	r3, r1
	ptr_job->b_use_out_cache_buffer = false;
    3068:	4313      	orrs	r3, r2
    306a:	2204      	movs	r2, #4
    306c:	4393      	bics	r3, r2
    306e:	74bb      	strb	r3, [r7, #18]
	if (ep & USB_EP_DIR_IN) {
    3070:	b26b      	sxtb	r3, r5
    3072:	2b00      	cmp	r3, #0
    3074:	db20      	blt.n	30b8 <udd_ep_run+0xe4>
		if (0 != ptr_job->buf_size) {
    3076:	9b01      	ldr	r3, [sp, #4]
    3078:	2b00      	cmp	r3, #0
    307a:	d06f      	beq.n	315c <udd_ep_run+0x188>
			next_trans = ptr_job->buf_size;
    307c:	b29c      	uxth	r4, r3
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    307e:	4b44      	ldr	r3, [pc, #272]	; (3190 <udd_ep_run+0x1bc>)
    3080:	429c      	cmp	r4, r3
    3082:	d95a      	bls.n	313a <udd_ep_run+0x166>
						(UDD_ENDPOINT_MAX_TRANS % ptr_job->ep_size);
    3084:	8a39      	ldrh	r1, [r7, #16]
    3086:	001c      	movs	r4, r3
    3088:	0018      	movs	r0, r3
    308a:	4b42      	ldr	r3, [pc, #264]	; (3194 <udd_ep_run+0x1c0>)
    308c:	4798      	blx	r3
				next_trans = UDD_ENDPOINT_MAX_TRANS -
    308e:	1a63      	subs	r3, r4, r1
    3090:	b29a      	uxth	r2, r3
			if (next_trans < ptr_job->ep_size) {
    3092:	8a3b      	ldrh	r3, [r7, #16]
    3094:	429a      	cmp	r2, r3
    3096:	d257      	bcs.n	3148 <udd_ep_run+0x174>
				ptr_job->b_use_out_cache_buffer = true;
    3098:	7cba      	ldrb	r2, [r7, #18]
    309a:	2104      	movs	r1, #4
    309c:	430a      	orrs	r2, r1
    309e:	74ba      	strb	r2, [r7, #18]
								udd_ep_out_cache_buffer[ep_num - 1],
    30a0:	1e72      	subs	r2, r6, #1
    30a2:	0192      	lsls	r2, r2, #6
    30a4:	493c      	ldr	r1, [pc, #240]	; (3198 <udd_ep_run+0x1c4>)
    30a6:	1852      	adds	r2, r2, r1
						usb_device_endpoint_read_buffer_job(&usb_device, ep_num,
    30a8:	0031      	movs	r1, r6
    30aa:	483c      	ldr	r0, [pc, #240]	; (319c <udd_ep_run+0x1c8>)
    30ac:	4c3c      	ldr	r4, [pc, #240]	; (31a0 <udd_ep_run+0x1cc>)
    30ae:	47a0      	blx	r4
				return (STATUS_OK ==
    30b0:	4244      	negs	r4, r0
    30b2:	4144      	adcs	r4, r0
    30b4:	b2e4      	uxtb	r4, r4
    30b6:	e798      	b.n	2fea <udd_ep_run+0x16>
		if (0 != ptr_job->buf_size) {
    30b8:	9b01      	ldr	r3, [sp, #4]
    30ba:	2b00      	cmp	r3, #0
    30bc:	d027      	beq.n	310e <udd_ep_run+0x13a>
			next_trans = ptr_job->buf_size;
    30be:	b29d      	uxth	r5, r3
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    30c0:	4b33      	ldr	r3, [pc, #204]	; (3190 <udd_ep_run+0x1bc>)
    30c2:	429d      	cmp	r5, r3
    30c4:	d906      	bls.n	30d4 <udd_ep_run+0x100>
						(UDD_ENDPOINT_MAX_TRANS % ptr_job->ep_size);
    30c6:	8a39      	ldrh	r1, [r7, #16]
    30c8:	001d      	movs	r5, r3
    30ca:	0018      	movs	r0, r3
    30cc:	4b31      	ldr	r3, [pc, #196]	; (3194 <udd_ep_run+0x1c0>)
    30ce:	4798      	blx	r3
				next_trans = UDD_ENDPOINT_MAX_TRANS -
    30d0:	1a6b      	subs	r3, r5, r1
    30d2:	b29d      	uxth	r5, r3
			ptr_job->b_shortpacket = ptr_job->b_shortpacket &&
    30d4:	7cbb      	ldrb	r3, [r7, #18]
    30d6:	079b      	lsls	r3, r3, #30
    30d8:	d507      	bpl.n	30ea <udd_ep_run+0x116>
					(0 == (next_trans % ptr_job->ep_size));
    30da:	8a39      	ldrh	r1, [r7, #16]
    30dc:	0028      	movs	r0, r5
    30de:	4b31      	ldr	r3, [pc, #196]	; (31a4 <udd_ep_run+0x1d0>)
    30e0:	4798      	blx	r3
			ptr_job->b_shortpacket = ptr_job->b_shortpacket &&
    30e2:	b289      	uxth	r1, r1
    30e4:	424c      	negs	r4, r1
    30e6:	414c      	adcs	r4, r1
    30e8:	b2e4      	uxtb	r4, r4
    30ea:	2001      	movs	r0, #1
    30ec:	4020      	ands	r0, r4
    30ee:	0040      	lsls	r0, r0, #1
    30f0:	7cbc      	ldrb	r4, [r7, #18]
    30f2:	2302      	movs	r3, #2
    30f4:	439c      	bics	r4, r3
    30f6:	4304      	orrs	r4, r0
    30f8:	74bc      	strb	r4, [r7, #18]
				usb_device_endpoint_write_buffer_job(&usb_device,
    30fa:	002b      	movs	r3, r5
    30fc:	9a02      	ldr	r2, [sp, #8]
    30fe:	0031      	movs	r1, r6
    3100:	4826      	ldr	r0, [pc, #152]	; (319c <udd_ep_run+0x1c8>)
    3102:	4c29      	ldr	r4, [pc, #164]	; (31a8 <udd_ep_run+0x1d4>)
    3104:	47a0      	blx	r4
		return (STATUS_OK ==
    3106:	4244      	negs	r4, r0
    3108:	4144      	adcs	r4, r0
    310a:	b2e4      	uxtb	r4, r4
    310c:	e76d      	b.n	2fea <udd_ep_run+0x16>
		} else if (true == ptr_job->b_shortpacket) {
    310e:	7cbb      	ldrb	r3, [r7, #18]
    3110:	079b      	lsls	r3, r3, #30
    3112:	d505      	bpl.n	3120 <udd_ep_run+0x14c>
			ptr_job->b_shortpacket = false; /* avoid to send zero length packet again */
    3114:	7cbb      	ldrb	r3, [r7, #18]
    3116:	2202      	movs	r2, #2
    3118:	4393      	bics	r3, r2
    311a:	74bb      	strb	r3, [r7, #18]
			next_trans = 0;
    311c:	2500      	movs	r5, #0
    311e:	e7ec      	b.n	30fa <udd_ep_run+0x126>
			ptr_job->busy = false;
    3120:	7cbb      	ldrb	r3, [r7, #18]
    3122:	2201      	movs	r2, #1
    3124:	4393      	bics	r3, r2
    3126:	74bb      	strb	r3, [r7, #18]
			if (NULL != ptr_job->call_trans) {
    3128:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    312a:	2b00      	cmp	r3, #0
    312c:	d025      	beq.n	317a <udd_ep_run+0x1a6>
				ptr_job->call_trans(UDD_EP_TRANSFER_OK, 0, ep);
    312e:	002a      	movs	r2, r5
    3130:	2100      	movs	r1, #0
    3132:	2000      	movs	r0, #0
    3134:	4798      	blx	r3
			return true;
    3136:	2401      	movs	r4, #1
    3138:	e757      	b.n	2fea <udd_ep_run+0x16>
				next_trans -= next_trans % ptr_job->ep_size;
    313a:	8a39      	ldrh	r1, [r7, #16]
    313c:	0020      	movs	r0, r4
    313e:	4b19      	ldr	r3, [pc, #100]	; (31a4 <udd_ep_run+0x1d0>)
    3140:	4798      	blx	r3
    3142:	1a63      	subs	r3, r4, r1
    3144:	b29a      	uxth	r2, r3
    3146:	e7a4      	b.n	3092 <udd_ep_run+0xbe>
						usb_device_endpoint_read_buffer_job(&usb_device, ep_num,
    3148:	0013      	movs	r3, r2
    314a:	9a02      	ldr	r2, [sp, #8]
    314c:	0031      	movs	r1, r6
    314e:	4813      	ldr	r0, [pc, #76]	; (319c <udd_ep_run+0x1c8>)
    3150:	4c13      	ldr	r4, [pc, #76]	; (31a0 <udd_ep_run+0x1cc>)
    3152:	47a0      	blx	r4
				return (STATUS_OK ==
    3154:	4244      	negs	r4, r0
    3156:	4144      	adcs	r4, r0
    3158:	b2e4      	uxtb	r4, r4
    315a:	e746      	b.n	2fea <udd_ep_run+0x16>
			ptr_job->busy = false;
    315c:	7cbb      	ldrb	r3, [r7, #18]
    315e:	2201      	movs	r2, #1
    3160:	4393      	bics	r3, r2
    3162:	74bb      	strb	r3, [r7, #18]
			if (NULL != ptr_job->call_trans) {
    3164:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3166:	2b00      	cmp	r3, #0
    3168:	d009      	beq.n	317e <udd_ep_run+0x1aa>
				ptr_job->call_trans(UDD_EP_TRANSFER_OK, 0, ep);
    316a:	002a      	movs	r2, r5
    316c:	2100      	movs	r1, #0
    316e:	2000      	movs	r0, #0
    3170:	4798      	blx	r3
			return true;
    3172:	2401      	movs	r4, #1
    3174:	e739      	b.n	2fea <udd_ep_run+0x16>
		return false;
    3176:	2400      	movs	r4, #0
    3178:	e737      	b.n	2fea <udd_ep_run+0x16>
			return true;
    317a:	2401      	movs	r4, #1
    317c:	e735      	b.n	2fea <udd_ep_run+0x16>
			return true;
    317e:	2401      	movs	r4, #1
    3180:	e733      	b.n	2fea <udd_ep_run+0x16>
    3182:	46c0      	nop			; (mov r8, r8)
    3184:	00002e4d 	.word	0x00002e4d
    3188:	000026bd 	.word	0x000026bd
    318c:	20000112 	.word	0x20000112
    3190:	00001fff 	.word	0x00001fff
    3194:	00005075 	.word	0x00005075
    3198:	200007c4 	.word	0x200007c4
    319c:	20000884 	.word	0x20000884
    31a0:	00003901 	.word	0x00003901
    31a4:	00004ea1 	.word	0x00004ea1
    31a8:	000038ad 	.word	0x000038ad

000031ac <udd_set_address>:
	module_inst->hw->DEVICE.DADD.reg = USB_DEVICE_DADD_ADDEN | address;
    31ac:	4b02      	ldr	r3, [pc, #8]	; (31b8 <udd_set_address+0xc>)
    31ae:	681b      	ldr	r3, [r3, #0]
    31b0:	2280      	movs	r2, #128	; 0x80
    31b2:	4310      	orrs	r0, r2
    31b4:	7298      	strb	r0, [r3, #10]
}
    31b6:	4770      	bx	lr
    31b8:	20000884 	.word	0x20000884

000031bc <udd_getaddress>:
	return ((uint8_t)(module_inst->hw->DEVICE.DADD.bit.DADD));
    31bc:	4b02      	ldr	r3, [pc, #8]	; (31c8 <udd_getaddress+0xc>)
    31be:	681b      	ldr	r3, [r3, #0]
    31c0:	7a98      	ldrb	r0, [r3, #10]
    31c2:	0640      	lsls	r0, r0, #25
    31c4:	0e40      	lsrs	r0, r0, #25
}
    31c6:	4770      	bx	lr
    31c8:	20000884 	.word	0x20000884

000031cc <udd_set_setup_payload>:
	udd_g_ctrlreq.payload = payload;
    31cc:	4b01      	ldr	r3, [pc, #4]	; (31d4 <udd_set_setup_payload+0x8>)
    31ce:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
    31d0:	8199      	strh	r1, [r3, #12]
}
    31d2:	4770      	bx	lr
    31d4:	200009ec 	.word	0x200009ec

000031d8 <udd_attach>:
	usb_device_detach(&usb_device);
	udd_sleep_mode(UDD_STATE_SUSPEND);
}

void udd_attach(void)
{
    31d8:	b570      	push	{r4, r5, r6, lr}
	udd_sleep_mode(UDD_STATE_IDLE);
    31da:	2003      	movs	r0, #3
    31dc:	4b16      	ldr	r3, [pc, #88]	; (3238 <udd_attach+0x60>)
    31de:	4798      	blx	r3
	module_inst->hw->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    31e0:	4c16      	ldr	r4, [pc, #88]	; (323c <udd_attach+0x64>)
    31e2:	6822      	ldr	r2, [r4, #0]
    31e4:	8913      	ldrh	r3, [r2, #8]
    31e6:	2101      	movs	r1, #1
    31e8:	438b      	bics	r3, r1
    31ea:	8113      	strh	r3, [r2, #8]
	usb_device_attach(&usb_device);

	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND, _usb_on_suspend);
    31ec:	4a14      	ldr	r2, [pc, #80]	; (3240 <udd_attach+0x68>)
    31ee:	3103      	adds	r1, #3
    31f0:	0020      	movs	r0, r4
    31f2:	4e14      	ldr	r6, [pc, #80]	; (3244 <udd_attach+0x6c>)
    31f4:	47b0      	blx	r6
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_SOF, _usb_on_sof_notify);
    31f6:	4a14      	ldr	r2, [pc, #80]	; (3248 <udd_attach+0x70>)
    31f8:	2100      	movs	r1, #0
    31fa:	0020      	movs	r0, r4
    31fc:	47b0      	blx	r6
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_RESET, _usb_on_bus_reset);
    31fe:	4a13      	ldr	r2, [pc, #76]	; (324c <udd_attach+0x74>)
    3200:	2101      	movs	r1, #1
    3202:	0020      	movs	r0, r4
    3204:	47b0      	blx	r6
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP, _usb_on_wakeup);
    3206:	4a12      	ldr	r2, [pc, #72]	; (3250 <udd_attach+0x78>)
    3208:	2102      	movs	r1, #2
    320a:	0020      	movs	r0, r4
    320c:	47b0      	blx	r6

	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    320e:	2104      	movs	r1, #4
    3210:	0020      	movs	r0, r4
    3212:	4d10      	ldr	r5, [pc, #64]	; (3254 <udd_attach+0x7c>)
    3214:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_SOF);
    3216:	2100      	movs	r1, #0
    3218:	0020      	movs	r0, r4
    321a:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_RESET);
    321c:	2101      	movs	r1, #1
    321e:	0020      	movs	r0, r4
    3220:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    3222:	2102      	movs	r1, #2
    3224:	0020      	movs	r0, r4
    3226:	47a8      	blx	r5
#ifdef  USB_DEVICE_LPM_SUPPORT
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP, _usb_device_lpm_suspend);
    3228:	4a0b      	ldr	r2, [pc, #44]	; (3258 <udd_attach+0x80>)
    322a:	2106      	movs	r1, #6
    322c:	0020      	movs	r0, r4
    322e:	47b0      	blx	r6
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP);
    3230:	2106      	movs	r1, #6
    3232:	0020      	movs	r0, r4
    3234:	47a8      	blx	r5
#endif
}
    3236:	bd70      	pop	{r4, r5, r6, pc}
    3238:	00002601 	.word	0x00002601
    323c:	20000884 	.word	0x20000884
    3240:	0000292d 	.word	0x0000292d
    3244:	000032fd 	.word	0x000032fd
    3248:	00002c81 	.word	0x00002c81
    324c:	000029b5 	.word	0x000029b5
    3250:	000028c1 	.word	0x000028c1
    3254:	00003321 	.word	0x00003321
    3258:	00002959 	.word	0x00002959

0000325c <udd_enable>:
	return false;
#endif
}

void udd_enable(void)
{
    325c:	b570      	push	{r4, r5, r6, lr}
    325e:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    3260:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3264:	425a      	negs	r2, r3
    3266:	4153      	adcs	r3, r2
    3268:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    326a:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    326c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3270:	2200      	movs	r2, #0
    3272:	4b1a      	ldr	r3, [pc, #104]	; (32dc <udd_enable+0x80>)
    3274:	701a      	strb	r2, [r3, #0]
	return flags;
    3276:	9c00      	ldr	r4, [sp, #0]
	}
#endif
	struct usb_config config_usb;

	/* USB Module configuration */
	usb_get_config_defaults(&config_usb);
    3278:	ad01      	add	r5, sp, #4
    327a:	0028      	movs	r0, r5
    327c:	4b18      	ldr	r3, [pc, #96]	; (32e0 <udd_enable+0x84>)
    327e:	4798      	blx	r3
	config_usb.source_generator = UDD_CLOCK_GEN;
    3280:	2303      	movs	r3, #3
    3282:	70ab      	strb	r3, [r5, #2]
	usb_init(&usb_device, USB, &config_usb);
    3284:	4e17      	ldr	r6, [pc, #92]	; (32e4 <udd_enable+0x88>)
    3286:	002a      	movs	r2, r5
    3288:	2182      	movs	r1, #130	; 0x82
    328a:	05c9      	lsls	r1, r1, #23
    328c:	0030      	movs	r0, r6
    328e:	4b16      	ldr	r3, [pc, #88]	; (32e8 <udd_enable+0x8c>)
    3290:	4798      	blx	r3

	/* USB Module Enable */
	usb_enable(&usb_device);
    3292:	0030      	movs	r0, r6
    3294:	4b15      	ldr	r3, [pc, #84]	; (32ec <udd_enable+0x90>)
    3296:	4798      	blx	r3
		if (!(OSCCTRL->DFLLCTRL.reg & OSCCTRL_DFLLCTRL_USBCRM)) {
    3298:	4b15      	ldr	r3, [pc, #84]	; (32f0 <udd_enable+0x94>)
    329a:	8b1b      	ldrh	r3, [r3, #24]
    329c:	069b      	lsls	r3, r3, #26
    329e:	d415      	bmi.n	32cc <udd_enable+0x70>
			while((OSCCTRL->STATUS.reg & DFLL_READY_FLAG) != DFLL_READY_FLAG);
    32a0:	4913      	ldr	r1, [pc, #76]	; (32f0 <udd_enable+0x94>)
    32a2:	22d0      	movs	r2, #208	; 0xd0
    32a4:	0112      	lsls	r2, r2, #4
    32a6:	68cb      	ldr	r3, [r1, #12]
    32a8:	4013      	ands	r3, r2
    32aa:	4293      	cmp	r3, r2
    32ac:	d1fb      	bne.n	32a6 <udd_enable+0x4a>

	/* Check clock after enable module, request the clock */
	udd_wait_clock_ready();

	udd_sleep_mode(UDD_STATE_SUSPEND);
    32ae:	2001      	movs	r0, #1
    32b0:	4b10      	ldr	r3, [pc, #64]	; (32f4 <udd_enable+0x98>)
    32b2:	4798      	blx	r3
		_uhd_vbus_handler();
	}
#else
	// No VBus detect, assume always high
# ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
	udd_attach();
    32b4:	4b10      	ldr	r3, [pc, #64]	; (32f8 <udd_enable+0x9c>)
    32b6:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    32b8:	2c00      	cmp	r4, #0
    32ba:	d005      	beq.n	32c8 <udd_enable+0x6c>
		cpu_irq_enable();
    32bc:	2201      	movs	r2, #1
    32be:	4b07      	ldr	r3, [pc, #28]	; (32dc <udd_enable+0x80>)
    32c0:	701a      	strb	r2, [r3, #0]
    32c2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    32c6:	b662      	cpsie	i
# endif
#endif

	cpu_irq_restore(flags);
}
    32c8:	b002      	add	sp, #8
    32ca:	bd70      	pop	{r4, r5, r6, pc}
			while((OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY);
    32cc:	4908      	ldr	r1, [pc, #32]	; (32f0 <udd_enable+0x94>)
    32ce:	2280      	movs	r2, #128	; 0x80
    32d0:	0052      	lsls	r2, r2, #1
    32d2:	68cb      	ldr	r3, [r1, #12]
    32d4:	4213      	tst	r3, r2
    32d6:	d0fc      	beq.n	32d2 <udd_enable+0x76>
    32d8:	e7e9      	b.n	32ae <udd_enable+0x52>
    32da:	46c0      	nop			; (mov r8, r8)
    32dc:	20000112 	.word	0x20000112
    32e0:	00004075 	.word	0x00004075
    32e4:	20000884 	.word	0x20000884
    32e8:	00004085 	.word	0x00004085
    32ec:	00003981 	.word	0x00003981
    32f0:	40000c00 	.word	0x40000c00
    32f4:	00002601 	.word	0x00002601
    32f8:	000031d9 	.word	0x000031d9

000032fc <usb_device_register_callback>:
 * \retval STATUS_OK    The callback was registered successfully.
 */
enum status_code usb_device_register_callback(struct usb_module *module_inst,
		enum usb_device_callback callback_type,
		usb_device_callback_t callback_func)
{
    32fc:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(callback_func);

	/* Register callback function */
	module_inst->device_callback[callback_type] = callback_func;
    32fe:	000b      	movs	r3, r1
    3300:	332e      	adds	r3, #46	; 0x2e
    3302:	009b      	lsls	r3, r3, #2
    3304:	501a      	str	r2, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module_inst->device_registered_callback_mask |= _usb_device_irq_bits[callback_type];
    3306:	22aa      	movs	r2, #170	; 0xaa
    3308:	0052      	lsls	r2, r2, #1
    330a:	0049      	lsls	r1, r1, #1
    330c:	5a83      	ldrh	r3, [r0, r2]
    330e:	4c03      	ldr	r4, [pc, #12]	; (331c <usb_device_register_callback+0x20>)
    3310:	5b09      	ldrh	r1, [r1, r4]
    3312:	430b      	orrs	r3, r1
    3314:	5283      	strh	r3, [r0, r2]

	return STATUS_OK;
}
    3316:	2000      	movs	r0, #0
    3318:	bd10      	pop	{r4, pc}
    331a:	46c0      	nop			; (mov r8, r8)
    331c:	00005218 	.word	0x00005218

00003320 <usb_device_enable_callback>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* clear related flag */
	module_inst->hw->DEVICE.INTFLAG.reg = _usb_device_irq_bits[callback_type];
    3320:	0049      	lsls	r1, r1, #1
    3322:	4b06      	ldr	r3, [pc, #24]	; (333c <usb_device_enable_callback+0x1c>)
    3324:	5acb      	ldrh	r3, [r1, r3]
    3326:	6802      	ldr	r2, [r0, #0]
    3328:	8393      	strh	r3, [r2, #28]

	/* Enable callback */
	module_inst->device_enabled_callback_mask |= _usb_device_irq_bits[callback_type];
    332a:	21ab      	movs	r1, #171	; 0xab
    332c:	0049      	lsls	r1, r1, #1
    332e:	5a42      	ldrh	r2, [r0, r1]
    3330:	431a      	orrs	r2, r3
    3332:	5242      	strh	r2, [r0, r1]

	module_inst->hw->DEVICE.INTENSET.reg = _usb_device_irq_bits[callback_type];
    3334:	6802      	ldr	r2, [r0, #0]
    3336:	8313      	strh	r3, [r2, #24]

	return STATUS_OK;
}
    3338:	2000      	movs	r0, #0
    333a:	4770      	bx	lr
    333c:	00005218 	.word	0x00005218

00003340 <usb_device_disable_callback>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Disable callback */
	module_inst->device_enabled_callback_mask &= ~_usb_device_irq_bits[callback_type];
    3340:	0049      	lsls	r1, r1, #1
    3342:	4b05      	ldr	r3, [pc, #20]	; (3358 <usb_device_disable_callback+0x18>)
    3344:	5aca      	ldrh	r2, [r1, r3]
    3346:	21ab      	movs	r1, #171	; 0xab
    3348:	0049      	lsls	r1, r1, #1
    334a:	5a43      	ldrh	r3, [r0, r1]
    334c:	4393      	bics	r3, r2
    334e:	5243      	strh	r3, [r0, r1]

	module_inst->hw->DEVICE.INTENCLR.reg = _usb_device_irq_bits[callback_type];
    3350:	6803      	ldr	r3, [r0, #0]
    3352:	829a      	strh	r2, [r3, #20]

	return STATUS_OK;
}
    3354:	2000      	movs	r0, #0
    3356:	4770      	bx	lr
    3358:	00005218 	.word	0x00005218

0000335c <usb_device_endpoint_register_callback>:
 */
enum status_code usb_device_endpoint_register_callback(
		struct usb_module *module_inst, uint8_t ep_num,
		enum usb_device_endpoint_callback callback_type,
		usb_device_endpoint_callback_t callback_func)
{
    335c:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(ep_num < USB_EPT_NUM);
	Assert(callback_func);

	/* Register callback function */
	module_inst->device_endpoint_callback[ep_num][callback_type] = callback_func;
    335e:	008c      	lsls	r4, r1, #2
    3360:	18a4      	adds	r4, r4, r2
    3362:	3434      	adds	r4, #52	; 0x34
    3364:	00a4      	lsls	r4, r4, #2
    3366:	1904      	adds	r4, r0, r4
    3368:	6063      	str	r3, [r4, #4]

	/* Set the bit corresponding to the callback_type */
	module_inst->device_endpoint_registered_callback_mask[ep_num] |= _usb_endpoint_irq_bits[callback_type];
    336a:	1840      	adds	r0, r0, r1
    336c:	3059      	adds	r0, #89	; 0x59
    336e:	30ff      	adds	r0, #255	; 0xff
    3370:	7803      	ldrb	r3, [r0, #0]
    3372:	4903      	ldr	r1, [pc, #12]	; (3380 <usb_device_endpoint_register_callback+0x24>)
    3374:	5c8a      	ldrb	r2, [r1, r2]
    3376:	4313      	orrs	r3, r2
    3378:	7003      	strb	r3, [r0, #0]

	return STATUS_OK;
}
    337a:	2000      	movs	r0, #0
    337c:	bd10      	pop	{r4, pc}
    337e:	46c0      	nop			; (mov r8, r8)
    3380:	00005228 	.word	0x00005228

00003384 <usb_device_endpoint_unregister_callback>:
 * \retval STATUS_OK    The callback was unregistered successfully.
 */
enum status_code usb_device_endpoint_unregister_callback(
		struct usb_module *module_inst, uint8_t ep_num,
		enum usb_device_endpoint_callback callback_type)
{
    3384:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(ep_num < USB_EPT_NUM);

	/* Unregister callback function */
	module_inst->device_endpoint_callback[ep_num][callback_type] = NULL;
    3386:	008b      	lsls	r3, r1, #2
    3388:	189b      	adds	r3, r3, r2
    338a:	3334      	adds	r3, #52	; 0x34
    338c:	009b      	lsls	r3, r3, #2
    338e:	18c3      	adds	r3, r0, r3
    3390:	2400      	movs	r4, #0
    3392:	605c      	str	r4, [r3, #4]

	/* Clear the bit corresponding to the callback_type */
	module_inst->device_endpoint_registered_callback_mask[ep_num] &= ~_usb_endpoint_irq_bits[callback_type];
    3394:	1840      	adds	r0, r0, r1
    3396:	3059      	adds	r0, #89	; 0x59
    3398:	30ff      	adds	r0, #255	; 0xff
    339a:	4b03      	ldr	r3, [pc, #12]	; (33a8 <usb_device_endpoint_unregister_callback+0x24>)
    339c:	5c9a      	ldrb	r2, [r3, r2]
    339e:	7803      	ldrb	r3, [r0, #0]
    33a0:	4393      	bics	r3, r2
    33a2:	7003      	strb	r3, [r0, #0]

	return STATUS_OK;
}
    33a4:	2000      	movs	r0, #0
    33a6:	bd10      	pop	{r4, pc}
    33a8:	00005228 	.word	0x00005228

000033ac <usb_device_endpoint_enable_callback>:
 * \retval STATUS_OK    The callback was enabled successfully.
 */
enum status_code usb_device_endpoint_enable_callback(
		struct usb_module *module_inst, uint8_t ep,
		enum usb_device_endpoint_callback callback_type)
{
    33ac:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    33ae:	230f      	movs	r3, #15
    33b0:	400b      	ands	r3, r1
	Assert(ep_num < USB_EPT_NUM);

	/* Enable callback */
	module_inst->device_endpoint_enabled_callback_mask[ep_num] |= _usb_endpoint_irq_bits[callback_type];
    33b2:	18c4      	adds	r4, r0, r3
    33b4:	3461      	adds	r4, #97	; 0x61
    33b6:	34ff      	adds	r4, #255	; 0xff
    33b8:	7825      	ldrb	r5, [r4, #0]
    33ba:	4e2f      	ldr	r6, [pc, #188]	; (3478 <usb_device_endpoint_enable_callback+0xcc>)
    33bc:	5cb6      	ldrb	r6, [r6, r2]
    33be:	4335      	orrs	r5, r6
    33c0:	7025      	strb	r5, [r4, #0]

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRCPT) {
    33c2:	2a00      	cmp	r2, #0
    33c4:	d129      	bne.n	341a <usb_device_endpoint_enable_callback+0x6e>
		if (ep_num == 0) { // control endpoint
    33c6:	2b00      	cmp	r3, #0
    33c8:	d112      	bne.n	33f0 <usb_device_endpoint_enable_callback+0x44>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRCPT0 | USB_DEVICE_EPINTENSET_TRCPT1;
    33ca:	2503      	movs	r5, #3
    33cc:	240a      	movs	r4, #10
    33ce:	34ff      	adds	r4, #255	; 0xff
    33d0:	6806      	ldr	r6, [r0, #0]
    33d2:	5535      	strb	r5, [r6, r4]

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_RXSTP) {
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_RXSTP;
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_STALL) {
    33d4:	2a03      	cmp	r2, #3
    33d6:	d109      	bne.n	33ec <usb_device_endpoint_enable_callback+0x40>
		if (ep & USB_EP_DIR_IN) {
    33d8:	b249      	sxtb	r1, r1
    33da:	2900      	cmp	r1, #0
    33dc:	db44      	blt.n	3468 <usb_device_endpoint_enable_callback+0xbc>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_STALL1;
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_STALL0;
    33de:	6802      	ldr	r2, [r0, #0]
    33e0:	015b      	lsls	r3, r3, #5
    33e2:	18d3      	adds	r3, r2, r3
    33e4:	330a      	adds	r3, #10
    33e6:	33ff      	adds	r3, #255	; 0xff
    33e8:	2220      	movs	r2, #32
    33ea:	701a      	strb	r2, [r3, #0]
		}
	}

	return STATUS_OK;
}
    33ec:	2000      	movs	r0, #0
    33ee:	bd70      	pop	{r4, r5, r6, pc}
		} else if (ep & USB_EP_DIR_IN) {
    33f0:	b24c      	sxtb	r4, r1
    33f2:	2c00      	cmp	r4, #0
    33f4:	db08      	blt.n	3408 <usb_device_endpoint_enable_callback+0x5c>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRCPT0;
    33f6:	015c      	lsls	r4, r3, #5
    33f8:	6805      	ldr	r5, [r0, #0]
    33fa:	46ac      	mov	ip, r5
    33fc:	4464      	add	r4, ip
    33fe:	340a      	adds	r4, #10
    3400:	34ff      	adds	r4, #255	; 0xff
    3402:	2501      	movs	r5, #1
    3404:	7025      	strb	r5, [r4, #0]
    3406:	e7e5      	b.n	33d4 <usb_device_endpoint_enable_callback+0x28>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRCPT1;
    3408:	015c      	lsls	r4, r3, #5
    340a:	6805      	ldr	r5, [r0, #0]
    340c:	46ac      	mov	ip, r5
    340e:	4464      	add	r4, ip
    3410:	340a      	adds	r4, #10
    3412:	34ff      	adds	r4, #255	; 0xff
    3414:	2502      	movs	r5, #2
    3416:	7025      	strb	r5, [r4, #0]
    3418:	e7dc      	b.n	33d4 <usb_device_endpoint_enable_callback+0x28>
	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL) {
    341a:	2a01      	cmp	r2, #1
    341c:	d11a      	bne.n	3454 <usb_device_endpoint_enable_callback+0xa8>
		if (ep_num == 0) { // control endpoint
    341e:	2b00      	cmp	r3, #0
    3420:	d105      	bne.n	342e <usb_device_endpoint_enable_callback+0x82>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRFAIL0 | USB_DEVICE_EPINTENSET_TRFAIL1;
    3422:	6802      	ldr	r2, [r0, #0]
    3424:	210c      	movs	r1, #12
    3426:	230a      	movs	r3, #10
    3428:	33ff      	adds	r3, #255	; 0xff
    342a:	54d1      	strb	r1, [r2, r3]
    342c:	e7de      	b.n	33ec <usb_device_endpoint_enable_callback+0x40>
		} else if (ep & USB_EP_DIR_IN) {
    342e:	b249      	sxtb	r1, r1
    3430:	2900      	cmp	r1, #0
    3432:	db07      	blt.n	3444 <usb_device_endpoint_enable_callback+0x98>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRFAIL0;
    3434:	6802      	ldr	r2, [r0, #0]
    3436:	015b      	lsls	r3, r3, #5
    3438:	18d3      	adds	r3, r2, r3
    343a:	330a      	adds	r3, #10
    343c:	33ff      	adds	r3, #255	; 0xff
    343e:	2204      	movs	r2, #4
    3440:	701a      	strb	r2, [r3, #0]
    3442:	e7d3      	b.n	33ec <usb_device_endpoint_enable_callback+0x40>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRFAIL1;
    3444:	6802      	ldr	r2, [r0, #0]
    3446:	015b      	lsls	r3, r3, #5
    3448:	18d3      	adds	r3, r2, r3
    344a:	330a      	adds	r3, #10
    344c:	33ff      	adds	r3, #255	; 0xff
    344e:	2208      	movs	r2, #8
    3450:	701a      	strb	r2, [r3, #0]
    3452:	e7cb      	b.n	33ec <usb_device_endpoint_enable_callback+0x40>
	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_RXSTP) {
    3454:	2a02      	cmp	r2, #2
    3456:	d1bd      	bne.n	33d4 <usb_device_endpoint_enable_callback+0x28>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_RXSTP;
    3458:	6802      	ldr	r2, [r0, #0]
    345a:	015b      	lsls	r3, r3, #5
    345c:	18d3      	adds	r3, r2, r3
    345e:	330a      	adds	r3, #10
    3460:	33ff      	adds	r3, #255	; 0xff
    3462:	2210      	movs	r2, #16
    3464:	701a      	strb	r2, [r3, #0]
    3466:	e7c1      	b.n	33ec <usb_device_endpoint_enable_callback+0x40>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_STALL1;
    3468:	6802      	ldr	r2, [r0, #0]
    346a:	015b      	lsls	r3, r3, #5
    346c:	18d3      	adds	r3, r2, r3
    346e:	330a      	adds	r3, #10
    3470:	33ff      	adds	r3, #255	; 0xff
    3472:	2240      	movs	r2, #64	; 0x40
    3474:	701a      	strb	r2, [r3, #0]
    3476:	e7b9      	b.n	33ec <usb_device_endpoint_enable_callback+0x40>
    3478:	00005228 	.word	0x00005228

0000347c <usb_device_endpoint_disable_callback>:
 * \retval STATUS_OK    The callback was disabled successfully.
 */
enum status_code usb_device_endpoint_disable_callback(
		struct usb_module *module_inst, uint8_t ep,
		enum usb_device_endpoint_callback callback_type)
{
    347c:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    347e:	230f      	movs	r3, #15
    3480:	400b      	ands	r3, r1
	Assert(ep_num < USB_EPT_NUM);

	/* Enable callback */
	module_inst->device_endpoint_enabled_callback_mask[ep_num] &= ~_usb_endpoint_irq_bits[callback_type];
    3482:	18c4      	adds	r4, r0, r3
    3484:	3461      	adds	r4, #97	; 0x61
    3486:	34ff      	adds	r4, #255	; 0xff
    3488:	4d2f      	ldr	r5, [pc, #188]	; (3548 <usb_device_endpoint_disable_callback+0xcc>)
    348a:	5cae      	ldrb	r6, [r5, r2]
    348c:	7825      	ldrb	r5, [r4, #0]
    348e:	43b5      	bics	r5, r6
    3490:	7025      	strb	r5, [r4, #0]

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRCPT) {
    3492:	2a00      	cmp	r2, #0
    3494:	d129      	bne.n	34ea <usb_device_endpoint_disable_callback+0x6e>
		if (ep_num == 0) { // control endpoint
    3496:	2b00      	cmp	r3, #0
    3498:	d112      	bne.n	34c0 <usb_device_endpoint_disable_callback+0x44>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg =  USB_DEVICE_EPINTENCLR_TRCPT0 | USB_DEVICE_EPINTENCLR_TRCPT1;
    349a:	2503      	movs	r5, #3
    349c:	2484      	movs	r4, #132	; 0x84
    349e:	0064      	lsls	r4, r4, #1
    34a0:	6806      	ldr	r6, [r0, #0]
    34a2:	5535      	strb	r5, [r6, r4]

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_RXSTP) {
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_RXSTP;
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_STALL) {
    34a4:	2a03      	cmp	r2, #3
    34a6:	d109      	bne.n	34bc <usb_device_endpoint_disable_callback+0x40>
		if (ep & USB_EP_DIR_IN) {
    34a8:	b249      	sxtb	r1, r1
    34aa:	2900      	cmp	r1, #0
    34ac:	db44      	blt.n	3538 <usb_device_endpoint_disable_callback+0xbc>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_STALL1;
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_STALL0;
    34ae:	6802      	ldr	r2, [r0, #0]
    34b0:	015b      	lsls	r3, r3, #5
    34b2:	18d3      	adds	r3, r2, r3
    34b4:	3309      	adds	r3, #9
    34b6:	33ff      	adds	r3, #255	; 0xff
    34b8:	2220      	movs	r2, #32
    34ba:	701a      	strb	r2, [r3, #0]
		}
	}

	return STATUS_OK;
}
    34bc:	2000      	movs	r0, #0
    34be:	bd70      	pop	{r4, r5, r6, pc}
		} else if (ep & USB_EP_DIR_IN) {
    34c0:	b24c      	sxtb	r4, r1
    34c2:	2c00      	cmp	r4, #0
    34c4:	db08      	blt.n	34d8 <usb_device_endpoint_disable_callback+0x5c>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg =  USB_DEVICE_EPINTENCLR_TRCPT0;
    34c6:	015c      	lsls	r4, r3, #5
    34c8:	6805      	ldr	r5, [r0, #0]
    34ca:	46ac      	mov	ip, r5
    34cc:	4464      	add	r4, ip
    34ce:	3409      	adds	r4, #9
    34d0:	34ff      	adds	r4, #255	; 0xff
    34d2:	2501      	movs	r5, #1
    34d4:	7025      	strb	r5, [r4, #0]
    34d6:	e7e5      	b.n	34a4 <usb_device_endpoint_disable_callback+0x28>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg =  USB_DEVICE_EPINTENCLR_TRCPT1;
    34d8:	015c      	lsls	r4, r3, #5
    34da:	6805      	ldr	r5, [r0, #0]
    34dc:	46ac      	mov	ip, r5
    34de:	4464      	add	r4, ip
    34e0:	3409      	adds	r4, #9
    34e2:	34ff      	adds	r4, #255	; 0xff
    34e4:	2502      	movs	r5, #2
    34e6:	7025      	strb	r5, [r4, #0]
    34e8:	e7dc      	b.n	34a4 <usb_device_endpoint_disable_callback+0x28>
	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL) {
    34ea:	2a01      	cmp	r2, #1
    34ec:	d11a      	bne.n	3524 <usb_device_endpoint_disable_callback+0xa8>
		if (ep_num == 0) { // control endpoint
    34ee:	2b00      	cmp	r3, #0
    34f0:	d105      	bne.n	34fe <usb_device_endpoint_disable_callback+0x82>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_TRFAIL0 | USB_DEVICE_EPINTENCLR_TRFAIL1;
    34f2:	6802      	ldr	r2, [r0, #0]
    34f4:	210c      	movs	r1, #12
    34f6:	3309      	adds	r3, #9
    34f8:	33ff      	adds	r3, #255	; 0xff
    34fa:	54d1      	strb	r1, [r2, r3]
    34fc:	e7de      	b.n	34bc <usb_device_endpoint_disable_callback+0x40>
		} else if (ep & USB_EP_DIR_IN) {
    34fe:	b249      	sxtb	r1, r1
    3500:	2900      	cmp	r1, #0
    3502:	db07      	blt.n	3514 <usb_device_endpoint_disable_callback+0x98>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_TRFAIL0;
    3504:	6802      	ldr	r2, [r0, #0]
    3506:	015b      	lsls	r3, r3, #5
    3508:	18d3      	adds	r3, r2, r3
    350a:	3309      	adds	r3, #9
    350c:	33ff      	adds	r3, #255	; 0xff
    350e:	2204      	movs	r2, #4
    3510:	701a      	strb	r2, [r3, #0]
    3512:	e7d3      	b.n	34bc <usb_device_endpoint_disable_callback+0x40>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_TRFAIL1;
    3514:	6802      	ldr	r2, [r0, #0]
    3516:	015b      	lsls	r3, r3, #5
    3518:	18d3      	adds	r3, r2, r3
    351a:	3309      	adds	r3, #9
    351c:	33ff      	adds	r3, #255	; 0xff
    351e:	2208      	movs	r2, #8
    3520:	701a      	strb	r2, [r3, #0]
    3522:	e7cb      	b.n	34bc <usb_device_endpoint_disable_callback+0x40>
	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_RXSTP) {
    3524:	2a02      	cmp	r2, #2
    3526:	d1bd      	bne.n	34a4 <usb_device_endpoint_disable_callback+0x28>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_RXSTP;
    3528:	6802      	ldr	r2, [r0, #0]
    352a:	015b      	lsls	r3, r3, #5
    352c:	18d3      	adds	r3, r2, r3
    352e:	3309      	adds	r3, #9
    3530:	33ff      	adds	r3, #255	; 0xff
    3532:	2210      	movs	r2, #16
    3534:	701a      	strb	r2, [r3, #0]
    3536:	e7c1      	b.n	34bc <usb_device_endpoint_disable_callback+0x40>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_STALL1;
    3538:	6802      	ldr	r2, [r0, #0]
    353a:	015b      	lsls	r3, r3, #5
    353c:	18d3      	adds	r3, r2, r3
    353e:	3309      	adds	r3, #9
    3540:	33ff      	adds	r3, #255	; 0xff
    3542:	2240      	movs	r2, #64	; 0x40
    3544:	701a      	strb	r2, [r3, #0]
    3546:	e7b9      	b.n	34bc <usb_device_endpoint_disable_callback+0x40>
    3548:	00005228 	.word	0x00005228

0000354c <usb_device_endpoint_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(ep_config);

	/* Write default config to config struct */
	ep_config->ep_address = 0;
    354c:	2300      	movs	r3, #0
    354e:	7003      	strb	r3, [r0, #0]
	ep_config->ep_size = USB_ENDPOINT_8_BYTE;
    3550:	7043      	strb	r3, [r0, #1]
	ep_config->auto_zlp = false;
    3552:	7083      	strb	r3, [r0, #2]
	ep_config->ep_type = USB_DEVICE_ENDPOINT_TYPE_CONTROL;
    3554:	3301      	adds	r3, #1
    3556:	70c3      	strb	r3, [r0, #3]
}
    3558:	4770      	bx	lr
	...

0000355c <usb_device_endpoint_set_config>:
 * \retval STATUS_OK         The device endpoint was configured successfully
 * \retval STATUS_ERR_DENIED The endpoint address is already configured
 */
enum status_code usb_device_endpoint_set_config(struct usb_module *module_inst,
		struct usb_device_endpoint_config *ep_config)
{
    355c:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(ep_config);

	uint8_t ep_num = ep_config->ep_address & USB_EP_ADDR_MASK;
    355e:	780c      	ldrb	r4, [r1, #0]
    3560:	230f      	movs	r3, #15
    3562:	4023      	ands	r3, r4
	uint8_t ep_bank = (ep_config->ep_address & USB_EP_DIR_IN) ? 1 : 0;
    3564:	b264      	sxtb	r4, r4

	switch (ep_config->ep_type) {
    3566:	78ca      	ldrb	r2, [r1, #3]
    3568:	2a04      	cmp	r2, #4
    356a:	d870      	bhi.n	364e <usb_device_endpoint_set_config+0xf2>
    356c:	0092      	lsls	r2, r2, #2
    356e:	4d89      	ldr	r5, [pc, #548]	; (3794 <usb_device_endpoint_set_config+0x238>)
    3570:	58aa      	ldr	r2, [r5, r2]
    3572:	4697      	mov	pc, r2
		case USB_DEVICE_ENDPOINT_TYPE_DISABLE:
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(0) |  USB_DEVICE_EPCFG_EPTYPE1(0);
    3574:	6802      	ldr	r2, [r0, #0]
    3576:	3308      	adds	r3, #8
    3578:	015b      	lsls	r3, r3, #5
    357a:	2100      	movs	r1, #0
    357c:	5499      	strb	r1, [r3, r2]
			return STATUS_OK;
    357e:	2200      	movs	r2, #0
    3580:	e082      	b.n	3688 <usb_device_endpoint_set_config+0x12c>
    3582:	015c      	lsls	r4, r3, #5
    3584:	6802      	ldr	r2, [r0, #0]
    3586:	4694      	mov	ip, r2
    3588:	4464      	add	r4, ip

		case USB_DEVICE_ENDPOINT_TYPE_CONTROL:
			if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0 && \
    358a:	2280      	movs	r2, #128	; 0x80
    358c:	0052      	lsls	r2, r2, #1
    358e:	5ca5      	ldrb	r5, [r4, r2]
				(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0) {
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(1) | USB_DEVICE_EPCFG_EPTYPE1(1);
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
			} else {
				return STATUS_ERR_DENIED;
    3590:	3ae4      	subs	r2, #228	; 0xe4
			if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0 && \
    3592:	076d      	lsls	r5, r5, #29
    3594:	d178      	bne.n	3688 <usb_device_endpoint_set_config+0x12c>
				(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0) {
    3596:	32e4      	adds	r2, #228	; 0xe4
    3598:	5ca6      	ldrb	r6, [r4, r2]
			if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0 && \
    359a:	2570      	movs	r5, #112	; 0x70
				return STATUS_ERR_DENIED;
    359c:	3ae4      	subs	r2, #228	; 0xe4
			if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0 && \
    359e:	422e      	tst	r6, r5
    35a0:	d172      	bne.n	3688 <usb_device_endpoint_set_config+0x12c>
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(1) | USB_DEVICE_EPCFG_EPTYPE1(1);
    35a2:	3d5f      	subs	r5, #95	; 0x5f
    35a4:	32e4      	adds	r2, #228	; 0xe4
    35a6:	54a5      	strb	r5, [r4, r2]
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    35a8:	001a      	movs	r2, r3
    35aa:	3208      	adds	r2, #8
    35ac:	0152      	lsls	r2, r2, #5
    35ae:	6804      	ldr	r4, [r0, #0]
    35b0:	18a4      	adds	r4, r4, r2
    35b2:	352f      	adds	r5, #47	; 0x2f
    35b4:	7165      	strb	r5, [r4, #5]
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    35b6:	6800      	ldr	r0, [r0, #0]
    35b8:	1882      	adds	r2, r0, r2
    35ba:	2080      	movs	r0, #128	; 0x80
    35bc:	7110      	strb	r0, [r2, #4]
			}
			if (true == ep_config->auto_zlp) {
    35be:	788a      	ldrb	r2, [r1, #2]
    35c0:	2a00      	cmp	r2, #0
    35c2:	d01f      	beq.n	3604 <usb_device_endpoint_set_config+0xa8>
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
    35c4:	0158      	lsls	r0, r3, #5
    35c6:	4a74      	ldr	r2, [pc, #464]	; (3798 <usb_device_endpoint_set_config+0x23c>)
    35c8:	1812      	adds	r2, r2, r0
    35ca:	6854      	ldr	r4, [r2, #4]
    35cc:	2080      	movs	r0, #128	; 0x80
    35ce:	0600      	lsls	r0, r0, #24
    35d0:	4304      	orrs	r4, r0
    35d2:	6054      	str	r4, [r2, #4]
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
    35d4:	6954      	ldr	r4, [r2, #20]
    35d6:	4320      	orrs	r0, r4
    35d8:	6150      	str	r0, [r2, #20]
			} else {
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
			}
			usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.SIZE = ep_config->ep_size;
    35da:	2507      	movs	r5, #7
    35dc:	784c      	ldrb	r4, [r1, #1]
    35de:	015a      	lsls	r2, r3, #5
    35e0:	4b6d      	ldr	r3, [pc, #436]	; (3798 <usb_device_endpoint_set_config+0x23c>)
    35e2:	189b      	adds	r3, r3, r2
    35e4:	6858      	ldr	r0, [r3, #4]
    35e6:	402c      	ands	r4, r5
    35e8:	0724      	lsls	r4, r4, #28
    35ea:	4e6c      	ldr	r6, [pc, #432]	; (379c <usb_device_endpoint_set_config+0x240>)
    35ec:	4030      	ands	r0, r6
    35ee:	4320      	orrs	r0, r4
    35f0:	6058      	str	r0, [r3, #4]
			usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.SIZE = ep_config->ep_size;
    35f2:	7849      	ldrb	r1, [r1, #1]
    35f4:	695a      	ldr	r2, [r3, #20]
    35f6:	4029      	ands	r1, r5
    35f8:	0709      	lsls	r1, r1, #28
    35fa:	4032      	ands	r2, r6
    35fc:	430a      	orrs	r2, r1
    35fe:	615a      	str	r2, [r3, #20]
			return STATUS_OK;
    3600:	2200      	movs	r2, #0
    3602:	e041      	b.n	3688 <usb_device_endpoint_set_config+0x12c>
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
    3604:	0158      	lsls	r0, r3, #5
    3606:	4a64      	ldr	r2, [pc, #400]	; (3798 <usb_device_endpoint_set_config+0x23c>)
    3608:	1812      	adds	r2, r2, r0
    360a:	6850      	ldr	r0, [r2, #4]
    360c:	0040      	lsls	r0, r0, #1
    360e:	0840      	lsrs	r0, r0, #1
    3610:	6050      	str	r0, [r2, #4]
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
    3612:	6950      	ldr	r0, [r2, #20]
    3614:	0040      	lsls	r0, r0, #1
    3616:	0840      	lsrs	r0, r0, #1
    3618:	6150      	str	r0, [r2, #20]
    361a:	e7de      	b.n	35da <usb_device_endpoint_set_config+0x7e>

		case USB_DEVICE_ENDPOINT_TYPE_ISOCHRONOUS:
			if (ep_bank) {
    361c:	2c00      	cmp	r4, #0
    361e:	db35      	blt.n	368c <usb_device_endpoint_set_config+0x130>
    3620:	015d      	lsls	r5, r3, #5
    3622:	6802      	ldr	r2, [r0, #0]
    3624:	4694      	mov	ip, r2
    3626:	4465      	add	r5, ip
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    3628:	2280      	movs	r2, #128	; 0x80
    362a:	0052      	lsls	r2, r2, #1
    362c:	5cae      	ldrb	r6, [r5, r2]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(2);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				} else {
					return STATUS_ERR_DENIED;
    362e:	3ae4      	subs	r2, #228	; 0xe4
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    3630:	0776      	lsls	r6, r6, #29
    3632:	d129      	bne.n	3688 <usb_device_endpoint_set_config+0x12c>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(2);
    3634:	2680      	movs	r6, #128	; 0x80
    3636:	0076      	lsls	r6, r6, #1
    3638:	5daa      	ldrb	r2, [r5, r6]
    363a:	2702      	movs	r7, #2
    363c:	433a      	orrs	r2, r7
    363e:	55aa      	strb	r2, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    3640:	6802      	ldr	r2, [r0, #0]
    3642:	0018      	movs	r0, r3
    3644:	3008      	adds	r0, #8
    3646:	0140      	lsls	r0, r0, #5
    3648:	1812      	adds	r2, r2, r0
    364a:	2040      	movs	r0, #64	; 0x40
    364c:	7150      	strb	r0, [r2, #5]
	uint8_t ep_bank = (ep_config->ep_address & USB_EP_DIR_IN) ? 1 : 0;
    364e:	0fe2      	lsrs	r2, r4, #31

		default:
			break;
	}

	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.bit.SIZE = ep_config->ep_size;
    3650:	784f      	ldrb	r7, [r1, #1]
    3652:	005d      	lsls	r5, r3, #1
    3654:	18ad      	adds	r5, r5, r2
    3656:	012d      	lsls	r5, r5, #4
    3658:	4e4f      	ldr	r6, [pc, #316]	; (3798 <usb_device_endpoint_set_config+0x23c>)
    365a:	1975      	adds	r5, r6, r5
    365c:	6868      	ldr	r0, [r5, #4]
    365e:	2407      	movs	r4, #7
    3660:	403c      	ands	r4, r7
    3662:	0724      	lsls	r4, r4, #28
    3664:	4e4d      	ldr	r6, [pc, #308]	; (379c <usb_device_endpoint_set_config+0x240>)
    3666:	4030      	ands	r0, r6
    3668:	4320      	orrs	r0, r4
    366a:	6068      	str	r0, [r5, #4]

	if (true == ep_config->auto_zlp) {
    366c:	7889      	ldrb	r1, [r1, #2]
    366e:	2900      	cmp	r1, #0
    3670:	d000      	beq.n	3674 <usb_device_endpoint_set_config+0x118>
    3672:	e088      	b.n	3786 <usb_device_endpoint_set_config+0x22a>
		usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
		} else {
		usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
    3674:	005b      	lsls	r3, r3, #1
    3676:	189b      	adds	r3, r3, r2
    3678:	011b      	lsls	r3, r3, #4
    367a:	4a47      	ldr	r2, [pc, #284]	; (3798 <usb_device_endpoint_set_config+0x23c>)
    367c:	18d3      	adds	r3, r2, r3
    367e:	685a      	ldr	r2, [r3, #4]
    3680:	0052      	lsls	r2, r2, #1
    3682:	0852      	lsrs	r2, r2, #1
    3684:	605a      	str	r2, [r3, #4]
	}

	return STATUS_OK;
    3686:	2200      	movs	r2, #0
}
    3688:	0010      	movs	r0, r2
    368a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    368c:	015d      	lsls	r5, r3, #5
    368e:	6802      	ldr	r2, [r0, #0]
    3690:	4694      	mov	ip, r2
    3692:	4465      	add	r5, ip
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    3694:	2280      	movs	r2, #128	; 0x80
    3696:	0052      	lsls	r2, r2, #1
    3698:	5caf      	ldrb	r7, [r5, r2]
    369a:	2670      	movs	r6, #112	; 0x70
					return STATUS_ERR_DENIED;
    369c:	3ae4      	subs	r2, #228	; 0xe4
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    369e:	4237      	tst	r7, r6
    36a0:	d1f2      	bne.n	3688 <usb_device_endpoint_set_config+0x12c>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(2);
    36a2:	3690      	adds	r6, #144	; 0x90
    36a4:	5daa      	ldrb	r2, [r5, r6]
    36a6:	2720      	movs	r7, #32
    36a8:	433a      	orrs	r2, r7
    36aa:	55aa      	strb	r2, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    36ac:	6802      	ldr	r2, [r0, #0]
    36ae:	0018      	movs	r0, r3
    36b0:	3008      	adds	r0, #8
    36b2:	0140      	lsls	r0, r0, #5
    36b4:	1812      	adds	r2, r2, r0
    36b6:	2080      	movs	r0, #128	; 0x80
    36b8:	7110      	strb	r0, [r2, #4]
    36ba:	e7c8      	b.n	364e <usb_device_endpoint_set_config+0xf2>
			if (ep_bank) {
    36bc:	2c00      	cmp	r4, #0
    36be:	db17      	blt.n	36f0 <usb_device_endpoint_set_config+0x194>
    36c0:	015d      	lsls	r5, r3, #5
    36c2:	6802      	ldr	r2, [r0, #0]
    36c4:	4694      	mov	ip, r2
    36c6:	4465      	add	r5, ip
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    36c8:	2280      	movs	r2, #128	; 0x80
    36ca:	0052      	lsls	r2, r2, #1
    36cc:	5cae      	ldrb	r6, [r5, r2]
					return STATUS_ERR_DENIED;
    36ce:	3ae4      	subs	r2, #228	; 0xe4
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    36d0:	0776      	lsls	r6, r6, #29
    36d2:	d1d9      	bne.n	3688 <usb_device_endpoint_set_config+0x12c>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(3);
    36d4:	2680      	movs	r6, #128	; 0x80
    36d6:	0076      	lsls	r6, r6, #1
    36d8:	5daa      	ldrb	r2, [r5, r6]
    36da:	2703      	movs	r7, #3
    36dc:	433a      	orrs	r2, r7
    36de:	55aa      	strb	r2, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    36e0:	6802      	ldr	r2, [r0, #0]
    36e2:	0018      	movs	r0, r3
    36e4:	3008      	adds	r0, #8
    36e6:	0140      	lsls	r0, r0, #5
    36e8:	1812      	adds	r2, r2, r0
    36ea:	2040      	movs	r0, #64	; 0x40
    36ec:	7150      	strb	r0, [r2, #5]
    36ee:	e7ae      	b.n	364e <usb_device_endpoint_set_config+0xf2>
    36f0:	015d      	lsls	r5, r3, #5
    36f2:	6802      	ldr	r2, [r0, #0]
    36f4:	4694      	mov	ip, r2
    36f6:	4465      	add	r5, ip
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    36f8:	2280      	movs	r2, #128	; 0x80
    36fa:	0052      	lsls	r2, r2, #1
    36fc:	5caf      	ldrb	r7, [r5, r2]
    36fe:	2670      	movs	r6, #112	; 0x70
					return STATUS_ERR_DENIED;
    3700:	3ae4      	subs	r2, #228	; 0xe4
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    3702:	4237      	tst	r7, r6
    3704:	d1c0      	bne.n	3688 <usb_device_endpoint_set_config+0x12c>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(3);
    3706:	3690      	adds	r6, #144	; 0x90
    3708:	5daa      	ldrb	r2, [r5, r6]
    370a:	2730      	movs	r7, #48	; 0x30
    370c:	433a      	orrs	r2, r7
    370e:	55aa      	strb	r2, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    3710:	6802      	ldr	r2, [r0, #0]
    3712:	0018      	movs	r0, r3
    3714:	3008      	adds	r0, #8
    3716:	0140      	lsls	r0, r0, #5
    3718:	1812      	adds	r2, r2, r0
    371a:	2080      	movs	r0, #128	; 0x80
    371c:	7110      	strb	r0, [r2, #4]
    371e:	e796      	b.n	364e <usb_device_endpoint_set_config+0xf2>
			if (ep_bank) {
    3720:	2c00      	cmp	r4, #0
    3722:	db17      	blt.n	3754 <usb_device_endpoint_set_config+0x1f8>
    3724:	015d      	lsls	r5, r3, #5
    3726:	6802      	ldr	r2, [r0, #0]
    3728:	4694      	mov	ip, r2
    372a:	4465      	add	r5, ip
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    372c:	2280      	movs	r2, #128	; 0x80
    372e:	0052      	lsls	r2, r2, #1
    3730:	5cae      	ldrb	r6, [r5, r2]
					return STATUS_ERR_DENIED;
    3732:	3ae4      	subs	r2, #228	; 0xe4
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    3734:	0776      	lsls	r6, r6, #29
    3736:	d1a7      	bne.n	3688 <usb_device_endpoint_set_config+0x12c>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(4);
    3738:	2680      	movs	r6, #128	; 0x80
    373a:	0076      	lsls	r6, r6, #1
    373c:	5daa      	ldrb	r2, [r5, r6]
    373e:	2704      	movs	r7, #4
    3740:	433a      	orrs	r2, r7
    3742:	55aa      	strb	r2, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    3744:	6802      	ldr	r2, [r0, #0]
    3746:	0018      	movs	r0, r3
    3748:	3008      	adds	r0, #8
    374a:	0140      	lsls	r0, r0, #5
    374c:	1812      	adds	r2, r2, r0
    374e:	2040      	movs	r0, #64	; 0x40
    3750:	7150      	strb	r0, [r2, #5]
    3752:	e77c      	b.n	364e <usb_device_endpoint_set_config+0xf2>
    3754:	015d      	lsls	r5, r3, #5
    3756:	6802      	ldr	r2, [r0, #0]
    3758:	4694      	mov	ip, r2
    375a:	4465      	add	r5, ip
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    375c:	2280      	movs	r2, #128	; 0x80
    375e:	0052      	lsls	r2, r2, #1
    3760:	5caf      	ldrb	r7, [r5, r2]
    3762:	2670      	movs	r6, #112	; 0x70
					return STATUS_ERR_DENIED;
    3764:	3ae4      	subs	r2, #228	; 0xe4
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    3766:	4237      	tst	r7, r6
    3768:	d000      	beq.n	376c <usb_device_endpoint_set_config+0x210>
    376a:	e78d      	b.n	3688 <usb_device_endpoint_set_config+0x12c>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(4);
    376c:	3690      	adds	r6, #144	; 0x90
    376e:	5daa      	ldrb	r2, [r5, r6]
    3770:	2740      	movs	r7, #64	; 0x40
    3772:	433a      	orrs	r2, r7
    3774:	55aa      	strb	r2, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    3776:	6802      	ldr	r2, [r0, #0]
    3778:	0018      	movs	r0, r3
    377a:	3008      	adds	r0, #8
    377c:	0140      	lsls	r0, r0, #5
    377e:	1812      	adds	r2, r2, r0
    3780:	2080      	movs	r0, #128	; 0x80
    3782:	7110      	strb	r0, [r2, #4]
    3784:	e763      	b.n	364e <usb_device_endpoint_set_config+0xf2>
		usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
    3786:	6869      	ldr	r1, [r5, #4]
    3788:	2380      	movs	r3, #128	; 0x80
    378a:	061b      	lsls	r3, r3, #24
    378c:	430b      	orrs	r3, r1
    378e:	606b      	str	r3, [r5, #4]
	return STATUS_OK;
    3790:	2200      	movs	r2, #0
    3792:	e779      	b.n	3688 <usb_device_endpoint_set_config+0x12c>
    3794:	00005204 	.word	0x00005204
    3798:	20000a44 	.word	0x20000a44
    379c:	8fffffff 	.word	0x8fffffff

000037a0 <usb_device_endpoint_abort_job>:
 * \param ep          Endpoint address
 */
void usb_device_endpoint_abort_job(struct usb_module *module_inst, uint8_t ep)
{
	uint8_t ep_num;
	ep_num = ep & USB_EP_ADDR_MASK;
    37a0:	230f      	movs	r3, #15
    37a2:	400b      	ands	r3, r1

	// Stop transfer
	if (ep & USB_EP_DIR_IN) {
    37a4:	b249      	sxtb	r1, r1
    37a6:	2900      	cmp	r1, #0
    37a8:	db0a      	blt.n	37c0 <usb_device_endpoint_abort_job+0x20>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
		// Eventually ack a transfer occur during abort
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT1;
	} else {
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    37aa:	3308      	adds	r3, #8
    37ac:	015b      	lsls	r3, r3, #5
    37ae:	6802      	ldr	r2, [r0, #0]
    37b0:	18d2      	adds	r2, r2, r3
    37b2:	2140      	movs	r1, #64	; 0x40
    37b4:	7151      	strb	r1, [r2, #5]
		// Eventually ack a transfer occur during abort
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT0;
    37b6:	6802      	ldr	r2, [r0, #0]
    37b8:	18d3      	adds	r3, r2, r3
    37ba:	2201      	movs	r2, #1
    37bc:	71da      	strb	r2, [r3, #7]
	}
}
    37be:	4770      	bx	lr
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    37c0:	3308      	adds	r3, #8
    37c2:	015b      	lsls	r3, r3, #5
    37c4:	6802      	ldr	r2, [r0, #0]
    37c6:	18d2      	adds	r2, r2, r3
    37c8:	2180      	movs	r1, #128	; 0x80
    37ca:	7111      	strb	r1, [r2, #4]
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT1;
    37cc:	6802      	ldr	r2, [r0, #0]
    37ce:	18d3      	adds	r3, r2, r3
    37d0:	2202      	movs	r2, #2
    37d2:	71da      	strb	r2, [r3, #7]
    37d4:	e7f3      	b.n	37be <usb_device_endpoint_abort_job+0x1e>

000037d6 <usb_device_endpoint_is_halted>:
 *
 * \return \c true if the endpoint is halted
 */
bool usb_device_endpoint_is_halted(struct usb_module *module_inst, uint8_t ep)
{
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    37d6:	230f      	movs	r3, #15
    37d8:	400b      	ands	r3, r1

	if (ep & USB_EP_DIR_IN) {
    37da:	b249      	sxtb	r1, r1
    37dc:	2900      	cmp	r1, #0
    37de:	db07      	blt.n	37f0 <usb_device_endpoint_is_halted+0x1a>
		return (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ1);
	} else {
		return (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ0);
    37e0:	6802      	ldr	r2, [r0, #0]
    37e2:	3308      	adds	r3, #8
    37e4:	015b      	lsls	r3, r3, #5
    37e6:	18d3      	adds	r3, r2, r3
    37e8:	7998      	ldrb	r0, [r3, #6]
    37ea:	06c0      	lsls	r0, r0, #27
    37ec:	0fc0      	lsrs	r0, r0, #31
	}
}
    37ee:	4770      	bx	lr
		return (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ1);
    37f0:	6802      	ldr	r2, [r0, #0]
    37f2:	3308      	adds	r3, #8
    37f4:	015b      	lsls	r3, r3, #5
    37f6:	18d3      	adds	r3, r2, r3
    37f8:	7998      	ldrb	r0, [r3, #6]
    37fa:	0680      	lsls	r0, r0, #26
    37fc:	0fc0      	lsrs	r0, r0, #31
    37fe:	e7f6      	b.n	37ee <usb_device_endpoint_is_halted+0x18>

00003800 <usb_device_endpoint_set_halt>:
 * \param module_inst Pointer to USB software instance struct
 * \param ep          Endpoint address
 */
void usb_device_endpoint_set_halt(struct usb_module *module_inst, uint8_t ep)
{
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    3800:	230f      	movs	r3, #15
    3802:	400b      	ands	r3, r1

	// Stall endpoint
	if (ep & USB_EP_DIR_IN) {
    3804:	b249      	sxtb	r1, r1
    3806:	2900      	cmp	r1, #0
    3808:	db06      	blt.n	3818 <usb_device_endpoint_set_halt+0x18>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_STALLRQ1;
	} else {
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_STALLRQ0;
    380a:	6802      	ldr	r2, [r0, #0]
    380c:	3308      	adds	r3, #8
    380e:	015b      	lsls	r3, r3, #5
    3810:	18d3      	adds	r3, r2, r3
    3812:	2210      	movs	r2, #16
    3814:	715a      	strb	r2, [r3, #5]
	}
}
    3816:	4770      	bx	lr
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_STALLRQ1;
    3818:	6802      	ldr	r2, [r0, #0]
    381a:	3308      	adds	r3, #8
    381c:	015b      	lsls	r3, r3, #5
    381e:	18d3      	adds	r3, r2, r3
    3820:	2220      	movs	r2, #32
    3822:	715a      	strb	r2, [r3, #5]
    3824:	e7f7      	b.n	3816 <usb_device_endpoint_set_halt+0x16>

00003826 <usb_device_endpoint_clear_halt>:
 *
 * \param module_inst Pointer to USB software instance struct
 * \param ep          Endpoint address
 */
void usb_device_endpoint_clear_halt(struct usb_module *module_inst, uint8_t ep)
{
    3826:	b530      	push	{r4, r5, lr}
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    3828:	230f      	movs	r3, #15
    382a:	400b      	ands	r3, r1

	if (ep & USB_EP_DIR_IN) {
    382c:	b249      	sxtb	r1, r1
    382e:	2900      	cmp	r1, #0
    3830:	db1d      	blt.n	386e <usb_device_endpoint_clear_halt+0x48>
    3832:	0159      	lsls	r1, r3, #5
    3834:	6802      	ldr	r2, [r0, #0]
    3836:	1852      	adds	r2, r2, r1
				// The Stall has occurred, then reset data toggle
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSSET_DTGLIN;
			}
		}
	} else {
		if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ0) {
    3838:	2483      	movs	r4, #131	; 0x83
    383a:	0064      	lsls	r4, r4, #1
    383c:	5d14      	ldrb	r4, [r2, r4]
    383e:	06e4      	lsls	r4, r4, #27
    3840:	d514      	bpl.n	386c <usb_device_endpoint_clear_halt+0x46>
			// Remove stall request
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_STALLRQ0;
    3842:	2510      	movs	r5, #16
    3844:	2482      	movs	r4, #130	; 0x82
    3846:	0064      	lsls	r4, r4, #1
    3848:	5515      	strb	r5, [r2, r4]
    384a:	6802      	ldr	r2, [r0, #0]
    384c:	1852      	adds	r2, r2, r1
			if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL0) {
    384e:	2108      	movs	r1, #8
    3850:	31ff      	adds	r1, #255	; 0xff
    3852:	5c51      	ldrb	r1, [r2, r1]
    3854:	0689      	lsls	r1, r1, #26
    3856:	d509      	bpl.n	386c <usb_device_endpoint_clear_halt+0x46>
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL0;
    3858:	3ce4      	subs	r4, #228	; 0xe4
    385a:	2108      	movs	r1, #8
    385c:	31ff      	adds	r1, #255	; 0xff
    385e:	5454      	strb	r4, [r2, r1]
				// The Stall has occurred, then reset data toggle
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSSET_DTGLOUT;
    3860:	6802      	ldr	r2, [r0, #0]
    3862:	3308      	adds	r3, #8
    3864:	015b      	lsls	r3, r3, #5
    3866:	18d3      	adds	r3, r2, r3
    3868:	2201      	movs	r2, #1
    386a:	711a      	strb	r2, [r3, #4]
			}
		}
	}
}
    386c:	bd30      	pop	{r4, r5, pc}
    386e:	0159      	lsls	r1, r3, #5
    3870:	6802      	ldr	r2, [r0, #0]
    3872:	1852      	adds	r2, r2, r1
		if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ1) {
    3874:	2483      	movs	r4, #131	; 0x83
    3876:	0064      	lsls	r4, r4, #1
    3878:	5d14      	ldrb	r4, [r2, r4]
    387a:	06a4      	lsls	r4, r4, #26
    387c:	d5f6      	bpl.n	386c <usb_device_endpoint_clear_halt+0x46>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_STALLRQ1;
    387e:	2520      	movs	r5, #32
    3880:	2482      	movs	r4, #130	; 0x82
    3882:	0064      	lsls	r4, r4, #1
    3884:	5515      	strb	r5, [r2, r4]
    3886:	6802      	ldr	r2, [r0, #0]
    3888:	1852      	adds	r2, r2, r1
			if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL1) {
    388a:	2108      	movs	r1, #8
    388c:	31ff      	adds	r1, #255	; 0xff
    388e:	5c51      	ldrb	r1, [r2, r1]
    3890:	0649      	lsls	r1, r1, #25
    3892:	d5eb      	bpl.n	386c <usb_device_endpoint_clear_halt+0x46>
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL1;
    3894:	3cc4      	subs	r4, #196	; 0xc4
    3896:	2108      	movs	r1, #8
    3898:	31ff      	adds	r1, #255	; 0xff
    389a:	5454      	strb	r4, [r2, r1]
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSSET_DTGLIN;
    389c:	6802      	ldr	r2, [r0, #0]
    389e:	3308      	adds	r3, #8
    38a0:	015b      	lsls	r3, r3, #5
    38a2:	18d3      	adds	r3, r2, r3
    38a4:	2202      	movs	r2, #2
    38a6:	711a      	strb	r2, [r3, #4]
    38a8:	e7e0      	b.n	386c <usb_device_endpoint_clear_halt+0x46>
	...

000038ac <usb_device_endpoint_write_buffer_job>:
 * \retval STATUS_OK Job started successfully
 * \retval STATUS_ERR_DENIED Endpoint is not ready
 */
enum status_code usb_device_endpoint_write_buffer_job(struct usb_module *module_inst,uint8_t ep_num,
		uint8_t* pbuf, uint32_t buf_size)
{
    38ac:	b530      	push	{r4, r5, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(ep_num < USB_EPT_NUM);

	uint8_t flag;
	flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE1);
    38ae:	000c      	movs	r4, r1
    38b0:	3408      	adds	r4, #8
    38b2:	0164      	lsls	r4, r4, #5
    38b4:	6805      	ldr	r5, [r0, #0]
    38b6:	5d64      	ldrb	r4, [r4, r5]
    38b8:	0664      	lsls	r4, r4, #25
    38ba:	0f64      	lsrs	r4, r4, #29
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
		return STATUS_ERR_DENIED;
    38bc:	251c      	movs	r5, #28
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
    38be:	2c00      	cmp	r4, #0
    38c0:	d101      	bne.n	38c6 <usb_device_endpoint_write_buffer_job+0x1a>
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.MULTI_PACKET_SIZE = 0;
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.BYTE_COUNT = buf_size;
	module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK1RDY;

	return STATUS_OK;
}
    38c2:	0028      	movs	r0, r5
    38c4:	bd30      	pop	{r4, r5, pc}
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].ADDR.reg = (uint32_t)pbuf;
    38c6:	014c      	lsls	r4, r1, #5
    38c8:	4d0b      	ldr	r5, [pc, #44]	; (38f8 <usb_device_endpoint_write_buffer_job+0x4c>)
    38ca:	192d      	adds	r5, r5, r4
    38cc:	002c      	movs	r4, r5
    38ce:	612a      	str	r2, [r5, #16]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.MULTI_PACKET_SIZE = 0;
    38d0:	696a      	ldr	r2, [r5, #20]
    38d2:	4d0a      	ldr	r5, [pc, #40]	; (38fc <usb_device_endpoint_write_buffer_job+0x50>)
    38d4:	402a      	ands	r2, r5
    38d6:	6162      	str	r2, [r4, #20]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.BYTE_COUNT = buf_size;
    38d8:	6962      	ldr	r2, [r4, #20]
    38da:	049b      	lsls	r3, r3, #18
    38dc:	0c9b      	lsrs	r3, r3, #18
    38de:	0b92      	lsrs	r2, r2, #14
    38e0:	0392      	lsls	r2, r2, #14
    38e2:	4313      	orrs	r3, r2
    38e4:	6163      	str	r3, [r4, #20]
	module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK1RDY;
    38e6:	6803      	ldr	r3, [r0, #0]
    38e8:	3108      	adds	r1, #8
    38ea:	0149      	lsls	r1, r1, #5
    38ec:	1859      	adds	r1, r3, r1
    38ee:	2380      	movs	r3, #128	; 0x80
    38f0:	714b      	strb	r3, [r1, #5]
	return STATUS_OK;
    38f2:	2500      	movs	r5, #0
    38f4:	e7e5      	b.n	38c2 <usb_device_endpoint_write_buffer_job+0x16>
    38f6:	46c0      	nop			; (mov r8, r8)
    38f8:	20000a44 	.word	0x20000a44
    38fc:	f0003fff 	.word	0xf0003fff

00003900 <usb_device_endpoint_read_buffer_job>:
 * \retval STATUS_OK Job started successfully
 * \retval STATUS_ERR_DENIED Endpoint is not ready
 */
enum status_code usb_device_endpoint_read_buffer_job(struct usb_module *module_inst,uint8_t ep_num,
		uint8_t* pbuf, uint32_t buf_size)
{
    3900:	b530      	push	{r4, r5, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(ep_num < USB_EPT_NUM);

	uint8_t flag;
	flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE0);
    3902:	000c      	movs	r4, r1
    3904:	3408      	adds	r4, #8
    3906:	0164      	lsls	r4, r4, #5
    3908:	6805      	ldr	r5, [r0, #0]
    390a:	5d64      	ldrb	r4, [r4, r5]
    390c:	0764      	lsls	r4, r4, #29
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
		return STATUS_ERR_DENIED;
    390e:	251c      	movs	r5, #28
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
    3910:	2c00      	cmp	r4, #0
    3912:	d101      	bne.n	3918 <usb_device_endpoint_read_buffer_job+0x18>
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = buf_size;
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT = 0;
	module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK0RDY;

	return STATUS_OK;
}
    3914:	0028      	movs	r0, r5
    3916:	bd30      	pop	{r4, r5, pc}
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].ADDR.reg = (uint32_t)pbuf;
    3918:	4c0b      	ldr	r4, [pc, #44]	; (3948 <usb_device_endpoint_read_buffer_job+0x48>)
    391a:	014d      	lsls	r5, r1, #5
    391c:	512a      	str	r2, [r5, r4]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = buf_size;
    391e:	1962      	adds	r2, r4, r5
    3920:	6854      	ldr	r4, [r2, #4]
    3922:	049b      	lsls	r3, r3, #18
    3924:	091b      	lsrs	r3, r3, #4
    3926:	4d09      	ldr	r5, [pc, #36]	; (394c <usb_device_endpoint_read_buffer_job+0x4c>)
    3928:	402c      	ands	r4, r5
    392a:	4323      	orrs	r3, r4
    392c:	6053      	str	r3, [r2, #4]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT = 0;
    392e:	6853      	ldr	r3, [r2, #4]
    3930:	0b9b      	lsrs	r3, r3, #14
    3932:	039b      	lsls	r3, r3, #14
    3934:	6053      	str	r3, [r2, #4]
	module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK0RDY;
    3936:	6803      	ldr	r3, [r0, #0]
    3938:	3108      	adds	r1, #8
    393a:	0149      	lsls	r1, r1, #5
    393c:	1859      	adds	r1, r3, r1
    393e:	2340      	movs	r3, #64	; 0x40
    3940:	710b      	strb	r3, [r1, #4]
	return STATUS_OK;
    3942:	2500      	movs	r5, #0
    3944:	e7e6      	b.n	3914 <usb_device_endpoint_read_buffer_job+0x14>
    3946:	46c0      	nop			; (mov r8, r8)
    3948:	20000a44 	.word	0x20000a44
    394c:	f0003fff 	.word	0xf0003fff

00003950 <usb_device_endpoint_setup_buffer_job>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* get endpoint configuration from setting register */
	usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].ADDR.reg = (uint32_t)pbuf;
    3950:	4b09      	ldr	r3, [pc, #36]	; (3978 <usb_device_endpoint_setup_buffer_job+0x28>)
    3952:	6019      	str	r1, [r3, #0]
	usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = 8;
    3954:	685a      	ldr	r2, [r3, #4]
    3956:	4909      	ldr	r1, [pc, #36]	; (397c <usb_device_endpoint_setup_buffer_job+0x2c>)
    3958:	4011      	ands	r1, r2
    395a:	2280      	movs	r2, #128	; 0x80
    395c:	0292      	lsls	r2, r2, #10
    395e:	430a      	orrs	r2, r1
    3960:	605a      	str	r2, [r3, #4]
	usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT = 0;
    3962:	685a      	ldr	r2, [r3, #4]
    3964:	0b92      	lsrs	r2, r2, #14
    3966:	0392      	lsls	r2, r2, #14
    3968:	605a      	str	r2, [r3, #4]
	module_inst->hw->DEVICE.DeviceEndpoint[0].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK0RDY;
    396a:	6802      	ldr	r2, [r0, #0]
    396c:	2140      	movs	r1, #64	; 0x40
    396e:	2382      	movs	r3, #130	; 0x82
    3970:	005b      	lsls	r3, r3, #1
    3972:	54d1      	strb	r1, [r2, r3]

	return STATUS_OK;
}
    3974:	2000      	movs	r0, #0
    3976:	4770      	bx	lr
    3978:	20000a44 	.word	0x20000a44
    397c:	f0003fff 	.word	0xf0003fff

00003980 <usb_enable>:
void usb_enable(struct usb_module *module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	module_inst->hw->DEVICE.CTRLA.reg |= USB_CTRLA_ENABLE;
    3980:	6802      	ldr	r2, [r0, #0]
    3982:	7813      	ldrb	r3, [r2, #0]
    3984:	2102      	movs	r1, #2
    3986:	430b      	orrs	r3, r1
    3988:	7013      	strb	r3, [r2, #0]
	while (module_inst->hw->DEVICE.SYNCBUSY.reg == USB_SYNCBUSY_ENABLE);
    398a:	6802      	ldr	r2, [r0, #0]
    398c:	7893      	ldrb	r3, [r2, #2]
    398e:	2b02      	cmp	r3, #2
    3990:	d0fc      	beq.n	398c <usb_enable+0xc>
}
    3992:	4770      	bx	lr

00003994 <USB_Handler>:

/**
 * \brief Interrupt handler for the USB module.
 */
void USB_Handler(void)
{
    3994:	b5f0      	push	{r4, r5, r6, r7, lr}
    3996:	46de      	mov	lr, fp
    3998:	4657      	mov	r7, sl
    399a:	464e      	mov	r6, r9
    399c:	4645      	mov	r5, r8
    399e:	b5e0      	push	{r5, r6, r7, lr}
    39a0:	b083      	sub	sp, #12
	if (_usb_instances->hw->DEVICE.CTRLA.bit.MODE) {
    39a2:	4bc4      	ldr	r3, [pc, #784]	; (3cb4 <USB_Handler+0x320>)
    39a4:	681f      	ldr	r7, [r3, #0]
    39a6:	683d      	ldr	r5, [r7, #0]
    39a8:	782b      	ldrb	r3, [r5, #0]
    39aa:	09db      	lsrs	r3, r3, #7
    39ac:	d114      	bne.n	39d8 <USB_Handler+0x44>
	ep_inst = _usb_instances->hw->DEVICE.EPINTSMRY.reg;
    39ae:	8c2e      	ldrh	r6, [r5, #32]
    39b0:	b2b6      	uxth	r6, r6
	if (0 == ep_inst) {
    39b2:	2e00      	cmp	r6, #0
    39b4:	d000      	beq.n	39b8 <USB_Handler+0x24>
    39b6:	e22d      	b.n	3e14 <USB_Handler+0x480>
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
    39b8:	8bae      	ldrh	r6, [r5, #28]
    39ba:	b2b6      	uxth	r6, r6
				_usb_instances->device_enabled_callback_mask &
    39bc:	23ab      	movs	r3, #171	; 0xab
    39be:	005b      	lsls	r3, r3, #1
		flags_run = flags &
    39c0:	5afb      	ldrh	r3, [r7, r3]
    39c2:	22aa      	movs	r2, #170	; 0xaa
    39c4:	0052      	lsls	r2, r2, #1
    39c6:	5abd      	ldrh	r5, [r7, r2]
    39c8:	401d      	ands	r5, r3
    39ca:	4035      	ands	r5, r6
		for (i = 0; i < USB_DEVICE_CALLBACK_N; i ++) {
    39cc:	2400      	movs	r4, #0
			if (flags & _usb_device_irq_bits[i]) {
    39ce:	4fba      	ldr	r7, [pc, #744]	; (3cb8 <USB_Handler+0x324>)
				_usb_instances->hw->DEVICE.INTFLAG.reg =
    39d0:	4bb8      	ldr	r3, [pc, #736]	; (3cb4 <USB_Handler+0x320>)
    39d2:	4699      	mov	r9, r3
				(_usb_instances->device_callback[i])(_usb_instances, &device_callback_lpm_wakeup_enable);
    39d4:	4698      	mov	r8, r3
    39d6:	e208      	b.n	3dea <USB_Handler+0x456>
	pipe_int = ctz(_usb_instances->hw->HOST.PINTSMRY.reg);
    39d8:	8c2b      	ldrh	r3, [r5, #32]
    39da:	b29b      	uxth	r3, r3
    39dc:	2b00      	cmp	r3, #0
    39de:	d100      	bne.n	39e2 <USB_Handler+0x4e>
    39e0:	e13d      	b.n	3c5e <USB_Handler+0x2ca>
    39e2:	8c28      	ldrh	r0, [r5, #32]
    39e4:	b280      	uxth	r0, r0
    39e6:	4bb5      	ldr	r3, [pc, #724]	; (3cbc <USB_Handler+0x328>)
    39e8:	4798      	blx	r3
    39ea:	0004      	movs	r4, r0
	if (pipe_int < 32) {
    39ec:	281f      	cmp	r0, #31
    39ee:	d900      	bls.n	39f2 <USB_Handler+0x5e>
    39f0:	e135      	b.n	3c5e <USB_Handler+0x2ca>
		flags = _usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg;
    39f2:	0003      	movs	r3, r0
    39f4:	3308      	adds	r3, #8
    39f6:	015b      	lsls	r3, r3, #5
    39f8:	18ed      	adds	r5, r5, r3
    39fa:	79ed      	ldrb	r5, [r5, #7]
    39fc:	b2ed      	uxtb	r5, r5
		if (flags & USB_HOST_PINTFLAG_TRCPT_Msk) {
    39fe:	07ab      	lsls	r3, r5, #30
    3a00:	d041      	beq.n	3a86 <USB_Handler+0xf2>
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    3a02:	4aaf      	ldr	r2, [pc, #700]	; (3cc0 <USB_Handler+0x32c>)
    3a04:	2301      	movs	r3, #1
    3a06:	4083      	lsls	r3, r0
    3a08:	6811      	ldr	r1, [r2, #0]
    3a0a:	4399      	bics	r1, r3
    3a0c:	6011      	str	r1, [r2, #0]
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    3a0e:	0003      	movs	r3, r0
    3a10:	3308      	adds	r3, #8
    3a12:	015b      	lsls	r3, r3, #5
    3a14:	683a      	ldr	r2, [r7, #0]
    3a16:	4694      	mov	ip, r2
    3a18:	4463      	add	r3, ip
    3a1a:	2203      	movs	r2, #3
    3a1c:	71da      	strb	r2, [r3, #7]
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    3a1e:	183b      	adds	r3, r7, r0
    3a20:	33ae      	adds	r3, #174	; 0xae
    3a22:	781b      	ldrb	r3, [r3, #0]
    3a24:	07db      	lsls	r3, r3, #31
    3a26:	d52e      	bpl.n	3a86 <USB_Handler+0xf2>
				pipe_callback_para.pipe_num = pipe_int;
    3a28:	4ba6      	ldr	r3, [pc, #664]	; (3cc4 <USB_Handler+0x330>)
    3a2a:	7018      	strb	r0, [r3, #0]
				if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN ==
    3a2c:	683a      	ldr	r2, [r7, #0]
    3a2e:	0003      	movs	r3, r0
    3a30:	3308      	adds	r3, #8
    3a32:	015b      	lsls	r3, r3, #5
    3a34:	5c9b      	ldrb	r3, [r3, r2]
    3a36:	079b      	lsls	r3, r3, #30
    3a38:	0f9b      	lsrs	r3, r3, #30
    3a3a:	2b01      	cmp	r3, #1
    3a3c:	d100      	bne.n	3a40 <USB_Handler+0xac>
    3a3e:	e094      	b.n	3b6a <USB_Handler+0x1d6>
					pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
    3a40:	0142      	lsls	r2, r0, #5
    3a42:	4ba1      	ldr	r3, [pc, #644]	; (3cc8 <USB_Handler+0x334>)
    3a44:	189b      	adds	r3, r3, r2
    3a46:	685a      	ldr	r2, [r3, #4]
    3a48:	0112      	lsls	r2, r2, #4
    3a4a:	0c92      	lsrs	r2, r2, #18
    3a4c:	b290      	uxth	r0, r2
    3a4e:	499d      	ldr	r1, [pc, #628]	; (3cc4 <USB_Handler+0x330>)
    3a50:	804a      	strh	r2, [r1, #2]
					pipe_callback_para.required_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
    3a52:	685a      	ldr	r2, [r3, #4]
    3a54:	0492      	lsls	r2, r2, #18
    3a56:	0c92      	lsrs	r2, r2, #18
    3a58:	808a      	strh	r2, [r1, #4]
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = 0;
    3a5a:	685a      	ldr	r2, [r3, #4]
    3a5c:	499b      	ldr	r1, [pc, #620]	; (3ccc <USB_Handler+0x338>)
    3a5e:	400a      	ands	r2, r1
    3a60:	605a      	str	r2, [r3, #4]
					if (0 == pipe_callback_para.transfered_size) {
    3a62:	2800      	cmp	r0, #0
    3a64:	d107      	bne.n	3a76 <USB_Handler+0xe2>
						pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
    3a66:	0162      	lsls	r2, r4, #5
    3a68:	4b97      	ldr	r3, [pc, #604]	; (3cc8 <USB_Handler+0x334>)
    3a6a:	189b      	adds	r3, r3, r2
    3a6c:	685b      	ldr	r3, [r3, #4]
    3a6e:	049b      	lsls	r3, r3, #18
    3a70:	0c9b      	lsrs	r3, r3, #18
    3a72:	4a94      	ldr	r2, [pc, #592]	; (3cc4 <USB_Handler+0x330>)
    3a74:	8053      	strh	r3, [r2, #2]
				(_usb_instances->host_pipe_callback[pipe_int]
    3a76:	4b8f      	ldr	r3, [pc, #572]	; (3cb4 <USB_Handler+0x320>)
    3a78:	6818      	ldr	r0, [r3, #0]
						[USB_HOST_PIPE_CALLBACK_TRANSFER_COMPLETE])(_usb_instances, &pipe_callback_para);
    3a7a:	1ca3      	adds	r3, r4, #2
    3a7c:	011b      	lsls	r3, r3, #4
    3a7e:	18c3      	adds	r3, r0, r3
    3a80:	685b      	ldr	r3, [r3, #4]
    3a82:	4990      	ldr	r1, [pc, #576]	; (3cc4 <USB_Handler+0x330>)
    3a84:	4798      	blx	r3
		if (flags & USB_HOST_PINTFLAG_TRFAIL) {
    3a86:	076b      	lsls	r3, r5, #29
    3a88:	d51f      	bpl.n	3aca <USB_Handler+0x136>
			if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTYPE == USB_HOST_PIPE_TYPE_ISO &&
    3a8a:	4b8a      	ldr	r3, [pc, #552]	; (3cb4 <USB_Handler+0x320>)
    3a8c:	6818      	ldr	r0, [r3, #0]
    3a8e:	6802      	ldr	r2, [r0, #0]
    3a90:	0023      	movs	r3, r4
    3a92:	3308      	adds	r3, #8
    3a94:	015b      	lsls	r3, r3, #5
    3a96:	5c9b      	ldrb	r3, [r3, r2]
    3a98:	069b      	lsls	r3, r3, #26
    3a9a:	0f5b      	lsrs	r3, r3, #29
    3a9c:	2b02      	cmp	r3, #2
    3a9e:	d075      	beq.n	3b8c <USB_Handler+0x1f8>
			else if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTYPE == USB_HOST_PIPE_TYPE_BULK &&
    3aa0:	0023      	movs	r3, r4
    3aa2:	3308      	adds	r3, #8
    3aa4:	015b      	lsls	r3, r3, #5
    3aa6:	5c9b      	ldrb	r3, [r3, r2]
    3aa8:	069b      	lsls	r3, r3, #26
    3aaa:	0f5b      	lsrs	r3, r3, #29
    3aac:	2b03      	cmp	r3, #3
    3aae:	d100      	bne.n	3ab2 <USB_Handler+0x11e>
    3ab0:	e09e      	b.n	3bf0 <USB_Handler+0x25c>
				usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_BK.reg = 0;
    3ab2:	0162      	lsls	r2, r4, #5
    3ab4:	4b84      	ldr	r3, [pc, #528]	; (3cc8 <USB_Handler+0x334>)
    3ab6:	189b      	adds	r3, r3, r2
    3ab8:	2200      	movs	r2, #0
    3aba:	729a      	strb	r2, [r3, #10]
				_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    3abc:	6803      	ldr	r3, [r0, #0]
    3abe:	0022      	movs	r2, r4
    3ac0:	3208      	adds	r2, #8
    3ac2:	0152      	lsls	r2, r2, #5
    3ac4:	189b      	adds	r3, r3, r2
    3ac6:	2204      	movs	r2, #4
    3ac8:	71da      	strb	r2, [r3, #7]
		if (flags & USB_HOST_PINTFLAG_PERR) {
    3aca:	072b      	lsls	r3, r5, #28
    3acc:	d515      	bpl.n	3afa <USB_Handler+0x166>
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    3ace:	4a7c      	ldr	r2, [pc, #496]	; (3cc0 <USB_Handler+0x32c>)
    3ad0:	2301      	movs	r3, #1
    3ad2:	40a3      	lsls	r3, r4
    3ad4:	6811      	ldr	r1, [r2, #0]
    3ad6:	4399      	bics	r1, r3
    3ad8:	6011      	str	r1, [r2, #0]
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    3ada:	4b76      	ldr	r3, [pc, #472]	; (3cb4 <USB_Handler+0x320>)
    3adc:	6818      	ldr	r0, [r3, #0]
    3ade:	0023      	movs	r3, r4
    3ae0:	3308      	adds	r3, #8
    3ae2:	015b      	lsls	r3, r3, #5
    3ae4:	6802      	ldr	r2, [r0, #0]
    3ae6:	4694      	mov	ip, r2
    3ae8:	4463      	add	r3, ip
    3aea:	2208      	movs	r2, #8
    3aec:	71da      	strb	r2, [r3, #7]
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    3aee:	1903      	adds	r3, r0, r4
    3af0:	33ae      	adds	r3, #174	; 0xae
    3af2:	781b      	ldrb	r3, [r3, #0]
    3af4:	079b      	lsls	r3, r3, #30
    3af6:	d500      	bpl.n	3afa <USB_Handler+0x166>
    3af8:	e094      	b.n	3c24 <USB_Handler+0x290>
		if (flags & USB_HOST_PINTFLAG_TXSTP) {
    3afa:	06eb      	lsls	r3, r5, #27
    3afc:	d515      	bpl.n	3b2a <USB_Handler+0x196>
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    3afe:	4a70      	ldr	r2, [pc, #448]	; (3cc0 <USB_Handler+0x32c>)
    3b00:	2301      	movs	r3, #1
    3b02:	40a3      	lsls	r3, r4
    3b04:	6811      	ldr	r1, [r2, #0]
    3b06:	4399      	bics	r1, r3
    3b08:	6011      	str	r1, [r2, #0]
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    3b0a:	4b6a      	ldr	r3, [pc, #424]	; (3cb4 <USB_Handler+0x320>)
    3b0c:	6818      	ldr	r0, [r3, #0]
    3b0e:	0023      	movs	r3, r4
    3b10:	3308      	adds	r3, #8
    3b12:	015b      	lsls	r3, r3, #5
    3b14:	6802      	ldr	r2, [r0, #0]
    3b16:	4694      	mov	ip, r2
    3b18:	4463      	add	r3, ip
    3b1a:	2210      	movs	r2, #16
    3b1c:	71da      	strb	r2, [r3, #7]
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    3b1e:	1903      	adds	r3, r0, r4
    3b20:	33ae      	adds	r3, #174	; 0xae
    3b22:	781b      	ldrb	r3, [r3, #0]
    3b24:	075b      	lsls	r3, r3, #29
    3b26:	d500      	bpl.n	3b2a <USB_Handler+0x196>
    3b28:	e08a      	b.n	3c40 <USB_Handler+0x2ac>
		if (flags & USB_HOST_PINTFLAG_STALL) {
    3b2a:	06ab      	lsls	r3, r5, #26
    3b2c:	d400      	bmi.n	3b30 <USB_Handler+0x19c>
    3b2e:	e12f      	b.n	3d90 <USB_Handler+0x3fc>
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    3b30:	4a63      	ldr	r2, [pc, #396]	; (3cc0 <USB_Handler+0x32c>)
    3b32:	2301      	movs	r3, #1
    3b34:	40a3      	lsls	r3, r4
    3b36:	6811      	ldr	r1, [r2, #0]
    3b38:	4399      	bics	r1, r3
    3b3a:	6011      	str	r1, [r2, #0]
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    3b3c:	4b5d      	ldr	r3, [pc, #372]	; (3cb4 <USB_Handler+0x320>)
    3b3e:	6818      	ldr	r0, [r3, #0]
    3b40:	0023      	movs	r3, r4
    3b42:	3308      	adds	r3, #8
    3b44:	015b      	lsls	r3, r3, #5
    3b46:	6802      	ldr	r2, [r0, #0]
    3b48:	4694      	mov	ip, r2
    3b4a:	4463      	add	r3, ip
    3b4c:	2220      	movs	r2, #32
    3b4e:	71da      	strb	r2, [r3, #7]
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    3b50:	1903      	adds	r3, r0, r4
    3b52:	33ae      	adds	r3, #174	; 0xae
    3b54:	781b      	ldrb	r3, [r3, #0]
    3b56:	071b      	lsls	r3, r3, #28
    3b58:	d400      	bmi.n	3b5c <USB_Handler+0x1c8>
    3b5a:	e119      	b.n	3d90 <USB_Handler+0x3fc>
				pipe_callback_para.pipe_num = pipe_int;
    3b5c:	4959      	ldr	r1, [pc, #356]	; (3cc4 <USB_Handler+0x330>)
    3b5e:	700c      	strb	r4, [r1, #0]
						[USB_HOST_PIPE_CALLBACK_STALL])(_usb_instances, &pipe_callback_para);
    3b60:	0124      	lsls	r4, r4, #4
    3b62:	1904      	adds	r4, r0, r4
    3b64:	6b23      	ldr	r3, [r4, #48]	; 0x30
    3b66:	4798      	blx	r3
    3b68:	e112      	b.n	3d90 <USB_Handler+0x3fc>
					pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
    3b6a:	0142      	lsls	r2, r0, #5
    3b6c:	4b56      	ldr	r3, [pc, #344]	; (3cc8 <USB_Handler+0x334>)
    3b6e:	189b      	adds	r3, r3, r2
    3b70:	685a      	ldr	r2, [r3, #4]
    3b72:	0492      	lsls	r2, r2, #18
    3b74:	0c92      	lsrs	r2, r2, #18
    3b76:	4953      	ldr	r1, [pc, #332]	; (3cc4 <USB_Handler+0x330>)
    3b78:	804a      	strh	r2, [r1, #2]
					pipe_callback_para.required_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
    3b7a:	685a      	ldr	r2, [r3, #4]
    3b7c:	0112      	lsls	r2, r2, #4
    3b7e:	0c92      	lsrs	r2, r2, #18
    3b80:	808a      	strh	r2, [r1, #4]
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT = 0;
    3b82:	685a      	ldr	r2, [r3, #4]
    3b84:	0b92      	lsrs	r2, r2, #14
    3b86:	0392      	lsls	r2, r2, #14
    3b88:	605a      	str	r2, [r3, #4]
    3b8a:	e774      	b.n	3a76 <USB_Handler+0xe2>
					_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN == USB_HOST_PIPE_TOKEN_IN &&
    3b8c:	0023      	movs	r3, r4
    3b8e:	3308      	adds	r3, #8
    3b90:	015b      	lsls	r3, r3, #5
    3b92:	5c9b      	ldrb	r3, [r3, r2]
    3b94:	079b      	lsls	r3, r3, #30
    3b96:	0f9b      	lsrs	r3, r3, #30
			if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTYPE == USB_HOST_PIPE_TYPE_ISO &&
    3b98:	2b01      	cmp	r3, #1
    3b9a:	d181      	bne.n	3aa0 <USB_Handler+0x10c>
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_BK.bit.CRCERR) {
    3b9c:	0161      	lsls	r1, r4, #5
    3b9e:	4b4a      	ldr	r3, [pc, #296]	; (3cc8 <USB_Handler+0x334>)
    3ba0:	185b      	adds	r3, r3, r1
    3ba2:	3308      	adds	r3, #8
    3ba4:	789b      	ldrb	r3, [r3, #2]
					_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN == USB_HOST_PIPE_TOKEN_IN &&
    3ba6:	07db      	lsls	r3, r3, #31
    3ba8:	d400      	bmi.n	3bac <USB_Handler+0x218>
    3baa:	e779      	b.n	3aa0 <USB_Handler+0x10c>
				host_pipe_job_busy_status &= ~(1 << pipe_int);
    3bac:	4a44      	ldr	r2, [pc, #272]	; (3cc0 <USB_Handler+0x32c>)
    3bae:	2301      	movs	r3, #1
    3bb0:	40a3      	lsls	r3, r4
    3bb2:	6811      	ldr	r1, [r2, #0]
    3bb4:	4399      	bics	r1, r3
    3bb6:	6011      	str	r1, [r2, #0]
				usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_BK.reg = 0;
    3bb8:	0162      	lsls	r2, r4, #5
    3bba:	4b43      	ldr	r3, [pc, #268]	; (3cc8 <USB_Handler+0x334>)
    3bbc:	189b      	adds	r3, r3, r2
    3bbe:	2200      	movs	r2, #0
    3bc0:	729a      	strb	r2, [r3, #10]
				_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    3bc2:	0023      	movs	r3, r4
    3bc4:	3308      	adds	r3, #8
    3bc6:	015b      	lsls	r3, r3, #5
    3bc8:	6802      	ldr	r2, [r0, #0]
    3bca:	4694      	mov	ip, r2
    3bcc:	4463      	add	r3, ip
    3bce:	2204      	movs	r2, #4
    3bd0:	71da      	strb	r2, [r3, #7]
				if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    3bd2:	1903      	adds	r3, r0, r4
    3bd4:	33ae      	adds	r3, #174	; 0xae
    3bd6:	781b      	ldrb	r3, [r3, #0]
    3bd8:	079b      	lsls	r3, r3, #30
    3bda:	d400      	bmi.n	3bde <USB_Handler+0x24a>
    3bdc:	e775      	b.n	3aca <USB_Handler+0x136>
					pipe_callback_para.pipe_num = pipe_int;
    3bde:	4939      	ldr	r1, [pc, #228]	; (3cc4 <USB_Handler+0x330>)
    3be0:	700c      	strb	r4, [r1, #0]
					pipe_callback_para.pipe_error_status = USB_STATUS_PIPE_CRC16ER;
    3be2:	2310      	movs	r3, #16
    3be4:	704b      	strb	r3, [r1, #1]
							[USB_HOST_PIPE_CALLBACK_ERROR])(_usb_instances, &pipe_callback_para);
    3be6:	0123      	lsls	r3, r4, #4
    3be8:	18c3      	adds	r3, r0, r3
    3bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3bec:	4798      	blx	r3
    3bee:	e76c      	b.n	3aca <USB_Handler+0x136>
					_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN == USB_HOST_PIPE_TOKEN_IN) {
    3bf0:	0023      	movs	r3, r4
    3bf2:	3308      	adds	r3, #8
    3bf4:	015b      	lsls	r3, r3, #5
    3bf6:	5c9b      	ldrb	r3, [r3, r2]
    3bf8:	079b      	lsls	r3, r3, #30
    3bfa:	0f9b      	lsrs	r3, r3, #30
			else if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTYPE == USB_HOST_PIPE_TYPE_BULK &&
    3bfc:	2b01      	cmp	r3, #1
    3bfe:	d000      	beq.n	3c02 <USB_Handler+0x26e>
    3c00:	e757      	b.n	3ab2 <USB_Handler+0x11e>
				usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_BK.reg = 0;
    3c02:	0162      	lsls	r2, r4, #5
    3c04:	4b30      	ldr	r3, [pc, #192]	; (3cc8 <USB_Handler+0x334>)
    3c06:	189b      	adds	r3, r3, r2
    3c08:	2200      	movs	r2, #0
    3c0a:	729a      	strb	r2, [r3, #10]
				_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    3c0c:	0023      	movs	r3, r4
    3c0e:	3308      	adds	r3, #8
    3c10:	015b      	lsls	r3, r3, #5
    3c12:	6802      	ldr	r2, [r0, #0]
    3c14:	18d2      	adds	r2, r2, r3
    3c16:	2104      	movs	r1, #4
    3c18:	71d1      	strb	r1, [r2, #7]
				_usb_instances->hw->HOST.HostPipe[pipe_int].PSTATUSSET.reg = USB_HOST_PSTATUS_PFREEZE;
    3c1a:	6802      	ldr	r2, [r0, #0]
    3c1c:	18d3      	adds	r3, r2, r3
    3c1e:	2210      	movs	r2, #16
    3c20:	715a      	strb	r2, [r3, #5]
    3c22:	e752      	b.n	3aca <USB_Handler+0x136>
				pipe_callback_para.pipe_num = pipe_int;
    3c24:	4927      	ldr	r1, [pc, #156]	; (3cc4 <USB_Handler+0x330>)
    3c26:	700c      	strb	r4, [r1, #0]
						usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_PIPE.reg & 0x1F;
    3c28:	0162      	lsls	r2, r4, #5
    3c2a:	4b27      	ldr	r3, [pc, #156]	; (3cc8 <USB_Handler+0x334>)
    3c2c:	189b      	adds	r3, r3, r2
    3c2e:	89db      	ldrh	r3, [r3, #14]
    3c30:	221f      	movs	r2, #31
    3c32:	4013      	ands	r3, r2
				pipe_callback_para.pipe_error_status =
    3c34:	704b      	strb	r3, [r1, #1]
						[USB_HOST_PIPE_CALLBACK_ERROR])(_usb_instances, &pipe_callback_para);
    3c36:	0123      	lsls	r3, r4, #4
    3c38:	18c3      	adds	r3, r0, r3
    3c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3c3c:	4798      	blx	r3
    3c3e:	e75c      	b.n	3afa <USB_Handler+0x166>
				pipe_callback_para.pipe_num = pipe_int;
    3c40:	4920      	ldr	r1, [pc, #128]	; (3cc4 <USB_Handler+0x330>)
    3c42:	700c      	strb	r4, [r1, #0]
				pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
    3c44:	0162      	lsls	r2, r4, #5
    3c46:	4b20      	ldr	r3, [pc, #128]	; (3cc8 <USB_Handler+0x334>)
    3c48:	189b      	adds	r3, r3, r2
    3c4a:	685b      	ldr	r3, [r3, #4]
    3c4c:	011b      	lsls	r3, r3, #4
    3c4e:	0c9b      	lsrs	r3, r3, #18
    3c50:	804b      	strh	r3, [r1, #2]
						[USB_HOST_PIPE_CALLBACK_SETUP])(_usb_instances, NULL);
    3c52:	0123      	lsls	r3, r4, #4
    3c54:	18c3      	adds	r3, r0, r3
    3c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3c58:	2100      	movs	r1, #0
    3c5a:	4798      	blx	r3
    3c5c:	e765      	b.n	3b2a <USB_Handler+0x196>
		flags = _usb_instances->hw->HOST.INTFLAG.reg;
    3c5e:	8bac      	ldrh	r4, [r5, #28]
    3c60:	b2a4      	uxth	r4, r4
		if (flags & USB_HOST_INTFLAG_HSOF) {
    3c62:	0763      	lsls	r3, r4, #29
    3c64:	d538      	bpl.n	3cd8 <USB_Handler+0x344>
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_HSOF;
    3c66:	2304      	movs	r3, #4
    3c68:	83ab      	strh	r3, [r5, #28]
				if (!(host_pipe_job_busy_status & (1 << pipe_int))) {
    3c6a:	4b15      	ldr	r3, [pc, #84]	; (3cc0 <USB_Handler+0x32c>)
    3c6c:	681d      	ldr	r5, [r3, #0]
			for (pipe_int = 1; pipe_int < USB_PIPE_NUM; pipe_int ++) {
    3c6e:	2301      	movs	r3, #1
				if (!(host_pipe_job_busy_status & (1 << pipe_int))) {
    3c70:	2001      	movs	r0, #1
				_usb_instances->hw->HOST.HostPipe[pipe_int].PSTATUSCLR.reg = USB_HOST_PSTATUS_PFREEZE;
    3c72:	2610      	movs	r6, #16
    3c74:	e002      	b.n	3c7c <USB_Handler+0x2e8>
			for (pipe_int = 1; pipe_int < USB_PIPE_NUM; pipe_int ++) {
    3c76:	3301      	adds	r3, #1
    3c78:	2b08      	cmp	r3, #8
    3c7a:	d029      	beq.n	3cd0 <USB_Handler+0x33c>
				if (!(host_pipe_job_busy_status & (1 << pipe_int))) {
    3c7c:	0002      	movs	r2, r0
    3c7e:	409a      	lsls	r2, r3
    3c80:	4215      	tst	r5, r2
    3c82:	d0f8      	beq.n	3c76 <USB_Handler+0x2e2>
				if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTYPE != USB_HOST_PIPE_TYPE_BULK ||
    3c84:	6839      	ldr	r1, [r7, #0]
    3c86:	001a      	movs	r2, r3
    3c88:	3208      	adds	r2, #8
    3c8a:	0152      	lsls	r2, r2, #5
    3c8c:	5c52      	ldrb	r2, [r2, r1]
    3c8e:	0692      	lsls	r2, r2, #26
    3c90:	0f52      	lsrs	r2, r2, #29
    3c92:	2a03      	cmp	r2, #3
    3c94:	d1ef      	bne.n	3c76 <USB_Handler+0x2e2>
					_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN != USB_HOST_PIPE_TOKEN_IN) {
    3c96:	001a      	movs	r2, r3
    3c98:	3208      	adds	r2, #8
    3c9a:	0152      	lsls	r2, r2, #5
    3c9c:	5c52      	ldrb	r2, [r2, r1]
    3c9e:	0792      	lsls	r2, r2, #30
    3ca0:	0f92      	lsrs	r2, r2, #30
				if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTYPE != USB_HOST_PIPE_TYPE_BULK ||
    3ca2:	2a01      	cmp	r2, #1
    3ca4:	d1e7      	bne.n	3c76 <USB_Handler+0x2e2>
				_usb_instances->hw->HOST.HostPipe[pipe_int].PSTATUSCLR.reg = USB_HOST_PSTATUS_PFREEZE;
    3ca6:	001a      	movs	r2, r3
    3ca8:	3208      	adds	r2, #8
    3caa:	0152      	lsls	r2, r2, #5
    3cac:	1889      	adds	r1, r1, r2
    3cae:	710e      	strb	r6, [r1, #4]
    3cb0:	e7e1      	b.n	3c76 <USB_Handler+0x2e2>
    3cb2:	46c0      	nop			; (mov r8, r8)
    3cb4:	20000748 	.word	0x20000748
    3cb8:	00005218 	.word	0x00005218
    3cbc:	00005081 	.word	0x00005081
    3cc0:	20000758 	.word	0x20000758
    3cc4:	2000075c 	.word	0x2000075c
    3cc8:	20000a44 	.word	0x20000a44
    3ccc:	f0003fff 	.word	0xf0003fff
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_SOF)) {
    3cd0:	339d      	adds	r3, #157	; 0x9d
    3cd2:	5cfb      	ldrb	r3, [r7, r3]
    3cd4:	07db      	lsls	r3, r3, #31
    3cd6:	d462      	bmi.n	3d9e <USB_Handler+0x40a>
		if (flags & USB_HOST_INTFLAG_RST) {
    3cd8:	0723      	lsls	r3, r4, #28
    3cda:	d50b      	bpl.n	3cf4 <USB_Handler+0x360>
			host_pipe_job_busy_status = 0;
    3cdc:	2200      	movs	r2, #0
    3cde:	4baf      	ldr	r3, [pc, #700]	; (3f9c <USB_Handler+0x608>)
    3ce0:	601a      	str	r2, [r3, #0]
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_RST;
    3ce2:	4baf      	ldr	r3, [pc, #700]	; (3fa0 <USB_Handler+0x60c>)
    3ce4:	6818      	ldr	r0, [r3, #0]
    3ce6:	2308      	movs	r3, #8
    3ce8:	6802      	ldr	r2, [r0, #0]
    3cea:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_RESET)) {
    3cec:	339d      	adds	r3, #157	; 0x9d
    3cee:	5cc3      	ldrb	r3, [r0, r3]
    3cf0:	079b      	lsls	r3, r3, #30
    3cf2:	d458      	bmi.n	3da6 <USB_Handler+0x412>
		if (flags & USB_HOST_INTFLAG_UPRSM) {
    3cf4:	0663      	lsls	r3, r4, #25
    3cf6:	d508      	bpl.n	3d0a <USB_Handler+0x376>
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_UPRSM;
    3cf8:	4ba9      	ldr	r3, [pc, #676]	; (3fa0 <USB_Handler+0x60c>)
    3cfa:	6818      	ldr	r0, [r3, #0]
    3cfc:	2340      	movs	r3, #64	; 0x40
    3cfe:	6802      	ldr	r2, [r0, #0]
    3d00:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_UPRSM)) {
    3d02:	3365      	adds	r3, #101	; 0x65
    3d04:	5cc3      	ldrb	r3, [r0, r3]
    3d06:	06db      	lsls	r3, r3, #27
    3d08:	d450      	bmi.n	3dac <USB_Handler+0x418>
		if (flags & USB_HOST_INTFLAG_DNRSM) {
    3d0a:	06a3      	lsls	r3, r4, #26
    3d0c:	d508      	bpl.n	3d20 <USB_Handler+0x38c>
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_DNRSM;
    3d0e:	4ba4      	ldr	r3, [pc, #656]	; (3fa0 <USB_Handler+0x60c>)
    3d10:	6818      	ldr	r0, [r3, #0]
    3d12:	2320      	movs	r3, #32
    3d14:	6802      	ldr	r2, [r0, #0]
    3d16:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_DNRSM)) {
    3d18:	3385      	adds	r3, #133	; 0x85
    3d1a:	5cc3      	ldrb	r3, [r0, r3]
    3d1c:	071b      	lsls	r3, r3, #28
    3d1e:	d448      	bmi.n	3db2 <USB_Handler+0x41e>
		if (flags & USB_HOST_INTFLAG_WAKEUP) {
    3d20:	06e3      	lsls	r3, r4, #27
    3d22:	d508      	bpl.n	3d36 <USB_Handler+0x3a2>
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_WAKEUP;
    3d24:	4b9e      	ldr	r3, [pc, #632]	; (3fa0 <USB_Handler+0x60c>)
    3d26:	6818      	ldr	r0, [r3, #0]
    3d28:	2310      	movs	r3, #16
    3d2a:	6802      	ldr	r2, [r0, #0]
    3d2c:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_WAKEUP)) {
    3d2e:	3395      	adds	r3, #149	; 0x95
    3d30:	5cc3      	ldrb	r3, [r0, r3]
    3d32:	075b      	lsls	r3, r3, #29
    3d34:	d440      	bmi.n	3db8 <USB_Handler+0x424>
		if (flags & USB_HOST_INTFLAG_RAMACER) {
    3d36:	0623      	lsls	r3, r4, #24
    3d38:	d50b      	bpl.n	3d52 <USB_Handler+0x3be>
			host_pipe_job_busy_status = 0;
    3d3a:	2200      	movs	r2, #0
    3d3c:	4b97      	ldr	r3, [pc, #604]	; (3f9c <USB_Handler+0x608>)
    3d3e:	601a      	str	r2, [r3, #0]
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_RAMACER;
    3d40:	4b97      	ldr	r3, [pc, #604]	; (3fa0 <USB_Handler+0x60c>)
    3d42:	6818      	ldr	r0, [r3, #0]
    3d44:	2380      	movs	r3, #128	; 0x80
    3d46:	6802      	ldr	r2, [r0, #0]
    3d48:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_RAMACER)) {
    3d4a:	3325      	adds	r3, #37	; 0x25
    3d4c:	5cc3      	ldrb	r3, [r0, r3]
    3d4e:	069b      	lsls	r3, r3, #26
    3d50:	d435      	bmi.n	3dbe <USB_Handler+0x42a>
		if (flags & USB_HOST_INTFLAG_DCONN) {
    3d52:	05e3      	lsls	r3, r4, #23
    3d54:	d50c      	bpl.n	3d70 <USB_Handler+0x3dc>
			host_pipe_job_busy_status = 0;
    3d56:	2200      	movs	r2, #0
    3d58:	4b90      	ldr	r3, [pc, #576]	; (3f9c <USB_Handler+0x608>)
    3d5a:	601a      	str	r2, [r3, #0]
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_DCONN;
    3d5c:	4b90      	ldr	r3, [pc, #576]	; (3fa0 <USB_Handler+0x60c>)
    3d5e:	6818      	ldr	r0, [r3, #0]
    3d60:	2380      	movs	r3, #128	; 0x80
    3d62:	005b      	lsls	r3, r3, #1
    3d64:	6802      	ldr	r2, [r0, #0]
    3d66:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_CONNECT)) {
    3d68:	3b5b      	subs	r3, #91	; 0x5b
    3d6a:	5cc3      	ldrb	r3, [r0, r3]
    3d6c:	065b      	lsls	r3, r3, #25
    3d6e:	d429      	bmi.n	3dc4 <USB_Handler+0x430>
		if (flags & USB_HOST_INTFLAG_DDISC) {
    3d70:	05a3      	lsls	r3, r4, #22
    3d72:	d50d      	bpl.n	3d90 <USB_Handler+0x3fc>
			host_pipe_job_busy_status = 0;
    3d74:	2200      	movs	r2, #0
    3d76:	4b89      	ldr	r3, [pc, #548]	; (3f9c <USB_Handler+0x608>)
    3d78:	601a      	str	r2, [r3, #0]
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_DDISC;
    3d7a:	4b89      	ldr	r3, [pc, #548]	; (3fa0 <USB_Handler+0x60c>)
    3d7c:	6818      	ldr	r0, [r3, #0]
    3d7e:	2380      	movs	r3, #128	; 0x80
    3d80:	009b      	lsls	r3, r3, #2
    3d82:	6802      	ldr	r2, [r0, #0]
    3d84:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_DISCONNECT)) {
    3d86:	3b5c      	subs	r3, #92	; 0x5c
    3d88:	3bff      	subs	r3, #255	; 0xff
    3d8a:	5cc3      	ldrb	r3, [r0, r3]
    3d8c:	2b7f      	cmp	r3, #127	; 0x7f
    3d8e:	d81c      	bhi.n	3dca <USB_Handler+0x436>
#endif
	} else {
		/*device mode ISR */
		_usb_device_interrupt_handler();
	}
}
    3d90:	b003      	add	sp, #12
    3d92:	bc3c      	pop	{r2, r3, r4, r5}
    3d94:	4690      	mov	r8, r2
    3d96:	4699      	mov	r9, r3
    3d98:	46a2      	mov	sl, r4
    3d9a:	46ab      	mov	fp, r5
    3d9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
				(_usb_instances->host_callback[USB_HOST_CALLBACK_SOF])(_usb_instances);
    3d9e:	687b      	ldr	r3, [r7, #4]
    3da0:	0038      	movs	r0, r7
    3da2:	4798      	blx	r3
    3da4:	e798      	b.n	3cd8 <USB_Handler+0x344>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_RESET])(_usb_instances);
    3da6:	6883      	ldr	r3, [r0, #8]
    3da8:	4798      	blx	r3
    3daa:	e7a3      	b.n	3cf4 <USB_Handler+0x360>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_UPRSM])(_usb_instances);
    3dac:	6943      	ldr	r3, [r0, #20]
    3dae:	4798      	blx	r3
    3db0:	e7ab      	b.n	3d0a <USB_Handler+0x376>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_DNRSM])(_usb_instances);
    3db2:	6903      	ldr	r3, [r0, #16]
    3db4:	4798      	blx	r3
    3db6:	e7b3      	b.n	3d20 <USB_Handler+0x38c>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_WAKEUP])(_usb_instances);
    3db8:	68c3      	ldr	r3, [r0, #12]
    3dba:	4798      	blx	r3
    3dbc:	e7bb      	b.n	3d36 <USB_Handler+0x3a2>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_RAMACER])(_usb_instances);
    3dbe:	6983      	ldr	r3, [r0, #24]
    3dc0:	4798      	blx	r3
    3dc2:	e7c6      	b.n	3d52 <USB_Handler+0x3be>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_CONNECT])(_usb_instances);
    3dc4:	69c3      	ldr	r3, [r0, #28]
    3dc6:	4798      	blx	r3
    3dc8:	e7d2      	b.n	3d70 <USB_Handler+0x3dc>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_DISCONNECT])(_usb_instances);
    3dca:	6a03      	ldr	r3, [r0, #32]
    3dcc:	4798      	blx	r3
    3dce:	e7df      	b.n	3d90 <USB_Handler+0x3fc>
				(_usb_instances->device_callback[i])(_usb_instances, &device_callback_lpm_wakeup_enable);
    3dd0:	0023      	movs	r3, r4
    3dd2:	332e      	adds	r3, #46	; 0x2e
    3dd4:	009b      	lsls	r3, r3, #2
    3dd6:	4642      	mov	r2, r8
    3dd8:	6812      	ldr	r2, [r2, #0]
    3dda:	589b      	ldr	r3, [r3, r2]
    3ddc:	4971      	ldr	r1, [pc, #452]	; (3fa4 <USB_Handler+0x610>)
    3dde:	4642      	mov	r2, r8
    3de0:	6810      	ldr	r0, [r2, #0]
    3de2:	4798      	blx	r3
		for (i = 0; i < USB_DEVICE_CALLBACK_N; i ++) {
    3de4:	3401      	adds	r4, #1
    3de6:	2c07      	cmp	r4, #7
    3de8:	d0d2      	beq.n	3d90 <USB_Handler+0x3fc>
			if (flags & _usb_device_irq_bits[i]) {
    3dea:	0063      	lsls	r3, r4, #1
    3dec:	5bdb      	ldrh	r3, [r3, r7]
    3dee:	4233      	tst	r3, r6
    3df0:	d003      	beq.n	3dfa <USB_Handler+0x466>
				_usb_instances->hw->DEVICE.INTFLAG.reg =
    3df2:	464a      	mov	r2, r9
    3df4:	6812      	ldr	r2, [r2, #0]
    3df6:	6812      	ldr	r2, [r2, #0]
    3df8:	8393      	strh	r3, [r2, #28]
			if (flags_run & _usb_device_irq_bits[i]) {
    3dfa:	422b      	tst	r3, r5
    3dfc:	d0f2      	beq.n	3de4 <USB_Handler+0x450>
				if (i == USB_DEVICE_CALLBACK_LPMSUSP) {
    3dfe:	2c06      	cmp	r4, #6
    3e00:	d1e6      	bne.n	3dd0 <USB_Handler+0x43c>
							usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].EXTREG.bit.VARIABLE
    3e02:	4b69      	ldr	r3, [pc, #420]	; (3fa8 <USB_Handler+0x614>)
    3e04:	891b      	ldrh	r3, [r3, #8]
    3e06:	091b      	lsrs	r3, r3, #4
							& USB_LPM_ATTRIBUT_REMOTEWAKE_MASK;
    3e08:	2280      	movs	r2, #128	; 0x80
    3e0a:	0052      	lsls	r2, r2, #1
    3e0c:	4013      	ands	r3, r2
    3e0e:	4a65      	ldr	r2, [pc, #404]	; (3fa4 <USB_Handler+0x610>)
    3e10:	6013      	str	r3, [r2, #0]
    3e12:	e7dd      	b.n	3dd0 <USB_Handler+0x43c>
    3e14:	003c      	movs	r4, r7
    3e16:	3459      	adds	r4, #89	; 0x59
    3e18:	34ff      	adds	r4, #255	; 0xff
	if (0 == ep_inst) {
    3e1a:	2300      	movs	r3, #0
			if (ep_inst & (1 << i)) {
    3e1c:	2201      	movs	r2, #1
    3e1e:	4694      	mov	ip, r2
				if (flags & USB_DEVICE_EPINTFLAG_STALL_Msk) {
    3e20:	325f      	adds	r2, #95	; 0x5f
    3e22:	4691      	mov	r9, r2
				if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    3e24:	3a50      	subs	r2, #80	; 0x50
    3e26:	4692      	mov	sl, r2
				if (flags & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
    3e28:	3a0d      	subs	r2, #13
    3e2a:	4693      	mov	fp, r2
				if (flags & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
    3e2c:	46b8      	mov	r8, r7
    3e2e:	002f      	movs	r7, r5
    3e30:	e0c3      	b.n	3fba <USB_Handler+0x626>
    3e32:	002a      	movs	r2, r5
    3e34:	003d      	movs	r5, r7
    3e36:	4647      	mov	r7, r8
    3e38:	4690      	mov	r8, r2
    3e3a:	015b      	lsls	r3, r3, #5
    3e3c:	18ed      	adds	r5, r5, r3
					if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL1) {
    3e3e:	2308      	movs	r3, #8
    3e40:	33ff      	adds	r3, #255	; 0xff
    3e42:	5ceb      	ldrb	r3, [r5, r3]
    3e44:	065b      	lsls	r3, r3, #25
    3e46:	d515      	bpl.n	3e74 <USB_Handler+0x4e0>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL1;
    3e48:	2240      	movs	r2, #64	; 0x40
    3e4a:	2308      	movs	r3, #8
    3e4c:	33ff      	adds	r3, #255	; 0xff
    3e4e:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
    3e50:	3b88      	subs	r3, #136	; 0x88
    3e52:	3bff      	subs	r3, #255	; 0xff
    3e54:	4642      	mov	r2, r8
    3e56:	4313      	orrs	r3, r2
    3e58:	4a54      	ldr	r2, [pc, #336]	; (3fac <USB_Handler+0x618>)
    3e5a:	7193      	strb	r3, [r2, #6]
					if (flags_run & USB_DEVICE_EPINTFLAG_STALL_Msk) {
    3e5c:	2360      	movs	r3, #96	; 0x60
    3e5e:	420b      	tst	r3, r1
    3e60:	d096      	beq.n	3d90 <USB_Handler+0x3fc>
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_STALL])(_usb_instances,&ep_callback_para);
    3e62:	9b01      	ldr	r3, [sp, #4]
    3e64:	011b      	lsls	r3, r3, #4
    3e66:	18fb      	adds	r3, r7, r3
    3e68:	33e0      	adds	r3, #224	; 0xe0
    3e6a:	681b      	ldr	r3, [r3, #0]
    3e6c:	494f      	ldr	r1, [pc, #316]	; (3fac <USB_Handler+0x618>)
    3e6e:	0038      	movs	r0, r7
    3e70:	4798      	blx	r3
    3e72:	e78d      	b.n	3d90 <USB_Handler+0x3fc>
					} else if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL0) {
    3e74:	2308      	movs	r3, #8
    3e76:	33ff      	adds	r3, #255	; 0xff
    3e78:	5ceb      	ldrb	r3, [r5, r3]
    3e7a:	069b      	lsls	r3, r3, #26
    3e7c:	d5ee      	bpl.n	3e5c <USB_Handler+0x4c8>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL0;
    3e7e:	2220      	movs	r2, #32
    3e80:	2308      	movs	r3, #8
    3e82:	33ff      	adds	r3, #255	; 0xff
    3e84:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
    3e86:	4b49      	ldr	r3, [pc, #292]	; (3fac <USB_Handler+0x618>)
    3e88:	4642      	mov	r2, r8
    3e8a:	719a      	strb	r2, [r3, #6]
    3e8c:	e7e6      	b.n	3e5c <USB_Handler+0x4c8>
    3e8e:	003d      	movs	r5, r7
    3e90:	4647      	mov	r7, r8
					_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_RXSTP;
    3e92:	9a01      	ldr	r2, [sp, #4]
    3e94:	0013      	movs	r3, r2
    3e96:	3308      	adds	r3, #8
    3e98:	015b      	lsls	r3, r3, #5
    3e9a:	18ed      	adds	r5, r5, r3
    3e9c:	2310      	movs	r3, #16
    3e9e:	71eb      	strb	r3, [r5, #7]
					if(_usb_instances->device_endpoint_enabled_callback_mask[i] & _usb_endpoint_irq_bits[USB_DEVICE_ENDPOINT_CALLBACK_RXSTP]) {
    3ea0:	18bb      	adds	r3, r7, r2
    3ea2:	3361      	adds	r3, #97	; 0x61
    3ea4:	33ff      	adds	r3, #255	; 0xff
    3ea6:	781b      	ldrb	r3, [r3, #0]
    3ea8:	06db      	lsls	r3, r3, #27
    3eaa:	d400      	bmi.n	3eae <USB_Handler+0x51a>
    3eac:	e770      	b.n	3d90 <USB_Handler+0x3fc>
						ep_callback_para.received_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT);
    3eae:	0010      	movs	r0, r2
    3eb0:	0152      	lsls	r2, r2, #5
    3eb2:	4b3d      	ldr	r3, [pc, #244]	; (3fa8 <USB_Handler+0x614>)
    3eb4:	189b      	adds	r3, r3, r2
    3eb6:	685b      	ldr	r3, [r3, #4]
    3eb8:	049b      	lsls	r3, r3, #18
    3eba:	0c9b      	lsrs	r3, r3, #18
    3ebc:	493b      	ldr	r1, [pc, #236]	; (3fac <USB_Handler+0x618>)
    3ebe:	800b      	strh	r3, [r1, #0]
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_RXSTP])(_usb_instances,&ep_callback_para);
    3ec0:	0103      	lsls	r3, r0, #4
    3ec2:	18fb      	adds	r3, r7, r3
    3ec4:	33dc      	adds	r3, #220	; 0xdc
    3ec6:	681b      	ldr	r3, [r3, #0]
    3ec8:	4640      	mov	r0, r8
    3eca:	4798      	blx	r3
    3ecc:	e760      	b.n	3d90 <USB_Handler+0x3fc>
    3ece:	002a      	movs	r2, r5
    3ed0:	003d      	movs	r5, r7
    3ed2:	4647      	mov	r7, r8
    3ed4:	4690      	mov	r8, r2
    3ed6:	015b      	lsls	r3, r3, #5
    3ed8:	18ed      	adds	r5, r5, r3
					if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT1) {
    3eda:	2308      	movs	r3, #8
    3edc:	33ff      	adds	r3, #255	; 0xff
    3ede:	5ceb      	ldrb	r3, [r5, r3]
    3ee0:	079b      	lsls	r3, r3, #30
    3ee2:	d51e      	bpl.n	3f22 <USB_Handler+0x58e>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT1;
    3ee4:	2202      	movs	r2, #2
    3ee6:	2308      	movs	r3, #8
    3ee8:	33ff      	adds	r3, #255	; 0xff
    3eea:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
    3eec:	482f      	ldr	r0, [pc, #188]	; (3fac <USB_Handler+0x618>)
    3eee:	3b88      	subs	r3, #136	; 0x88
    3ef0:	3bff      	subs	r3, #255	; 0xff
    3ef2:	4642      	mov	r2, r8
    3ef4:	4313      	orrs	r3, r2
    3ef6:	7183      	strb	r3, [r0, #6]
						ep_callback_para.sent_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].PCKSIZE.bit.BYTE_COUNT);
    3ef8:	9b01      	ldr	r3, [sp, #4]
    3efa:	015a      	lsls	r2, r3, #5
    3efc:	4b2a      	ldr	r3, [pc, #168]	; (3fa8 <USB_Handler+0x614>)
    3efe:	189b      	adds	r3, r3, r2
    3f00:	3310      	adds	r3, #16
    3f02:	685b      	ldr	r3, [r3, #4]
    3f04:	049b      	lsls	r3, r3, #18
    3f06:	0c9b      	lsrs	r3, r3, #18
    3f08:	8043      	strh	r3, [r0, #2]
					if(flags_run & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
    3f0a:	078b      	lsls	r3, r1, #30
    3f0c:	d100      	bne.n	3f10 <USB_Handler+0x57c>
    3f0e:	e73f      	b.n	3d90 <USB_Handler+0x3fc>
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_TRCPT])(_usb_instances,&ep_callback_para);
    3f10:	9b01      	ldr	r3, [sp, #4]
    3f12:	330d      	adds	r3, #13
    3f14:	011b      	lsls	r3, r3, #4
    3f16:	18fb      	adds	r3, r7, r3
    3f18:	685b      	ldr	r3, [r3, #4]
    3f1a:	4924      	ldr	r1, [pc, #144]	; (3fac <USB_Handler+0x618>)
    3f1c:	0038      	movs	r0, r7
    3f1e:	4798      	blx	r3
    3f20:	e736      	b.n	3d90 <USB_Handler+0x3fc>
					} else if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT0) {
    3f22:	2308      	movs	r3, #8
    3f24:	33ff      	adds	r3, #255	; 0xff
    3f26:	5ceb      	ldrb	r3, [r5, r3]
    3f28:	07db      	lsls	r3, r3, #31
    3f2a:	d5ee      	bpl.n	3f0a <USB_Handler+0x576>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT0;
    3f2c:	2201      	movs	r2, #1
    3f2e:	2308      	movs	r3, #8
    3f30:	33ff      	adds	r3, #255	; 0xff
    3f32:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
    3f34:	481d      	ldr	r0, [pc, #116]	; (3fac <USB_Handler+0x618>)
    3f36:	4643      	mov	r3, r8
    3f38:	7183      	strb	r3, [r0, #6]
						ep_callback_para.received_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT);
    3f3a:	9b01      	ldr	r3, [sp, #4]
    3f3c:	015b      	lsls	r3, r3, #5
    3f3e:	4a1a      	ldr	r2, [pc, #104]	; (3fa8 <USB_Handler+0x614>)
    3f40:	18d2      	adds	r2, r2, r3
    3f42:	6853      	ldr	r3, [r2, #4]
    3f44:	049b      	lsls	r3, r3, #18
    3f46:	0c9b      	lsrs	r3, r3, #18
    3f48:	8003      	strh	r3, [r0, #0]
						ep_callback_para.out_buffer_size = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE);
    3f4a:	6853      	ldr	r3, [r2, #4]
    3f4c:	011b      	lsls	r3, r3, #4
    3f4e:	0c9b      	lsrs	r3, r3, #18
    3f50:	8083      	strh	r3, [r0, #4]
    3f52:	e7da      	b.n	3f0a <USB_Handler+0x576>
					} else if(_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    3f54:	2208      	movs	r2, #8
    3f56:	32ff      	adds	r2, #255	; 0xff
    3f58:	5c9a      	ldrb	r2, [r3, r2]
    3f5a:	0752      	lsls	r2, r2, #29
    3f5c:	d579      	bpl.n	4052 <USB_Handler+0x6be>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRFAIL0;
    3f5e:	2004      	movs	r0, #4
    3f60:	2208      	movs	r2, #8
    3f62:	32ff      	adds	r2, #255	; 0xff
    3f64:	5498      	strb	r0, [r3, r2]
						if (usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.reg & USB_DEVICE_STATUS_BK_ERRORFLOW) {
    3f66:	9801      	ldr	r0, [sp, #4]
    3f68:	0142      	lsls	r2, r0, #5
    3f6a:	4b0f      	ldr	r3, [pc, #60]	; (3fa8 <USB_Handler+0x614>)
    3f6c:	189b      	adds	r3, r3, r2
    3f6e:	7a9b      	ldrb	r3, [r3, #10]
    3f70:	079b      	lsls	r3, r3, #30
    3f72:	d505      	bpl.n	3f80 <USB_Handler+0x5ec>
							usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.reg &= ~USB_DEVICE_STATUS_BK_ERRORFLOW;
    3f74:	4b0c      	ldr	r3, [pc, #48]	; (3fa8 <USB_Handler+0x614>)
    3f76:	189b      	adds	r3, r3, r2
    3f78:	7a9a      	ldrb	r2, [r3, #10]
    3f7a:	2002      	movs	r0, #2
    3f7c:	4382      	bics	r2, r0
    3f7e:	729a      	strb	r2, [r3, #10]
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
    3f80:	4b0a      	ldr	r3, [pc, #40]	; (3fac <USB_Handler+0x618>)
    3f82:	4642      	mov	r2, r8
    3f84:	719a      	strb	r2, [r3, #6]
						if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT0) {
    3f86:	9b01      	ldr	r3, [sp, #4]
    3f88:	3308      	adds	r3, #8
    3f8a:	015b      	lsls	r3, r3, #5
    3f8c:	683a      	ldr	r2, [r7, #0]
    3f8e:	4694      	mov	ip, r2
    3f90:	4463      	add	r3, ip
    3f92:	79db      	ldrb	r3, [r3, #7]
    3f94:	07db      	lsls	r3, r3, #31
    3f96:	d55c      	bpl.n	4052 <USB_Handler+0x6be>
    3f98:	e6fa      	b.n	3d90 <USB_Handler+0x3fc>
    3f9a:	46c0      	nop			; (mov r8, r8)
    3f9c:	20000758 	.word	0x20000758
    3fa0:	20000748 	.word	0x20000748
    3fa4:	2000074c 	.word	0x2000074c
    3fa8:	20000a44 	.word	0x20000a44
    3fac:	20000750 	.word	0x20000750
    3fb0:	3301      	adds	r3, #1
    3fb2:	3401      	adds	r4, #1
		for (uint8_t i = 0; i < USB_EPT_NUM; i++) {
    3fb4:	2b08      	cmp	r3, #8
    3fb6:	d100      	bne.n	3fba <USB_Handler+0x626>
    3fb8:	e6ea      	b.n	3d90 <USB_Handler+0x3fc>
    3fba:	b2dd      	uxtb	r5, r3
			if (ep_inst & (1 << i)) {
    3fbc:	9301      	str	r3, [sp, #4]
    3fbe:	0032      	movs	r2, r6
    3fc0:	411a      	asrs	r2, r3
    3fc2:	4661      	mov	r1, ip
    3fc4:	4211      	tst	r1, r2
    3fc6:	d0f3      	beq.n	3fb0 <USB_Handler+0x61c>
				flags = _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg;
    3fc8:	001a      	movs	r2, r3
    3fca:	3208      	adds	r2, #8
    3fcc:	0152      	lsls	r2, r2, #5
    3fce:	18ba      	adds	r2, r7, r2
    3fd0:	79d2      	ldrb	r2, [r2, #7]
    3fd2:	b2d2      	uxtb	r2, r2
    3fd4:	7a21      	ldrb	r1, [r4, #8]
    3fd6:	4011      	ands	r1, r2
    3fd8:	7820      	ldrb	r0, [r4, #0]
    3fda:	4001      	ands	r1, r0
				if (flags & USB_DEVICE_EPINTFLAG_STALL_Msk) {
    3fdc:	4648      	mov	r0, r9
    3fde:	4210      	tst	r0, r2
    3fe0:	d000      	beq.n	3fe4 <USB_Handler+0x650>
    3fe2:	e726      	b.n	3e32 <USB_Handler+0x49e>
				if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    3fe4:	4650      	mov	r0, sl
    3fe6:	4210      	tst	r0, r2
    3fe8:	d000      	beq.n	3fec <USB_Handler+0x658>
    3fea:	e750      	b.n	3e8e <USB_Handler+0x4fa>
				if (flags & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
    3fec:	4658      	mov	r0, fp
    3fee:	4210      	tst	r0, r2
    3ff0:	d000      	beq.n	3ff4 <USB_Handler+0x660>
    3ff2:	e76c      	b.n	3ece <USB_Handler+0x53a>
				if (flags & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
    3ff4:	200c      	movs	r0, #12
    3ff6:	4210      	tst	r0, r2
    3ff8:	d0da      	beq.n	3fb0 <USB_Handler+0x61c>
    3ffa:	002a      	movs	r2, r5
    3ffc:	003d      	movs	r5, r7
    3ffe:	4647      	mov	r7, r8
    4000:	4690      	mov	r8, r2
    4002:	015b      	lsls	r3, r3, #5
    4004:	18eb      	adds	r3, r5, r3
					if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    4006:	2208      	movs	r2, #8
    4008:	32ff      	adds	r2, #255	; 0xff
    400a:	5c9a      	ldrb	r2, [r3, r2]
    400c:	0712      	lsls	r2, r2, #28
    400e:	d5a1      	bpl.n	3f54 <USB_Handler+0x5c0>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRFAIL1;
    4010:	3804      	subs	r0, #4
    4012:	2208      	movs	r2, #8
    4014:	32ff      	adds	r2, #255	; 0xff
    4016:	5498      	strb	r0, [r3, r2]
						if (usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.reg & USB_DEVICE_STATUS_BK_ERRORFLOW) {
    4018:	9801      	ldr	r0, [sp, #4]
    401a:	0142      	lsls	r2, r0, #5
    401c:	4b13      	ldr	r3, [pc, #76]	; (406c <USB_Handler+0x6d8>)
    401e:	189b      	adds	r3, r3, r2
    4020:	7e9b      	ldrb	r3, [r3, #26]
    4022:	079b      	lsls	r3, r3, #30
    4024:	d505      	bpl.n	4032 <USB_Handler+0x69e>
							usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.reg &= ~USB_DEVICE_STATUS_BK_ERRORFLOW;
    4026:	4b11      	ldr	r3, [pc, #68]	; (406c <USB_Handler+0x6d8>)
    4028:	189b      	adds	r3, r3, r2
    402a:	7e9a      	ldrb	r2, [r3, #26]
    402c:	2002      	movs	r0, #2
    402e:	4382      	bics	r2, r0
    4030:	769a      	strb	r2, [r3, #26]
						ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
    4032:	2380      	movs	r3, #128	; 0x80
    4034:	425b      	negs	r3, r3
    4036:	4642      	mov	r2, r8
    4038:	4313      	orrs	r3, r2
    403a:	4a0d      	ldr	r2, [pc, #52]	; (4070 <USB_Handler+0x6dc>)
    403c:	7193      	strb	r3, [r2, #6]
						if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT1) {
    403e:	9b01      	ldr	r3, [sp, #4]
    4040:	3308      	adds	r3, #8
    4042:	015b      	lsls	r3, r3, #5
    4044:	683a      	ldr	r2, [r7, #0]
    4046:	4694      	mov	ip, r2
    4048:	4463      	add	r3, ip
    404a:	79db      	ldrb	r3, [r3, #7]
    404c:	079b      	lsls	r3, r3, #30
    404e:	d500      	bpl.n	4052 <USB_Handler+0x6be>
    4050:	e69e      	b.n	3d90 <USB_Handler+0x3fc>
					if(flags_run & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
    4052:	230c      	movs	r3, #12
    4054:	420b      	tst	r3, r1
    4056:	d100      	bne.n	405a <USB_Handler+0x6c6>
    4058:	e69a      	b.n	3d90 <USB_Handler+0x3fc>
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL])(_usb_instances,&ep_callback_para);
    405a:	9b01      	ldr	r3, [sp, #4]
    405c:	011b      	lsls	r3, r3, #4
    405e:	18fb      	adds	r3, r7, r3
    4060:	33d8      	adds	r3, #216	; 0xd8
    4062:	681b      	ldr	r3, [r3, #0]
    4064:	4902      	ldr	r1, [pc, #8]	; (4070 <USB_Handler+0x6dc>)
    4066:	0038      	movs	r0, r7
    4068:	4798      	blx	r3
    406a:	e691      	b.n	3d90 <USB_Handler+0x3fc>
    406c:	20000a44 	.word	0x20000a44
    4070:	20000750 	.word	0x20000750

00004074 <usb_get_config_defaults>:
	Assert(module_config);

	/* Sanity check arguments */
	Assert(module_config);
	/* Write default configuration to config struct */
	module_config->select_host_mode = 0;
    4074:	2300      	movs	r3, #0
    4076:	7003      	strb	r3, [r0, #0]
	module_config->run_in_standby = 1;
    4078:	3301      	adds	r3, #1
    407a:	7043      	strb	r3, [r0, #1]
	module_config->source_generator = GCLK_GENERATOR_3;
    407c:	2203      	movs	r2, #3
    407e:	7082      	strb	r2, [r0, #2]
	module_config->speed_mode = USB_SPEED_FULL;
    4080:	70c3      	strb	r3, [r0, #3]
}
    4082:	4770      	bx	lr

00004084 <usb_init>:
 *
 * \retval STATUS_OK           The module was initialized successfully
 */
enum status_code usb_init(struct usb_module *module_inst, Usb *const hw,
		struct usb_config *module_config)
{
    4084:	b5f0      	push	{r4, r5, r6, r7, lr}
    4086:	46ce      	mov	lr, r9
    4088:	4647      	mov	r7, r8
    408a:	b580      	push	{r7, lr}
    408c:	b083      	sub	sp, #12
    408e:	0004      	movs	r4, r0
    4090:	000d      	movs	r5, r1
    4092:	0016      	movs	r6, r2
	uint32_t pad_transn, pad_transp, pad_trim;
	struct system_pinmux_config pin_config;
	struct system_gclk_chan_config gclk_chan_config;

#if !SAML22
	host_pipe_job_busy_status = 0;
    4094:	2300      	movs	r3, #0
    4096:	4a67      	ldr	r2, [pc, #412]	; (4234 <usb_init+0x1b0>)
    4098:	6013      	str	r3, [r2, #0]
#endif

	_usb_instances = module_inst;
    409a:	4a67      	ldr	r2, [pc, #412]	; (4238 <usb_init+0x1b4>)
    409c:	6010      	str	r0, [r2, #0]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    409e:	6021      	str	r1, [r4, #0]
			MCLK->APBBMASK.reg |= mask;
    40a0:	4866      	ldr	r0, [pc, #408]	; (423c <usb_init+0x1b8>)
    40a2:	6982      	ldr	r2, [r0, #24]
    40a4:	2101      	movs	r1, #1
    40a6:	430a      	orrs	r2, r1
    40a8:	6182      	str	r2, [r0, #24]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    40aa:	af01      	add	r7, sp, #4
    40ac:	707b      	strb	r3, [r7, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    40ae:	70b9      	strb	r1, [r7, #2]
	config->powersave    = false;
    40b0:	70fb      	strb	r3, [r7, #3]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, MCLK_APBBMASK_USB);

	/* Set up the USB DP/DN pins */
	system_pinmux_get_config_defaults(&pin_config);
	pin_config.mux_position = MUX_PA24G_USB_DM;
    40b2:	3306      	adds	r3, #6
    40b4:	4699      	mov	r9, r3
    40b6:	703b      	strb	r3, [r7, #0]
	system_pinmux_pin_set_config(PIN_PA24G_USB_DM, &pin_config);
    40b8:	0039      	movs	r1, r7
    40ba:	2018      	movs	r0, #24
    40bc:	4b60      	ldr	r3, [pc, #384]	; (4240 <usb_init+0x1bc>)
    40be:	4698      	mov	r8, r3
    40c0:	4798      	blx	r3
	pin_config.mux_position = MUX_PA25G_USB_DP;
    40c2:	464b      	mov	r3, r9
    40c4:	703b      	strb	r3, [r7, #0]
	system_pinmux_pin_set_config(PIN_PA25G_USB_DP, &pin_config);
    40c6:	0039      	movs	r1, r7
    40c8:	2019      	movs	r0, #25
    40ca:	47c0      	blx	r8

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = module_config->source_generator;
    40cc:	78b3      	ldrb	r3, [r6, #2]
    40ce:	466a      	mov	r2, sp
    40d0:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(USB_GCLK_ID, &gclk_chan_config);
    40d2:	4669      	mov	r1, sp
    40d4:	2004      	movs	r0, #4
    40d6:	4b5b      	ldr	r3, [pc, #364]	; (4244 <usb_init+0x1c0>)
    40d8:	4798      	blx	r3
	system_gclk_chan_enable(USB_GCLK_ID);
    40da:	2004      	movs	r0, #4
    40dc:	4b5a      	ldr	r3, [pc, #360]	; (4248 <usb_init+0x1c4>)
    40de:	4798      	blx	r3

	/* Reset */
	hw->DEVICE.CTRLA.bit.SWRST = 1;
    40e0:	782b      	ldrb	r3, [r5, #0]
    40e2:	2201      	movs	r2, #1
    40e4:	4313      	orrs	r3, r2
    40e6:	702b      	strb	r3, [r5, #0]
	while (hw->DEVICE.SYNCBUSY.bit.SWRST) {
    40e8:	78ab      	ldrb	r3, [r5, #2]
    40ea:	07db      	lsls	r3, r3, #31
    40ec:	d4fc      	bmi.n	40e8 <usb_init+0x64>
		/* Sync wait */
	}

	/* Load Pad Calibration */
	pad_transn =( *((uint32_t *)(NVMCTRL_OTP4)
    40ee:	4b57      	ldr	r3, [pc, #348]	; (424c <usb_init+0x1c8>)
			+ (NVM_USB_PAD_TRANSN_POS / 32))
		>> (NVM_USB_PAD_TRANSN_POS % 32))
    40f0:	681b      	ldr	r3, [r3, #0]
	pad_transn =( *((uint32_t *)(NVMCTRL_OTP4)
    40f2:	039b      	lsls	r3, r3, #14
    40f4:	0edb      	lsrs	r3, r3, #27
		& ((1 << NVM_USB_PAD_TRANSN_SIZE) - 1);

	if (pad_transn == 0x1F) {
    40f6:	2b1f      	cmp	r3, #31
    40f8:	d100      	bne.n	40fc <usb_init+0x78>
    40fa:	e08f      	b.n	421c <usb_init+0x198>
		pad_transn = 5;
	}

	hw->DEVICE.PADCAL.bit.TRANSN = pad_transn;
    40fc:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
    40fe:	019b      	lsls	r3, r3, #6
    4100:	4953      	ldr	r1, [pc, #332]	; (4250 <usb_init+0x1cc>)
    4102:	400a      	ands	r2, r1
    4104:	4313      	orrs	r3, r2
    4106:	852b      	strh	r3, [r5, #40]	; 0x28

	pad_transp =( *((uint32_t *)(NVMCTRL_OTP4)
    4108:	4b50      	ldr	r3, [pc, #320]	; (424c <usb_init+0x1c8>)
			+ (NVM_USB_PAD_TRANSP_POS / 32))
			>> (NVM_USB_PAD_TRANSP_POS % 32))
    410a:	681b      	ldr	r3, [r3, #0]
    410c:	025b      	lsls	r3, r3, #9
	pad_transp =( *((uint32_t *)(NVMCTRL_OTP4)
    410e:	0edb      	lsrs	r3, r3, #27
			& ((1 << NVM_USB_PAD_TRANSP_SIZE) - 1);

	if (pad_transp == 0x1F) {
    4110:	2b1f      	cmp	r3, #31
    4112:	d100      	bne.n	4116 <usb_init+0x92>
    4114:	e084      	b.n	4220 <usb_init+0x19c>
		pad_transp = 29;
	}

	hw->DEVICE.PADCAL.bit.TRANSP = pad_transp;
    4116:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
    4118:	211f      	movs	r1, #31
    411a:	438a      	bics	r2, r1
    411c:	4313      	orrs	r3, r2
    411e:	852b      	strh	r3, [r5, #40]	; 0x28

	pad_trim =( *((uint32_t *)(NVMCTRL_OTP4)
    4120:	4b4a      	ldr	r3, [pc, #296]	; (424c <usb_init+0x1c8>)
			+ (NVM_USB_PAD_TRIM_POS / 32))
			>> (NVM_USB_PAD_TRIM_POS % 32))
    4122:	681b      	ldr	r3, [r3, #0]
	pad_trim =( *((uint32_t *)(NVMCTRL_OTP4)
    4124:	019b      	lsls	r3, r3, #6
    4126:	0f5b      	lsrs	r3, r3, #29
			& ((1 << NVM_USB_PAD_TRIM_SIZE) - 1);

	if (pad_trim == 0x7) {
    4128:	2b07      	cmp	r3, #7
    412a:	d100      	bne.n	412e <usb_init+0xaa>
    412c:	e07a      	b.n	4224 <usb_init+0x1a0>
		pad_trim = 3;
	}

	hw->DEVICE.PADCAL.bit.TRIM = pad_trim;
    412e:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
    4130:	031b      	lsls	r3, r3, #12
    4132:	4948      	ldr	r1, [pc, #288]	; (4254 <usb_init+0x1d0>)
    4134:	400a      	ands	r2, r1
    4136:	4313      	orrs	r3, r2
    4138:	852b      	strh	r3, [r5, #40]	; 0x28

	/* Set the configuration */
	hw->DEVICE.CTRLA.bit.MODE = module_config->select_host_mode;
    413a:	7832      	ldrb	r2, [r6, #0]
    413c:	7829      	ldrb	r1, [r5, #0]
    413e:	01d2      	lsls	r2, r2, #7
    4140:	237f      	movs	r3, #127	; 0x7f
    4142:	400b      	ands	r3, r1
    4144:	4313      	orrs	r3, r2
    4146:	702b      	strb	r3, [r5, #0]
	hw->DEVICE.CTRLA.bit.RUNSTDBY = module_config->run_in_standby;
    4148:	7871      	ldrb	r1, [r6, #1]
    414a:	782b      	ldrb	r3, [r5, #0]
    414c:	2201      	movs	r2, #1
    414e:	400a      	ands	r2, r1
    4150:	0092      	lsls	r2, r2, #2
    4152:	2104      	movs	r1, #4
    4154:	438b      	bics	r3, r1
    4156:	4313      	orrs	r3, r2
    4158:	702b      	strb	r3, [r5, #0]
	hw->DEVICE.DESCADD.reg = (uint32_t)(&usb_descriptor_table.usb_endpoint_table[0]);
    415a:	4b3f      	ldr	r3, [pc, #252]	; (4258 <usb_init+0x1d4>)
    415c:	626b      	str	r3, [r5, #36]	; 0x24
	if (USB_SPEED_FULL == module_config->speed_mode) {
    415e:	78f3      	ldrb	r3, [r6, #3]
    4160:	2b01      	cmp	r3, #1
    4162:	d061      	beq.n	4228 <usb_init+0x1a4>
		module_inst->hw->DEVICE.CTRLB.bit.SPDCONF = USB_DEVICE_CTRLB_SPDCONF_FS_Val;
	} else if(USB_SPEED_LOW == module_config->speed_mode) {
    4164:	2b00      	cmp	r3, #0
    4166:	d106      	bne.n	4176 <usb_init+0xf2>
		module_inst->hw->DEVICE.CTRLB.bit.SPDCONF = USB_DEVICE_CTRLB_SPDCONF_LS_Val;
    4168:	6822      	ldr	r2, [r4, #0]
    416a:	8913      	ldrh	r3, [r2, #8]
    416c:	210c      	movs	r1, #12
    416e:	438b      	bics	r3, r1
    4170:	2104      	movs	r1, #4
    4172:	430b      	orrs	r3, r1
    4174:	8113      	strh	r3, [r2, #8]
	}

	memset((uint8_t *)(&usb_descriptor_table.usb_endpoint_table[0]), 0,
    4176:	2280      	movs	r2, #128	; 0x80
    4178:	0052      	lsls	r2, r2, #1
    417a:	2100      	movs	r1, #0
    417c:	4836      	ldr	r0, [pc, #216]	; (4258 <usb_init+0x1d4>)
    417e:	4b37      	ldr	r3, [pc, #220]	; (425c <usb_init+0x1d8>)
    4180:	4798      	blx	r3
    4182:	1d23      	adds	r3, r4, #4
    4184:	0021      	movs	r1, r4
    4186:	3124      	adds	r1, #36	; 0x24
			sizeof(usb_descriptor_table.usb_endpoint_table));

#if !SAML22
	/* callback related init */
	for (i = 0; i < USB_HOST_CALLBACK_N; i++) {
		module_inst->host_callback[i] = NULL;
    4188:	2200      	movs	r2, #0
    418a:	c304      	stmia	r3!, {r2}
	for (i = 0; i < USB_HOST_CALLBACK_N; i++) {
    418c:	428b      	cmp	r3, r1
    418e:	d1fc      	bne.n	418a <usb_init+0x106>
    4190:	0021      	movs	r1, r4
    4192:	31a4      	adds	r1, #164	; 0xa4
	};
	for (i = 0; i < USB_PIPE_NUM; i++) {
		for (j = 0; j < USB_HOST_PIPE_CALLBACK_N; j++) {
			module_inst->host_pipe_callback[i][j] = NULL;
    4194:	2200      	movs	r2, #0
    4196:	601a      	str	r2, [r3, #0]
    4198:	605a      	str	r2, [r3, #4]
    419a:	609a      	str	r2, [r3, #8]
    419c:	60da      	str	r2, [r3, #12]
    419e:	3310      	adds	r3, #16
	for (i = 0; i < USB_PIPE_NUM; i++) {
    41a0:	428b      	cmp	r3, r1
    41a2:	d1f8      	bne.n	4196 <usb_init+0x112>
		}
	};
	module_inst->host_registered_callback_mask = 0;
    41a4:	2300      	movs	r3, #0
    41a6:	22a4      	movs	r2, #164	; 0xa4
    41a8:	54a3      	strb	r3, [r4, r2]
	module_inst->host_enabled_callback_mask = 0;
    41aa:	3201      	adds	r2, #1
    41ac:	54a3      	strb	r3, [r4, r2]
    41ae:	0023      	movs	r3, r4
    41b0:	33a6      	adds	r3, #166	; 0xa6
    41b2:	0021      	movs	r1, r4
    41b4:	31ae      	adds	r1, #174	; 0xae
	for (i = 0; i < USB_PIPE_NUM; i++) {
		module_inst->host_pipe_registered_callback_mask[i] = 0;
    41b6:	2200      	movs	r2, #0
    41b8:	701a      	strb	r2, [r3, #0]
		module_inst->host_pipe_enabled_callback_mask[i] = 0;
    41ba:	721a      	strb	r2, [r3, #8]
    41bc:	3301      	adds	r3, #1
	for (i = 0; i < USB_PIPE_NUM; i++) {
    41be:	4299      	cmp	r1, r3
    41c0:	d1fa      	bne.n	41b8 <usb_init+0x134>
    41c2:	0023      	movs	r3, r4
    41c4:	33b8      	adds	r3, #184	; 0xb8
    41c6:	0021      	movs	r1, r4
    41c8:	31d4      	adds	r1, #212	; 0xd4
	}
#endif

	/*  device callback related */
	for (i = 0; i < USB_DEVICE_CALLBACK_N; i++) {
		module_inst->device_callback[i] = NULL;
    41ca:	2200      	movs	r2, #0
    41cc:	c304      	stmia	r3!, {r2}
	for (i = 0; i < USB_DEVICE_CALLBACK_N; i++) {
    41ce:	428b      	cmp	r3, r1
    41d0:	d1fc      	bne.n	41cc <usb_init+0x148>
    41d2:	0021      	movs	r1, r4
    41d4:	3155      	adds	r1, #85	; 0x55
    41d6:	31ff      	adds	r1, #255	; 0xff
	}
	for (i = 0; i < USB_EPT_NUM; i++) {
		for(j = 0; j < USB_DEVICE_EP_CALLBACK_N; j++) {
			module_inst->device_endpoint_callback[i][j] = NULL;
    41d8:	2200      	movs	r2, #0
    41da:	601a      	str	r2, [r3, #0]
    41dc:	605a      	str	r2, [r3, #4]
    41de:	609a      	str	r2, [r3, #8]
    41e0:	60da      	str	r2, [r3, #12]
    41e2:	3310      	adds	r3, #16
	for (i = 0; i < USB_EPT_NUM; i++) {
    41e4:	428b      	cmp	r3, r1
    41e6:	d1f8      	bne.n	41da <usb_init+0x156>
		}
	}
	module_inst->device_registered_callback_mask = 0;
    41e8:	2300      	movs	r3, #0
    41ea:	22aa      	movs	r2, #170	; 0xaa
    41ec:	0052      	lsls	r2, r2, #1
    41ee:	52a3      	strh	r3, [r4, r2]
	module_inst->device_enabled_callback_mask = 0;
    41f0:	3202      	adds	r2, #2
    41f2:	52a3      	strh	r3, [r4, r2]
    41f4:	0023      	movs	r3, r4
    41f6:	3359      	adds	r3, #89	; 0x59
    41f8:	33ff      	adds	r3, #255	; 0xff
    41fa:	3461      	adds	r4, #97	; 0x61
    41fc:	34ff      	adds	r4, #255	; 0xff
	for (j = 0; j < USB_EPT_NUM; j++) {
		module_inst->device_endpoint_registered_callback_mask[j] = 0;
    41fe:	2200      	movs	r2, #0
    4200:	701a      	strb	r2, [r3, #0]
		module_inst->device_endpoint_enabled_callback_mask[j] = 0;
    4202:	721a      	strb	r2, [r3, #8]
    4204:	3301      	adds	r3, #1
	for (j = 0; j < USB_EPT_NUM; j++) {
    4206:	42a3      	cmp	r3, r4
    4208:	d1fa      	bne.n	4200 <usb_init+0x17c>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    420a:	2240      	movs	r2, #64	; 0x40
    420c:	4b14      	ldr	r3, [pc, #80]	; (4260 <usb_init+0x1dc>)
    420e:	601a      	str	r2, [r3, #0]

	/* Enable interrupts for this USB module */
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_USB);

	return STATUS_OK;
}
    4210:	2000      	movs	r0, #0
    4212:	b003      	add	sp, #12
    4214:	bc0c      	pop	{r2, r3}
    4216:	4690      	mov	r8, r2
    4218:	4699      	mov	r9, r3
    421a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pad_transn = 5;
    421c:	3b1a      	subs	r3, #26
    421e:	e76d      	b.n	40fc <usb_init+0x78>
		pad_transp = 29;
    4220:	3b02      	subs	r3, #2
    4222:	e778      	b.n	4116 <usb_init+0x92>
		pad_trim = 3;
    4224:	3b04      	subs	r3, #4
    4226:	e782      	b.n	412e <usb_init+0xaa>
		module_inst->hw->DEVICE.CTRLB.bit.SPDCONF = USB_DEVICE_CTRLB_SPDCONF_FS_Val;
    4228:	6822      	ldr	r2, [r4, #0]
    422a:	8913      	ldrh	r3, [r2, #8]
    422c:	3108      	adds	r1, #8
    422e:	438b      	bics	r3, r1
    4230:	8113      	strh	r3, [r2, #8]
    4232:	e7a0      	b.n	4176 <usb_init+0xf2>
    4234:	20000758 	.word	0x20000758
    4238:	20000748 	.word	0x20000748
    423c:	40000400 	.word	0x40000400
    4240:	000025a1 	.word	0x000025a1
    4244:	000024a5 	.word	0x000024a5
    4248:	00002435 	.word	0x00002435
    424c:	0080601c 	.word	0x0080601c
    4250:	fffff83f 	.word	0xfffff83f
    4254:	ffff8fff 	.word	0xffff8fff
    4258:	20000a44 	.word	0x20000a44
    425c:	0000516f 	.word	0x0000516f
    4260:	e000e100 	.word	0xe000e100

00004264 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    4264:	e7fe      	b.n	4264 <Dummy_Handler>
	...

00004268 <Reset_Handler>:
{
    4268:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    426a:	4a1a      	ldr	r2, [pc, #104]	; (42d4 <Reset_Handler+0x6c>)
    426c:	4b1a      	ldr	r3, [pc, #104]	; (42d8 <Reset_Handler+0x70>)
    426e:	429a      	cmp	r2, r3
    4270:	d011      	beq.n	4296 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    4272:	001a      	movs	r2, r3
    4274:	4b19      	ldr	r3, [pc, #100]	; (42dc <Reset_Handler+0x74>)
    4276:	429a      	cmp	r2, r3
    4278:	d20d      	bcs.n	4296 <Reset_Handler+0x2e>
    427a:	4a19      	ldr	r2, [pc, #100]	; (42e0 <Reset_Handler+0x78>)
    427c:	3303      	adds	r3, #3
    427e:	1a9b      	subs	r3, r3, r2
    4280:	089b      	lsrs	r3, r3, #2
    4282:	3301      	adds	r3, #1
    4284:	009b      	lsls	r3, r3, #2
    4286:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    4288:	4813      	ldr	r0, [pc, #76]	; (42d8 <Reset_Handler+0x70>)
    428a:	4912      	ldr	r1, [pc, #72]	; (42d4 <Reset_Handler+0x6c>)
    428c:	588c      	ldr	r4, [r1, r2]
    428e:	5084      	str	r4, [r0, r2]
    4290:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    4292:	429a      	cmp	r2, r3
    4294:	d1fa      	bne.n	428c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    4296:	4a13      	ldr	r2, [pc, #76]	; (42e4 <Reset_Handler+0x7c>)
    4298:	4b13      	ldr	r3, [pc, #76]	; (42e8 <Reset_Handler+0x80>)
    429a:	429a      	cmp	r2, r3
    429c:	d20a      	bcs.n	42b4 <Reset_Handler+0x4c>
    429e:	43d3      	mvns	r3, r2
    42a0:	4911      	ldr	r1, [pc, #68]	; (42e8 <Reset_Handler+0x80>)
    42a2:	185b      	adds	r3, r3, r1
    42a4:	2103      	movs	r1, #3
    42a6:	438b      	bics	r3, r1
    42a8:	3304      	adds	r3, #4
    42aa:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    42ac:	2100      	movs	r1, #0
    42ae:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    42b0:	4293      	cmp	r3, r2
    42b2:	d1fc      	bne.n	42ae <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    42b4:	4a0d      	ldr	r2, [pc, #52]	; (42ec <Reset_Handler+0x84>)
    42b6:	21ff      	movs	r1, #255	; 0xff
    42b8:	4b0d      	ldr	r3, [pc, #52]	; (42f0 <Reset_Handler+0x88>)
    42ba:	438b      	bics	r3, r1
    42bc:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
    42be:	4a0d      	ldr	r2, [pc, #52]	; (42f4 <Reset_Handler+0x8c>)
    42c0:	6853      	ldr	r3, [r2, #4]
    42c2:	397f      	subs	r1, #127	; 0x7f
    42c4:	430b      	orrs	r3, r1
    42c6:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    42c8:	4b0b      	ldr	r3, [pc, #44]	; (42f8 <Reset_Handler+0x90>)
    42ca:	4798      	blx	r3
        main();
    42cc:	4b0b      	ldr	r3, [pc, #44]	; (42fc <Reset_Handler+0x94>)
    42ce:	4798      	blx	r3
    42d0:	e7fe      	b.n	42d0 <Reset_Handler+0x68>
    42d2:	46c0      	nop			; (mov r8, r8)
    42d4:	000052b4 	.word	0x000052b4
    42d8:	20000000 	.word	0x20000000
    42dc:	20000114 	.word	0x20000114
    42e0:	20000004 	.word	0x20000004
    42e4:	20000114 	.word	0x20000114
    42e8:	20000cec 	.word	0x20000cec
    42ec:	e000ed00 	.word	0xe000ed00
    42f0:	00000000 	.word	0x00000000
    42f4:	41004000 	.word	0x41004000
    42f8:	00005115 	.word	0x00005115
    42fc:	00004301 	.word	0x00004301

00004300 <main>:
/**
 *  \brief SAM-BA Main loop.
 *  \return Unused (ANSI-C compatibility).
 */
int main(void)
{
    4300:	b530      	push	{r4, r5, lr}
    4302:	b083      	sub	sp, #12
	app_start_address = *(uint32_t *)(APP_START_ADDRESS + 4);
    4304:	4b1a      	ldr	r3, [pc, #104]	; (4370 <main+0x70>)
    4306:	681a      	ldr	r2, [r3, #0]
	if (app_start_address == 0xFFFFFFFF) {
    4308:	1c53      	adds	r3, r2, #1
    430a:	d016      	beq.n	433a <main+0x3a>
	boot_port->DIRCLR.reg = GPIO_BOOT_PIN_MASK;
    430c:	4b19      	ldr	r3, [pc, #100]	; (4374 <main+0x74>)
    430e:	2104      	movs	r1, #4
    4310:	6059      	str	r1, [r3, #4]
	boot_port->PINCFG[BOOT_LOAD_PIN & 0x1F].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
    4312:	2406      	movs	r4, #6
    4314:	2042      	movs	r0, #66	; 0x42
    4316:	541c      	strb	r4, [r3, r0]
	boot_port->OUTSET.reg = GPIO_BOOT_PIN_MASK;
    4318:	6199      	str	r1, [r3, #24]
	boot_en = (boot_port->IN.reg) & GPIO_BOOT_PIN_MASK;
    431a:	6a1b      	ldr	r3, [r3, #32]
    431c:	075b      	lsls	r3, r3, #29
    431e:	0fdb      	lsrs	r3, r3, #31
    4320:	4669      	mov	r1, sp
    4322:	71cb      	strb	r3, [r1, #7]
	if (!boot_en) {
    4324:	79cb      	ldrb	r3, [r1, #7]
    4326:	2b00      	cmp	r3, #0
    4328:	d007      	beq.n	433a <main+0x3a>
	__set_MSP(*(uint32_t *) APP_START_ADDRESS);
    432a:	23c0      	movs	r3, #192	; 0xc0
    432c:	01db      	lsls	r3, r3, #7
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    432e:	6819      	ldr	r1, [r3, #0]
    4330:	f381 8808 	msr	MSP, r1
	SCB->VTOR = ((uint32_t) APP_START_ADDRESS & SCB_VTOR_TBLOFF_Msk);
    4334:	4910      	ldr	r1, [pc, #64]	; (4378 <main+0x78>)
    4336:	608b      	str	r3, [r1, #8]
	asm("bx %0"::"r"(app_start_address));
    4338:	4710      	bx	r2
	/* Jump in application if condition is satisfied */
	check_start_application();

	/* We have determined we should stay in the monitor. */
	/* System initialization */
	system_init();
    433a:	4b10      	ldr	r3, [pc, #64]	; (437c <main+0x7c>)
    433c:	4798      	blx	r3

#ifdef CONF_USBCDC_INTERFACE_SUPPORT
	/* Start USB stack */
	udc_start();
    433e:	4b10      	ldr	r3, [pc, #64]	; (4380 <main+0x80>)
    4340:	4798      	blx	r3
#endif
	/* UART is enabled in all cases */
	usart_open();
    4342:	4b10      	ldr	r3, [pc, #64]	; (4384 <main+0x84>)
    4344:	4798      	blx	r3
	DEBUG_PIN_LOW;
	/* Wait for a complete enum on usb or a '#' char on serial line */
	while (1) {
#ifdef CONF_USBCDC_INTERFACE_SUPPORT
		/* Check if a USB enumeration has succeeded and com port was opened */
		if(main_b_cdc_enable) {
    4346:	4d10      	ldr	r5, [pc, #64]	; (4388 <main+0x88>)
				sam_ba_monitor_run();
			}
		}
#endif
		/* Check if a '#' has been received */
		if (usart_sharp_received()) {
    4348:	4c10      	ldr	r4, [pc, #64]	; (438c <main+0x8c>)
		if(main_b_cdc_enable) {
    434a:	782b      	ldrb	r3, [r5, #0]
    434c:	2b00      	cmp	r3, #0
    434e:	d108      	bne.n	4362 <main+0x62>
		if (usart_sharp_received()) {
    4350:	47a0      	blx	r4
    4352:	2800      	cmp	r0, #0
    4354:	d0f9      	beq.n	434a <main+0x4a>
			sam_ba_monitor_init(SAM_BA_INTERFACE_USART);
    4356:	2001      	movs	r0, #1
    4358:	4b0d      	ldr	r3, [pc, #52]	; (4390 <main+0x90>)
    435a:	4798      	blx	r3
			/* SAM-BA on UART loop */
			while(1) {
				sam_ba_monitor_run();
    435c:	4c0d      	ldr	r4, [pc, #52]	; (4394 <main+0x94>)
    435e:	47a0      	blx	r4
    4360:	e7fd      	b.n	435e <main+0x5e>
			sam_ba_monitor_init(SAM_BA_INTERFACE_USBCDC);
    4362:	2000      	movs	r0, #0
    4364:	4b0a      	ldr	r3, [pc, #40]	; (4390 <main+0x90>)
    4366:	4798      	blx	r3
				sam_ba_monitor_run();
    4368:	4c0a      	ldr	r4, [pc, #40]	; (4394 <main+0x94>)
    436a:	47a0      	blx	r4
    436c:	e7fd      	b.n	436a <main+0x6a>
    436e:	46c0      	nop			; (mov r8, r8)
    4370:	00006004 	.word	0x00006004
    4374:	40002800 	.word	0x40002800
    4378:	e000ed00 	.word	0xe000ed00
    437c:	000025d5 	.word	0x000025d5
    4380:	00000ccd 	.word	0x00000ccd
    4384:	0000483d 	.word	0x0000483d
    4388:	20000762 	.word	0x20000762
    438c:	000049b9 	.word	0x000049b9
    4390:	000043c5 	.word	0x000043c5
    4394:	0000449d 	.word	0x0000449d

00004398 <main_suspend_lpm_action>:

#ifdef CONF_USBCDC_INTERFACE_SUPPORT
#ifdef USB_DEVICE_LPM_SUPPORT
void main_suspend_lpm_action(void)
{
}
    4398:	4770      	bx	lr

0000439a <main_remotewakeup_lpm_disable>:

void main_remotewakeup_lpm_disable(void)
{
}
    439a:	4770      	bx	lr

0000439c <main_remotewakeup_lpm_enable>:

void main_remotewakeup_lpm_enable(void)
{
}
    439c:	4770      	bx	lr
	...

000043a0 <main_cdc_enable>:
#endif

bool main_cdc_enable(uint8_t port)
{
	main_b_cdc_enable = true;
    43a0:	2201      	movs	r2, #1
    43a2:	4b02      	ldr	r3, [pc, #8]	; (43ac <main_cdc_enable+0xc>)
    43a4:	701a      	strb	r2, [r3, #0]
	return true;
}
    43a6:	2001      	movs	r0, #1
    43a8:	4770      	bx	lr
    43aa:	46c0      	nop			; (mov r8, r8)
    43ac:	20000762 	.word	0x20000762

000043b0 <main_cdc_disable>:

void main_cdc_disable(uint8_t port)
{
	main_b_cdc_enable = false;
    43b0:	2200      	movs	r2, #0
    43b2:	4b01      	ldr	r3, [pc, #4]	; (43b8 <main_cdc_disable+0x8>)
    43b4:	701a      	strb	r2, [r3, #0]
}
    43b6:	4770      	bx	lr
    43b8:	20000762 	.word	0x20000762

000043bc <main_cdc_set_dtr>:

void main_cdc_set_dtr(uint8_t port, bool b_enable)
{
}
    43bc:	4770      	bx	lr

000043be <main_cdc_rx_notify>:

void main_cdc_rx_notify(uint8_t port)
{
}
    43be:	4770      	bx	lr

000043c0 <main_cdc_set_coding>:

void main_cdc_set_coding(uint8_t port, usb_cdc_line_coding_t * cfg)
{
}
    43c0:	4770      	bx	lr
	...

000043c4 <sam_ba_monitor_init>:
 * \param com_interface  Communication interface to be used.
 */
void sam_ba_monitor_init(uint8_t com_interface)
{
	/* Selects the requested interface for future actions */
	if (com_interface == SAM_BA_INTERFACE_USART)
    43c4:	2801      	cmp	r0, #1
    43c6:	d005      	beq.n	43d4 <sam_ba_monitor_init+0x10>
		ptr_monitor_if = (t_monitor_if*) &uart_if;
#ifdef CONF_USBCDC_INTERFACE_SUPPORT
	if (com_interface == SAM_BA_INTERFACE_USBCDC)
    43c8:	2800      	cmp	r0, #0
    43ca:	d102      	bne.n	43d2 <sam_ba_monitor_init+0xe>
		ptr_monitor_if = (t_monitor_if*) &usbcdc_if;
    43cc:	4a03      	ldr	r2, [pc, #12]	; (43dc <sam_ba_monitor_init+0x18>)
    43ce:	4b04      	ldr	r3, [pc, #16]	; (43e0 <sam_ba_monitor_init+0x1c>)
    43d0:	601a      	str	r2, [r3, #0]
#endif
}
    43d2:	4770      	bx	lr
		ptr_monitor_if = (t_monitor_if*) &uart_if;
    43d4:	4a03      	ldr	r2, [pc, #12]	; (43e4 <sam_ba_monitor_init+0x20>)
    43d6:	4b02      	ldr	r3, [pc, #8]	; (43e0 <sam_ba_monitor_init+0x1c>)
    43d8:	601a      	str	r2, [r3, #0]
    43da:	e7fa      	b.n	43d2 <sam_ba_monitor_init+0xe>
    43dc:	00005278 	.word	0x00005278
    43e0:	20000b9c 	.word	0x20000b9c
    43e4:	0000525c 	.word	0x0000525c

000043e8 <sam_ba_putdata_term>:
 *
 * \param *data  Data pointer
 * \param length Length of the data
 */
void sam_ba_putdata_term(uint8_t* data, uint32_t length)
{
    43e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    43ea:	b085      	sub	sp, #20
	uint8_t temp, buf[12], *data_ascii;
	uint32_t i, int_value;

	if (b_terminal_mode)
    43ec:	4b1f      	ldr	r3, [pc, #124]	; (446c <sam_ba_putdata_term+0x84>)
    43ee:	781b      	ldrb	r3, [r3, #0]
    43f0:	2b00      	cmp	r3, #0
    43f2:	d036      	beq.n	4462 <sam_ba_putdata_term+0x7a>
	{
		if (length == 4)
    43f4:	2904      	cmp	r1, #4
    43f6:	d01b      	beq.n	4430 <sam_ba_putdata_term+0x48>
			int_value = *(uint32_t *) data;
		else if (length == 2)
    43f8:	2902      	cmp	r1, #2
    43fa:	d022      	beq.n	4442 <sam_ba_putdata_term+0x5a>
			int_value = *(uint16_t *) data;
		else
			int_value = *(uint8_t *) data;
    43fc:	7800      	ldrb	r0, [r0, #0]

		data_ascii = buf + 2;
		data_ascii += length * 2 - 1;
    43fe:	004d      	lsls	r5, r1, #1
    4400:	ab04      	add	r3, sp, #16
    4402:	195a      	adds	r2, r3, r5
    4404:	3a0b      	subs	r2, #11

		for (i = 0; i < length * 2; i++)
    4406:	2d00      	cmp	r5, #0
    4408:	d117      	bne.n	443a <sam_ba_putdata_term+0x52>
				*data_ascii = temp + 0x37;

			int_value >>= 4;
			data_ascii--;
		}
		buf[0] = '0';
    440a:	a801      	add	r0, sp, #4
    440c:	2330      	movs	r3, #48	; 0x30
    440e:	7003      	strb	r3, [r0, #0]
		buf[1] = 'x';
    4410:	3348      	adds	r3, #72	; 0x48
    4412:	7043      	strb	r3, [r0, #1]
		buf[length * 2 + 2] = '\n';
    4414:	3101      	adds	r1, #1
    4416:	0049      	lsls	r1, r1, #1
    4418:	3b6e      	subs	r3, #110	; 0x6e
    441a:	5443      	strb	r3, [r0, r1]
		buf[length * 2 + 3] = '\r';
    441c:	1945      	adds	r5, r0, r5
    441e:	3303      	adds	r3, #3
    4420:	70eb      	strb	r3, [r5, #3]
		ptr_monitor_if->putdata(buf, length * 2 + 4);
    4422:	3102      	adds	r1, #2
    4424:	4b12      	ldr	r3, [pc, #72]	; (4470 <sam_ba_putdata_term+0x88>)
    4426:	681b      	ldr	r3, [r3, #0]
    4428:	68db      	ldr	r3, [r3, #12]
    442a:	4798      	blx	r3
	}
	else
		ptr_monitor_if->putdata(data, length);
	return;
}
    442c:	b005      	add	sp, #20
    442e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			int_value = *(uint32_t *) data;
    4430:	6800      	ldr	r0, [r0, #0]
		data_ascii += length * 2 - 1;
    4432:	004d      	lsls	r5, r1, #1
    4434:	ab04      	add	r3, sp, #16
    4436:	195a      	adds	r2, r3, r5
    4438:	3a0b      	subs	r2, #11
{
    443a:	2400      	movs	r4, #0
			temp = (uint8_t) (int_value & 0xf);
    443c:	260f      	movs	r6, #15
				*data_ascii = temp | 0x30;
    443e:	2730      	movs	r7, #48	; 0x30
    4440:	e008      	b.n	4454 <sam_ba_putdata_term+0x6c>
			int_value = *(uint16_t *) data;
    4442:	8800      	ldrh	r0, [r0, #0]
    4444:	e7f5      	b.n	4432 <sam_ba_putdata_term+0x4a>
				*data_ascii = temp + 0x37;
    4446:	3337      	adds	r3, #55	; 0x37
    4448:	7013      	strb	r3, [r2, #0]
			int_value >>= 4;
    444a:	0900      	lsrs	r0, r0, #4
			data_ascii--;
    444c:	3a01      	subs	r2, #1
		for (i = 0; i < length * 2; i++)
    444e:	3401      	adds	r4, #1
    4450:	42ac      	cmp	r4, r5
    4452:	d2da      	bcs.n	440a <sam_ba_putdata_term+0x22>
			temp = (uint8_t) (int_value & 0xf);
    4454:	0033      	movs	r3, r6
    4456:	4003      	ands	r3, r0
			if (temp <= 0x9)
    4458:	2b09      	cmp	r3, #9
    445a:	d8f4      	bhi.n	4446 <sam_ba_putdata_term+0x5e>
				*data_ascii = temp | 0x30;
    445c:	433b      	orrs	r3, r7
    445e:	7013      	strb	r3, [r2, #0]
    4460:	e7f3      	b.n	444a <sam_ba_putdata_term+0x62>
		ptr_monitor_if->putdata(data, length);
    4462:	4b03      	ldr	r3, [pc, #12]	; (4470 <sam_ba_putdata_term+0x88>)
    4464:	681b      	ldr	r3, [r3, #0]
    4466:	68db      	ldr	r3, [r3, #12]
    4468:	4798      	blx	r3
	return;
    446a:	e7df      	b.n	442c <sam_ba_putdata_term+0x44>
    446c:	20000763 	.word	0x20000763
    4470:	20000b9c 	.word	0x20000b9c

00004474 <call_applet>:
  __ASM volatile ("cpsid i" : : : "memory");
    4474:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    4476:	f3bf 8f5f 	dmb	sy
 */
void call_applet(uint32_t address)
{
	uint32_t app_start_address;

	cpu_irq_disable();
    447a:	2200      	movs	r2, #0
    447c:	4b05      	ldr	r3, [pc, #20]	; (4494 <call_applet+0x20>)
    447e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, msp" : "=r" (result) );
    4480:	f3ef 8308 	mrs	r3, MSP

	sp = __get_MSP();
    4484:	4a04      	ldr	r2, [pc, #16]	; (4498 <call_applet+0x24>)
    4486:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    4488:	6803      	ldr	r3, [r0, #0]
    448a:	f383 8808 	msr	MSP, r3

	/* Load the Reset Handler address of the application */
	app_start_address = *(uint32_t *)(address + 4);

	/* Jump to application Reset Handler in the application */
	asm("bx %0"::"r"(app_start_address));
    448e:	6843      	ldr	r3, [r0, #4]
    4490:	4718      	bx	r3
}
    4492:	4770      	bx	lr
    4494:	20000112 	.word	0x20000112
    4498:	20000ba0 	.word	0x20000ba0

0000449c <sam_ba_monitor_run>:

/**
 * \brief This function starts the SAM-BA monitor.
 */
void sam_ba_monitor_run(void)
{
    449c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    449e:	46de      	mov	lr, fp
    44a0:	4657      	mov	r7, sl
    44a2:	464e      	mov	r6, r9
    44a4:	4645      	mov	r5, r8
    44a6:	b5e0      	push	{r5, r6, r7, lr}
	ptr_data = NULL;
    44a8:	2200      	movs	r2, #0
    44aa:	4bcc      	ldr	r3, [pc, #816]	; (47dc <sam_ba_monitor_run+0x340>)
    44ac:	601a      	str	r2, [r3, #0]
	command = 'z';
    44ae:	327a      	adds	r2, #122	; 0x7a
    44b0:	4bcb      	ldr	r3, [pc, #812]	; (47e0 <sam_ba_monitor_run+0x344>)
    44b2:	701a      	strb	r2, [r3, #0]

	// Start waiting some cmd
	while (1)
	{
		length = ptr_monitor_if->getdata(data, SIZEBUFMAX);
    44b4:	4bcb      	ldr	r3, [pc, #812]	; (47e4 <sam_ba_monitor_run+0x348>)
    44b6:	469a      	mov	sl, r3
    44b8:	4bcb      	ldr	r3, [pc, #812]	; (47e8 <sam_ba_monitor_run+0x34c>)
    44ba:	469b      	mov	fp, r3
					{
						command = *ptr;
						current_number = 0;
					}
				}
				ptr++;
    44bc:	4ccb      	ldr	r4, [pc, #812]	; (47ec <sam_ba_monitor_run+0x350>)
						command = *ptr;
    44be:	4bc8      	ldr	r3, [pc, #800]	; (47e0 <sam_ba_monitor_run+0x344>)
    44c0:	4698      	mov	r8, r3
		length = ptr_monitor_if->getdata(data, SIZEBUFMAX);
    44c2:	465b      	mov	r3, fp
    44c4:	681b      	ldr	r3, [r3, #0]
    44c6:	691b      	ldr	r3, [r3, #16]
    44c8:	2140      	movs	r1, #64	; 0x40
    44ca:	4650      	mov	r0, sl
    44cc:	4798      	blx	r3
    44ce:	4bc8      	ldr	r3, [pc, #800]	; (47f0 <sam_ba_monitor_run+0x354>)
    44d0:	6018      	str	r0, [r3, #0]
		ptr = data;
    44d2:	4bc6      	ldr	r3, [pc, #792]	; (47ec <sam_ba_monitor_run+0x350>)
    44d4:	4652      	mov	r2, sl
    44d6:	601a      	str	r2, [r3, #0]
		for (i = 0; i < length; i++)
    44d8:	2200      	movs	r2, #0
    44da:	4bc6      	ldr	r3, [pc, #792]	; (47f4 <sam_ba_monitor_run+0x358>)
    44dc:	601a      	str	r2, [r3, #0]
    44de:	2800      	cmp	r0, #0
    44e0:	d0ef      	beq.n	44c2 <sam_ba_monitor_run+0x26>
			if (*ptr != 0xff)
    44e2:	4dc2      	ldr	r5, [pc, #776]	; (47ec <sam_ba_monitor_run+0x350>)
    44e4:	e0d8      	b.n	4698 <sam_ba_monitor_run+0x1fc>
					if (b_terminal_mode)
    44e6:	4bc4      	ldr	r3, [pc, #784]	; (47f8 <sam_ba_monitor_run+0x35c>)
    44e8:	781b      	ldrb	r3, [r3, #0]
    44ea:	2b00      	cmp	r3, #0
    44ec:	d172      	bne.n	45d4 <sam_ba_monitor_run+0x138>
					if (command == 'S')
    44ee:	4bbc      	ldr	r3, [pc, #752]	; (47e0 <sam_ba_monitor_run+0x344>)
    44f0:	781b      	ldrb	r3, [r3, #0]
    44f2:	2b53      	cmp	r3, #83	; 0x53
    44f4:	d075      	beq.n	45e2 <sam_ba_monitor_run+0x146>
					else if (command == 'R')
    44f6:	2b52      	cmp	r3, #82	; 0x52
    44f8:	d100      	bne.n	44fc <sam_ba_monitor_run+0x60>
    44fa:	e0e7      	b.n	46cc <sam_ba_monitor_run+0x230>
					else if (command == 'O')
    44fc:	2b4f      	cmp	r3, #79	; 0x4f
    44fe:	d100      	bne.n	4502 <sam_ba_monitor_run+0x66>
    4500:	e0ed      	b.n	46de <sam_ba_monitor_run+0x242>
					else if (command == 'H')
    4502:	2b48      	cmp	r3, #72	; 0x48
    4504:	d100      	bne.n	4508 <sam_ba_monitor_run+0x6c>
    4506:	e0f0      	b.n	46ea <sam_ba_monitor_run+0x24e>
					else if (command == 'W')
    4508:	2b57      	cmp	r3, #87	; 0x57
    450a:	d100      	bne.n	450e <sam_ba_monitor_run+0x72>
    450c:	e0f3      	b.n	46f6 <sam_ba_monitor_run+0x25a>
					else if (command == 'o')
    450e:	2b6f      	cmp	r3, #111	; 0x6f
    4510:	d100      	bne.n	4514 <sam_ba_monitor_run+0x78>
    4512:	e0f6      	b.n	4702 <sam_ba_monitor_run+0x266>
					else if (command == 'h')
    4514:	2b68      	cmp	r3, #104	; 0x68
    4516:	d100      	bne.n	451a <sam_ba_monitor_run+0x7e>
    4518:	e0f9      	b.n	470e <sam_ba_monitor_run+0x272>
					else if (command == 'w')
    451a:	2b77      	cmp	r3, #119	; 0x77
    451c:	d100      	bne.n	4520 <sam_ba_monitor_run+0x84>
    451e:	e0ff      	b.n	4720 <sam_ba_monitor_run+0x284>
					else if (command == 'G')
    4520:	2b47      	cmp	r3, #71	; 0x47
    4522:	d100      	bne.n	4526 <sam_ba_monitor_run+0x8a>
    4524:	e105      	b.n	4732 <sam_ba_monitor_run+0x296>
					else if (command == 'T')
    4526:	2b54      	cmp	r3, #84	; 0x54
    4528:	d100      	bne.n	452c <sam_ba_monitor_run+0x90>
    452a:	e111      	b.n	4750 <sam_ba_monitor_run+0x2b4>
					else if (command == 'N')
    452c:	2b4e      	cmp	r3, #78	; 0x4e
    452e:	d100      	bne.n	4532 <sam_ba_monitor_run+0x96>
    4530:	e118      	b.n	4764 <sam_ba_monitor_run+0x2c8>
					else if (command == 'V')
    4532:	2b56      	cmp	r3, #86	; 0x56
    4534:	d000      	beq.n	4538 <sam_ba_monitor_run+0x9c>
    4536:	e098      	b.n	466a <sam_ba_monitor_run+0x1ce>
						ptr_monitor_if->putdata("v", 1);
    4538:	4bab      	ldr	r3, [pc, #684]	; (47e8 <sam_ba_monitor_run+0x34c>)
    453a:	4699      	mov	r9, r3
    453c:	681b      	ldr	r3, [r3, #0]
    453e:	68db      	ldr	r3, [r3, #12]
    4540:	2101      	movs	r1, #1
    4542:	48ae      	ldr	r0, [pc, #696]	; (47fc <sam_ba_monitor_run+0x360>)
    4544:	4798      	blx	r3
						ptr_monitor_if->putdata((uint8_t *) RomBOOT_Version,
    4546:	464b      	mov	r3, r9
    4548:	681b      	ldr	r3, [r3, #0]
    454a:	68db      	ldr	r3, [r3, #12]
    454c:	2104      	movs	r1, #4
    454e:	48ac      	ldr	r0, [pc, #688]	; (4800 <sam_ba_monitor_run+0x364>)
    4550:	4798      	blx	r3
						ptr_monitor_if->putdata(" ", 1);
    4552:	464b      	mov	r3, r9
    4554:	681b      	ldr	r3, [r3, #0]
    4556:	68db      	ldr	r3, [r3, #12]
    4558:	2101      	movs	r1, #1
    455a:	48aa      	ldr	r0, [pc, #680]	; (4804 <sam_ba_monitor_run+0x368>)
    455c:	4798      	blx	r3
						i = 0;
    455e:	2200      	movs	r2, #0
    4560:	4ba4      	ldr	r3, [pc, #656]	; (47f4 <sam_ba_monitor_run+0x358>)
    4562:	601a      	str	r2, [r3, #0]
						while (*ptr++ != '\0')
    4564:	4aa8      	ldr	r2, [pc, #672]	; (4808 <sam_ba_monitor_run+0x36c>)
    4566:	4ba1      	ldr	r3, [pc, #644]	; (47ec <sam_ba_monitor_run+0x350>)
    4568:	601a      	str	r2, [r3, #0]
							i++;
    456a:	48a2      	ldr	r0, [pc, #648]	; (47f4 <sam_ba_monitor_run+0x358>)
						while (*ptr++ != '\0')
    456c:	001a      	movs	r2, r3
							i++;
    456e:	6803      	ldr	r3, [r0, #0]
    4570:	1c59      	adds	r1, r3, #1
    4572:	6001      	str	r1, [r0, #0]
						while (*ptr++ != '\0')
    4574:	6813      	ldr	r3, [r2, #0]
    4576:	1c5e      	adds	r6, r3, #1
    4578:	6016      	str	r6, [r2, #0]
    457a:	781b      	ldrb	r3, [r3, #0]
    457c:	2b00      	cmp	r3, #0
    457e:	d1f6      	bne.n	456e <sam_ba_monitor_run+0xd2>
						ptr_monitor_if->putdata((uint8_t *) &(__DATE__), i);
    4580:	4b99      	ldr	r3, [pc, #612]	; (47e8 <sam_ba_monitor_run+0x34c>)
    4582:	4699      	mov	r9, r3
    4584:	681b      	ldr	r3, [r3, #0]
    4586:	68db      	ldr	r3, [r3, #12]
    4588:	48a0      	ldr	r0, [pc, #640]	; (480c <sam_ba_monitor_run+0x370>)
    458a:	4798      	blx	r3
						ptr_monitor_if->putdata(" ", 1);
    458c:	464b      	mov	r3, r9
    458e:	681b      	ldr	r3, [r3, #0]
    4590:	68db      	ldr	r3, [r3, #12]
    4592:	2101      	movs	r1, #1
    4594:	489b      	ldr	r0, [pc, #620]	; (4804 <sam_ba_monitor_run+0x368>)
    4596:	4798      	blx	r3
						i = 0;
    4598:	2200      	movs	r2, #0
    459a:	4b96      	ldr	r3, [pc, #600]	; (47f4 <sam_ba_monitor_run+0x358>)
    459c:	601a      	str	r2, [r3, #0]
						while (*ptr++ != '\0')
    459e:	4a9c      	ldr	r2, [pc, #624]	; (4810 <sam_ba_monitor_run+0x374>)
    45a0:	4b92      	ldr	r3, [pc, #584]	; (47ec <sam_ba_monitor_run+0x350>)
    45a2:	601a      	str	r2, [r3, #0]
							i++;
    45a4:	4893      	ldr	r0, [pc, #588]	; (47f4 <sam_ba_monitor_run+0x358>)
						while (*ptr++ != '\0')
    45a6:	001a      	movs	r2, r3
							i++;
    45a8:	6803      	ldr	r3, [r0, #0]
    45aa:	1c59      	adds	r1, r3, #1
    45ac:	6001      	str	r1, [r0, #0]
						while (*ptr++ != '\0')
    45ae:	6813      	ldr	r3, [r2, #0]
    45b0:	1c5e      	adds	r6, r3, #1
    45b2:	6016      	str	r6, [r2, #0]
    45b4:	781b      	ldrb	r3, [r3, #0]
    45b6:	2b00      	cmp	r3, #0
    45b8:	d1f6      	bne.n	45a8 <sam_ba_monitor_run+0x10c>
						ptr_monitor_if->putdata((uint8_t *) &(__TIME__), i);
    45ba:	4b8b      	ldr	r3, [pc, #556]	; (47e8 <sam_ba_monitor_run+0x34c>)
    45bc:	4699      	mov	r9, r3
    45be:	681b      	ldr	r3, [r3, #0]
    45c0:	68db      	ldr	r3, [r3, #12]
    45c2:	4894      	ldr	r0, [pc, #592]	; (4814 <sam_ba_monitor_run+0x378>)
    45c4:	4798      	blx	r3
						ptr_monitor_if->putdata("\n\r", 2);
    45c6:	464b      	mov	r3, r9
    45c8:	681b      	ldr	r3, [r3, #0]
    45ca:	68db      	ldr	r3, [r3, #12]
    45cc:	2102      	movs	r1, #2
    45ce:	4892      	ldr	r0, [pc, #584]	; (4818 <sam_ba_monitor_run+0x37c>)
    45d0:	4798      	blx	r3
    45d2:	e04a      	b.n	466a <sam_ba_monitor_run+0x1ce>
						ptr_monitor_if->putdata("\n\r", 2);
    45d4:	4b84      	ldr	r3, [pc, #528]	; (47e8 <sam_ba_monitor_run+0x34c>)
    45d6:	681b      	ldr	r3, [r3, #0]
    45d8:	68db      	ldr	r3, [r3, #12]
    45da:	2102      	movs	r1, #2
    45dc:	488e      	ldr	r0, [pc, #568]	; (4818 <sam_ba_monitor_run+0x37c>)
    45de:	4798      	blx	r3
    45e0:	e785      	b.n	44ee <sam_ba_monitor_run+0x52>
						if(length>i)
    45e2:	4b83      	ldr	r3, [pc, #524]	; (47f0 <sam_ba_monitor_run+0x354>)
    45e4:	681b      	ldr	r3, [r3, #0]
    45e6:	4a83      	ldr	r2, [pc, #524]	; (47f4 <sam_ba_monitor_run+0x358>)
    45e8:	6812      	ldr	r2, [r2, #0]
    45ea:	4293      	cmp	r3, r2
    45ec:	d92e      	bls.n	464c <sam_ba_monitor_run+0x1b0>
							ptr++;
    45ee:	487f      	ldr	r0, [pc, #508]	; (47ec <sam_ba_monitor_run+0x350>)
    45f0:	6801      	ldr	r1, [r0, #0]
    45f2:	3101      	adds	r1, #1
    45f4:	6001      	str	r1, [r0, #0]
							i++;
    45f6:	3201      	adds	r2, #1
    45f8:	497e      	ldr	r1, [pc, #504]	; (47f4 <sam_ba_monitor_run+0x358>)
    45fa:	600a      	str	r2, [r1, #0]
							u32tmp=min((length-i),current_number);
    45fc:	4987      	ldr	r1, [pc, #540]	; (481c <sam_ba_monitor_run+0x380>)
    45fe:	6809      	ldr	r1, [r1, #0]
    4600:	1a9b      	subs	r3, r3, r2
    4602:	428b      	cmp	r3, r1
    4604:	d900      	bls.n	4608 <sam_ba_monitor_run+0x16c>
    4606:	000b      	movs	r3, r1
    4608:	4a85      	ldr	r2, [pc, #532]	; (4820 <sam_ba_monitor_run+0x384>)
    460a:	6013      	str	r3, [r2, #0]
							for(j=0;j<u32tmp;j++)
    460c:	2100      	movs	r1, #0
    460e:	4a85      	ldr	r2, [pc, #532]	; (4824 <sam_ba_monitor_run+0x388>)
    4610:	7011      	strb	r1, [r2, #0]
    4612:	2b00      	cmp	r3, #0
    4614:	d01a      	beq.n	464c <sam_ba_monitor_run+0x1b0>
								*ptr_data = *ptr;
    4616:	4971      	ldr	r1, [pc, #452]	; (47dc <sam_ba_monitor_run+0x340>)
    4618:	4a74      	ldr	r2, [pc, #464]	; (47ec <sam_ba_monitor_run+0x350>)
								i++;
    461a:	4f76      	ldr	r7, [pc, #472]	; (47f4 <sam_ba_monitor_run+0x358>)
							for(j=0;j<u32tmp;j++)
    461c:	4881      	ldr	r0, [pc, #516]	; (4824 <sam_ba_monitor_run+0x388>)
    461e:	4b80      	ldr	r3, [pc, #512]	; (4820 <sam_ba_monitor_run+0x384>)
    4620:	469c      	mov	ip, r3
								*ptr_data = *ptr;
    4622:	6813      	ldr	r3, [r2, #0]
    4624:	781b      	ldrb	r3, [r3, #0]
    4626:	680e      	ldr	r6, [r1, #0]
    4628:	7033      	strb	r3, [r6, #0]
								ptr_data++;
    462a:	680b      	ldr	r3, [r1, #0]
    462c:	3301      	adds	r3, #1
    462e:	600b      	str	r3, [r1, #0]
								ptr++;
    4630:	6813      	ldr	r3, [r2, #0]
    4632:	3301      	adds	r3, #1
    4634:	6013      	str	r3, [r2, #0]
								i++;
    4636:	683b      	ldr	r3, [r7, #0]
    4638:	3301      	adds	r3, #1
    463a:	603b      	str	r3, [r7, #0]
							for(j=0;j<u32tmp;j++)
    463c:	7803      	ldrb	r3, [r0, #0]
    463e:	3301      	adds	r3, #1
    4640:	b2db      	uxtb	r3, r3
    4642:	7003      	strb	r3, [r0, #0]
    4644:	4666      	mov	r6, ip
    4646:	6836      	ldr	r6, [r6, #0]
    4648:	42b3      	cmp	r3, r6
    464a:	d3ea      	bcc.n	4622 <sam_ba_monitor_run+0x186>
						i--;
    464c:	4a69      	ldr	r2, [pc, #420]	; (47f4 <sam_ba_monitor_run+0x358>)
    464e:	6813      	ldr	r3, [r2, #0]
    4650:	3b01      	subs	r3, #1
    4652:	6013      	str	r3, [r2, #0]
						ptr--;
    4654:	4a65      	ldr	r2, [pc, #404]	; (47ec <sam_ba_monitor_run+0x350>)
    4656:	6813      	ldr	r3, [r2, #0]
    4658:	3b01      	subs	r3, #1
    465a:	6013      	str	r3, [r2, #0]
						if(j<current_number)
    465c:	4b71      	ldr	r3, [pc, #452]	; (4824 <sam_ba_monitor_run+0x388>)
    465e:	781b      	ldrb	r3, [r3, #0]
    4660:	4a6e      	ldr	r2, [pc, #440]	; (481c <sam_ba_monitor_run+0x380>)
    4662:	6811      	ldr	r1, [r2, #0]
    4664:	428b      	cmp	r3, r1
    4666:	d329      	bcc.n	46bc <sam_ba_monitor_run+0x220>
						__asm("nop");
    4668:	46c0      	nop			; (mov r8, r8)
					command = 'z';
    466a:	227a      	movs	r2, #122	; 0x7a
    466c:	4b5c      	ldr	r3, [pc, #368]	; (47e0 <sam_ba_monitor_run+0x344>)
    466e:	701a      	strb	r2, [r3, #0]
					current_number = 0;
    4670:	2200      	movs	r2, #0
    4672:	4b6a      	ldr	r3, [pc, #424]	; (481c <sam_ba_monitor_run+0x380>)
    4674:	601a      	str	r2, [r3, #0]
					if (b_terminal_mode)
    4676:	4b60      	ldr	r3, [pc, #384]	; (47f8 <sam_ba_monitor_run+0x35c>)
    4678:	781b      	ldrb	r3, [r3, #0]
    467a:	2b00      	cmp	r3, #0
    467c:	d000      	beq.n	4680 <sam_ba_monitor_run+0x1e4>
    467e:	e080      	b.n	4782 <sam_ba_monitor_run+0x2e6>
				ptr++;
    4680:	6823      	ldr	r3, [r4, #0]
    4682:	3301      	adds	r3, #1
    4684:	6023      	str	r3, [r4, #0]
		for (i = 0; i < length; i++)
    4686:	4a5b      	ldr	r2, [pc, #364]	; (47f4 <sam_ba_monitor_run+0x358>)
    4688:	6813      	ldr	r3, [r2, #0]
    468a:	3301      	adds	r3, #1
    468c:	6013      	str	r3, [r2, #0]
    468e:	4a58      	ldr	r2, [pc, #352]	; (47f0 <sam_ba_monitor_run+0x354>)
    4690:	6812      	ldr	r2, [r2, #0]
    4692:	429a      	cmp	r2, r3
    4694:	d800      	bhi.n	4698 <sam_ba_monitor_run+0x1fc>
    4696:	e714      	b.n	44c2 <sam_ba_monitor_run+0x26>
			if (*ptr != 0xff)
    4698:	682b      	ldr	r3, [r5, #0]
    469a:	781b      	ldrb	r3, [r3, #0]
    469c:	2bff      	cmp	r3, #255	; 0xff
    469e:	d0f2      	beq.n	4686 <sam_ba_monitor_run+0x1ea>
				if (*ptr == '#')
    46a0:	2b23      	cmp	r3, #35	; 0x23
    46a2:	d100      	bne.n	46a6 <sam_ba_monitor_run+0x20a>
    46a4:	e71f      	b.n	44e6 <sam_ba_monitor_run+0x4a>
					if (('0' <= *ptr) && (*ptr <= '9'))
    46a6:	001a      	movs	r2, r3
    46a8:	3a30      	subs	r2, #48	; 0x30
    46aa:	2a09      	cmp	r2, #9
    46ac:	d870      	bhi.n	4790 <sam_ba_monitor_run+0x2f4>
						current_number = (current_number << 4) | (*ptr - '0');
    46ae:	495b      	ldr	r1, [pc, #364]	; (481c <sam_ba_monitor_run+0x380>)
    46b0:	680a      	ldr	r2, [r1, #0]
    46b2:	0112      	lsls	r2, r2, #4
    46b4:	3b30      	subs	r3, #48	; 0x30
    46b6:	4313      	orrs	r3, r2
    46b8:	600b      	str	r3, [r1, #0]
    46ba:	e7e1      	b.n	4680 <sam_ba_monitor_run+0x1e4>
							ptr_monitor_if->getdata_xmd(ptr_data, current_number-j);
    46bc:	1ac9      	subs	r1, r1, r3
    46be:	4b47      	ldr	r3, [pc, #284]	; (47dc <sam_ba_monitor_run+0x340>)
    46c0:	6818      	ldr	r0, [r3, #0]
    46c2:	4b49      	ldr	r3, [pc, #292]	; (47e8 <sam_ba_monitor_run+0x34c>)
    46c4:	681b      	ldr	r3, [r3, #0]
    46c6:	699b      	ldr	r3, [r3, #24]
    46c8:	4798      	blx	r3
    46ca:	e7cd      	b.n	4668 <sam_ba_monitor_run+0x1cc>
						ptr_monitor_if->putdata_xmd(ptr_data, current_number);
    46cc:	4b53      	ldr	r3, [pc, #332]	; (481c <sam_ba_monitor_run+0x380>)
    46ce:	6819      	ldr	r1, [r3, #0]
    46d0:	4b42      	ldr	r3, [pc, #264]	; (47dc <sam_ba_monitor_run+0x340>)
    46d2:	6818      	ldr	r0, [r3, #0]
    46d4:	4b44      	ldr	r3, [pc, #272]	; (47e8 <sam_ba_monitor_run+0x34c>)
    46d6:	681b      	ldr	r3, [r3, #0]
    46d8:	695b      	ldr	r3, [r3, #20]
    46da:	4798      	blx	r3
    46dc:	e7c5      	b.n	466a <sam_ba_monitor_run+0x1ce>
						*ptr_data = (char) current_number;
    46de:	4b3f      	ldr	r3, [pc, #252]	; (47dc <sam_ba_monitor_run+0x340>)
    46e0:	681b      	ldr	r3, [r3, #0]
    46e2:	4a4e      	ldr	r2, [pc, #312]	; (481c <sam_ba_monitor_run+0x380>)
    46e4:	6812      	ldr	r2, [r2, #0]
    46e6:	701a      	strb	r2, [r3, #0]
    46e8:	e7bf      	b.n	466a <sam_ba_monitor_run+0x1ce>
						*((uint16_t *) ptr_data) = (uint16_t) current_number;
    46ea:	4b3c      	ldr	r3, [pc, #240]	; (47dc <sam_ba_monitor_run+0x340>)
    46ec:	681b      	ldr	r3, [r3, #0]
    46ee:	4a4b      	ldr	r2, [pc, #300]	; (481c <sam_ba_monitor_run+0x380>)
    46f0:	6812      	ldr	r2, [r2, #0]
    46f2:	801a      	strh	r2, [r3, #0]
    46f4:	e7b9      	b.n	466a <sam_ba_monitor_run+0x1ce>
						*((int *) ptr_data) = current_number;
    46f6:	4b39      	ldr	r3, [pc, #228]	; (47dc <sam_ba_monitor_run+0x340>)
    46f8:	681b      	ldr	r3, [r3, #0]
    46fa:	4a48      	ldr	r2, [pc, #288]	; (481c <sam_ba_monitor_run+0x380>)
    46fc:	6812      	ldr	r2, [r2, #0]
    46fe:	601a      	str	r2, [r3, #0]
    4700:	e7b3      	b.n	466a <sam_ba_monitor_run+0x1ce>
						sam_ba_putdata_term(ptr_data, 1);
    4702:	4b36      	ldr	r3, [pc, #216]	; (47dc <sam_ba_monitor_run+0x340>)
    4704:	6818      	ldr	r0, [r3, #0]
    4706:	2101      	movs	r1, #1
    4708:	4b47      	ldr	r3, [pc, #284]	; (4828 <sam_ba_monitor_run+0x38c>)
    470a:	4798      	blx	r3
    470c:	e7ad      	b.n	466a <sam_ba_monitor_run+0x1ce>
						current_number = *((uint16_t *) ptr_data);
    470e:	4843      	ldr	r0, [pc, #268]	; (481c <sam_ba_monitor_run+0x380>)
    4710:	4b32      	ldr	r3, [pc, #200]	; (47dc <sam_ba_monitor_run+0x340>)
    4712:	681b      	ldr	r3, [r3, #0]
    4714:	881b      	ldrh	r3, [r3, #0]
    4716:	6003      	str	r3, [r0, #0]
						sam_ba_putdata_term((uint8_t*) &current_number, 2);
    4718:	2102      	movs	r1, #2
    471a:	4b43      	ldr	r3, [pc, #268]	; (4828 <sam_ba_monitor_run+0x38c>)
    471c:	4798      	blx	r3
    471e:	e7a4      	b.n	466a <sam_ba_monitor_run+0x1ce>
						current_number = *((uint32_t *) ptr_data);
    4720:	4b2e      	ldr	r3, [pc, #184]	; (47dc <sam_ba_monitor_run+0x340>)
    4722:	681b      	ldr	r3, [r3, #0]
    4724:	681b      	ldr	r3, [r3, #0]
    4726:	483d      	ldr	r0, [pc, #244]	; (481c <sam_ba_monitor_run+0x380>)
    4728:	6003      	str	r3, [r0, #0]
						sam_ba_putdata_term((uint8_t*) &current_number, 4);
    472a:	2104      	movs	r1, #4
    472c:	4b3e      	ldr	r3, [pc, #248]	; (4828 <sam_ba_monitor_run+0x38c>)
    472e:	4798      	blx	r3
    4730:	e79b      	b.n	466a <sam_ba_monitor_run+0x1ce>
						call_applet(current_number);
    4732:	4b3a      	ldr	r3, [pc, #232]	; (481c <sam_ba_monitor_run+0x380>)
    4734:	6818      	ldr	r0, [r3, #0]
    4736:	4b3d      	ldr	r3, [pc, #244]	; (482c <sam_ba_monitor_run+0x390>)
    4738:	4798      	blx	r3
						__set_MSP(sp);
    473a:	4b3d      	ldr	r3, [pc, #244]	; (4830 <sam_ba_monitor_run+0x394>)
    473c:	681b      	ldr	r3, [r3, #0]
    473e:	f383 8808 	msr	MSP, r3
						cpu_irq_enable();
    4742:	2201      	movs	r2, #1
    4744:	4b3b      	ldr	r3, [pc, #236]	; (4834 <sam_ba_monitor_run+0x398>)
    4746:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    4748:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    474c:	b662      	cpsie	i
    474e:	e78c      	b.n	466a <sam_ba_monitor_run+0x1ce>
						b_terminal_mode = 1;
    4750:	2201      	movs	r2, #1
    4752:	4b29      	ldr	r3, [pc, #164]	; (47f8 <sam_ba_monitor_run+0x35c>)
    4754:	701a      	strb	r2, [r3, #0]
						ptr_monitor_if->putdata("\n\r", 2);
    4756:	4b24      	ldr	r3, [pc, #144]	; (47e8 <sam_ba_monitor_run+0x34c>)
    4758:	681b      	ldr	r3, [r3, #0]
    475a:	68db      	ldr	r3, [r3, #12]
    475c:	2102      	movs	r1, #2
    475e:	482e      	ldr	r0, [pc, #184]	; (4818 <sam_ba_monitor_run+0x37c>)
    4760:	4798      	blx	r3
    4762:	e782      	b.n	466a <sam_ba_monitor_run+0x1ce>
						if (b_terminal_mode == 0)
    4764:	4b24      	ldr	r3, [pc, #144]	; (47f8 <sam_ba_monitor_run+0x35c>)
    4766:	781b      	ldrb	r3, [r3, #0]
    4768:	2b00      	cmp	r3, #0
    476a:	d003      	beq.n	4774 <sam_ba_monitor_run+0x2d8>
						b_terminal_mode = 0;
    476c:	2200      	movs	r2, #0
    476e:	4b22      	ldr	r3, [pc, #136]	; (47f8 <sam_ba_monitor_run+0x35c>)
    4770:	701a      	strb	r2, [r3, #0]
    4772:	e77a      	b.n	466a <sam_ba_monitor_run+0x1ce>
							ptr_monitor_if->putdata("\n\r", 2);
    4774:	4b1c      	ldr	r3, [pc, #112]	; (47e8 <sam_ba_monitor_run+0x34c>)
    4776:	681b      	ldr	r3, [r3, #0]
    4778:	68db      	ldr	r3, [r3, #12]
    477a:	2102      	movs	r1, #2
    477c:	4826      	ldr	r0, [pc, #152]	; (4818 <sam_ba_monitor_run+0x37c>)
    477e:	4798      	blx	r3
    4780:	e7f4      	b.n	476c <sam_ba_monitor_run+0x2d0>
						ptr_monitor_if->putdata(">", 1);
    4782:	4b19      	ldr	r3, [pc, #100]	; (47e8 <sam_ba_monitor_run+0x34c>)
    4784:	681b      	ldr	r3, [r3, #0]
    4786:	68db      	ldr	r3, [r3, #12]
    4788:	2101      	movs	r1, #1
    478a:	482b      	ldr	r0, [pc, #172]	; (4838 <sam_ba_monitor_run+0x39c>)
    478c:	4798      	blx	r3
    478e:	e777      	b.n	4680 <sam_ba_monitor_run+0x1e4>
					else if (('A' <= *ptr) && (*ptr <= 'F'))
    4790:	001a      	movs	r2, r3
    4792:	3a41      	subs	r2, #65	; 0x41
    4794:	2a05      	cmp	r2, #5
    4796:	d806      	bhi.n	47a6 <sam_ba_monitor_run+0x30a>
						current_number = (current_number << 4)
    4798:	4920      	ldr	r1, [pc, #128]	; (481c <sam_ba_monitor_run+0x380>)
    479a:	680a      	ldr	r2, [r1, #0]
    479c:	0112      	lsls	r2, r2, #4
								| (*ptr - 'A' + 0xa);
    479e:	3b37      	subs	r3, #55	; 0x37
    47a0:	4313      	orrs	r3, r2
						current_number = (current_number << 4)
    47a2:	600b      	str	r3, [r1, #0]
    47a4:	e76c      	b.n	4680 <sam_ba_monitor_run+0x1e4>
					else if (('a' <= *ptr) && (*ptr <= 'f'))
    47a6:	001a      	movs	r2, r3
    47a8:	3a61      	subs	r2, #97	; 0x61
    47aa:	2a05      	cmp	r2, #5
    47ac:	d806      	bhi.n	47bc <sam_ba_monitor_run+0x320>
						current_number = (current_number << 4)
    47ae:	491b      	ldr	r1, [pc, #108]	; (481c <sam_ba_monitor_run+0x380>)
    47b0:	680a      	ldr	r2, [r1, #0]
    47b2:	0112      	lsls	r2, r2, #4
								| (*ptr - 'a' + 0xa);
    47b4:	3b57      	subs	r3, #87	; 0x57
    47b6:	4313      	orrs	r3, r2
						current_number = (current_number << 4)
    47b8:	600b      	str	r3, [r1, #0]
    47ba:	e761      	b.n	4680 <sam_ba_monitor_run+0x1e4>
					else if (*ptr == ',')
    47bc:	2b2c      	cmp	r3, #44	; 0x2c
    47be:	d005      	beq.n	47cc <sam_ba_monitor_run+0x330>
						command = *ptr;
    47c0:	4642      	mov	r2, r8
    47c2:	7013      	strb	r3, [r2, #0]
						current_number = 0;
    47c4:	2200      	movs	r2, #0
    47c6:	4b15      	ldr	r3, [pc, #84]	; (481c <sam_ba_monitor_run+0x380>)
    47c8:	601a      	str	r2, [r3, #0]
    47ca:	e759      	b.n	4680 <sam_ba_monitor_run+0x1e4>
						ptr_data = (uint8_t *) current_number;
    47cc:	4b13      	ldr	r3, [pc, #76]	; (481c <sam_ba_monitor_run+0x380>)
    47ce:	4a03      	ldr	r2, [pc, #12]	; (47dc <sam_ba_monitor_run+0x340>)
    47d0:	6819      	ldr	r1, [r3, #0]
    47d2:	6011      	str	r1, [r2, #0]
						current_number = 0;
    47d4:	2200      	movs	r2, #0
    47d6:	601a      	str	r2, [r3, #0]
    47d8:	e752      	b.n	4680 <sam_ba_monitor_run+0x1e4>
    47da:	46c0      	nop			; (mov r8, r8)
    47dc:	20000b98 	.word	0x20000b98
    47e0:	20000b50 	.word	0x20000b50
    47e4:	20000b58 	.word	0x20000b58
    47e8:	20000b9c 	.word	0x20000b9c
    47ec:	20000b4c 	.word	0x20000b4c
    47f0:	20000b48 	.word	0x20000b48
    47f4:	20000b54 	.word	0x20000b54
    47f8:	20000763 	.word	0x20000763
    47fc:	00005238 	.word	0x00005238
    4800:	0000522c 	.word	0x0000522c
    4804:	0000523c 	.word	0x0000523c
    4808:	00005241 	.word	0x00005241
    480c:	00005240 	.word	0x00005240
    4810:	0000524d 	.word	0x0000524d
    4814:	0000524c 	.word	0x0000524c
    4818:	00005234 	.word	0x00005234
    481c:	20000ba4 	.word	0x20000ba4
    4820:	20000ba8 	.word	0x20000ba8
    4824:	20000b44 	.word	0x20000b44
    4828:	000043e9 	.word	0x000043e9
    482c:	00004475 	.word	0x00004475
    4830:	20000ba0 	.word	0x20000ba0
    4834:	20000112 	.word	0x20000112
    4838:	00005258 	.word	0x00005258

0000483c <usart_open>:

/**
 * \brief Open the given USART
 */
void usart_open()
{
    483c:	b530      	push	{r4, r5, lr}
    483e:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    4840:	2380      	movs	r3, #128	; 0x80
    4842:	05db      	lsls	r3, r3, #23
    4844:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    4846:	2300      	movs	r3, #0
    4848:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    484a:	22ff      	movs	r2, #255	; 0xff
    484c:	4669      	mov	r1, sp
    484e:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    4850:	2200      	movs	r2, #0
    4852:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    4854:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    4856:	2101      	movs	r1, #1
    4858:	2024      	movs	r0, #36	; 0x24
    485a:	466c      	mov	r4, sp
    485c:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    485e:	3001      	adds	r0, #1
    4860:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    4862:	3125      	adds	r1, #37	; 0x25
    4864:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    4866:	3101      	adds	r1, #1
    4868:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    486a:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    486c:	3105      	adds	r1, #5
    486e:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    4870:	3101      	adds	r1, #1
    4872:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
    4874:	930e      	str	r3, [sp, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    4876:	930f      	str	r3, [sp, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    4878:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    487a:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    487c:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    487e:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    4880:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    4882:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    4884:	2313      	movs	r3, #19
    4886:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    4888:	7762      	strb	r2, [r4, #29]
	struct usart_config config;

	usart_get_config_defaults(&config);

	config.baudrate     = BOOT_USART_BAUDRATE;
    488a:	23e1      	movs	r3, #225	; 0xe1
    488c:	025b      	lsls	r3, r3, #9
    488e:	9308      	str	r3, [sp, #32]
	config.mux_setting  = BOOT_USART_MUX_SETTINGS;
    4890:	2380      	movs	r3, #128	; 0x80
    4892:	035b      	lsls	r3, r3, #13
    4894:	9303      	str	r3, [sp, #12]
#ifdef BOOT_USART_PAD0
	config.pinmux_pad0  = BOOT_USART_PAD0;
    4896:	4b26      	ldr	r3, [pc, #152]	; (4930 <usart_open+0xf4>)
    4898:	930c      	str	r3, [sp, #48]	; 0x30
#endif
#ifdef BOOT_USART_PAD1
	config.pinmux_pad1  = BOOT_USART_PAD1;
    489a:	4b26      	ldr	r3, [pc, #152]	; (4934 <usart_open+0xf8>)
    489c:	930d      	str	r3, [sp, #52]	; 0x34
#ifdef BOOT_USART_PAD3
	config.pinmux_pad3  = BOOT_USART_PAD3;
#endif
	config.generator_source = BOOT_USART_GCLK_SOURCE;

	while (usart_init(&usart_sam_ba, BOOT_USART_MODULE, &config)
    489e:	4d26      	ldr	r5, [pc, #152]	; (4938 <usart_open+0xfc>)
    48a0:	4c26      	ldr	r4, [pc, #152]	; (493c <usart_open+0x100>)
    48a2:	466a      	mov	r2, sp
    48a4:	4926      	ldr	r1, [pc, #152]	; (4940 <usart_open+0x104>)
    48a6:	0028      	movs	r0, r5
    48a8:	47a0      	blx	r4
    48aa:	2800      	cmp	r0, #0
    48ac:	d1f9      	bne.n	48a2 <usart_open+0x66>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    48ae:	4d22      	ldr	r5, [pc, #136]	; (4938 <usart_open+0xfc>)
    48b0:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    48b2:	0020      	movs	r0, r4
    48b4:	4b23      	ldr	r3, [pc, #140]	; (4944 <usart_open+0x108>)
    48b6:	4798      	blx	r3
    48b8:	231f      	movs	r3, #31
    48ba:	4018      	ands	r0, r3
    48bc:	3b1e      	subs	r3, #30
    48be:	4083      	lsls	r3, r0
    48c0:	4a21      	ldr	r2, [pc, #132]	; (4948 <usart_open+0x10c>)
    48c2:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    48c4:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    48c6:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    48c8:	2b00      	cmp	r3, #0
    48ca:	d1fc      	bne.n	48c6 <usart_open+0x8a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    48cc:	6823      	ldr	r3, [r4, #0]
    48ce:	2202      	movs	r2, #2
    48d0:	4313      	orrs	r3, r2
    48d2:	6023      	str	r3, [r4, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    48d4:	4b18      	ldr	r3, [pc, #96]	; (4938 <usart_open+0xfc>)
    48d6:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    48d8:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    48da:	2a00      	cmp	r2, #0
    48dc:	d1fc      	bne.n	48d8 <usart_open+0x9c>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    48de:	6859      	ldr	r1, [r3, #4]
    48e0:	2280      	movs	r2, #128	; 0x80
    48e2:	0252      	lsls	r2, r2, #9
    48e4:	430a      	orrs	r2, r1
    48e6:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    48e8:	2101      	movs	r1, #1
    48ea:	4a13      	ldr	r2, [pc, #76]	; (4938 <usart_open+0xfc>)
    48ec:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    48ee:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    48f0:	2a00      	cmp	r2, #0
    48f2:	d1fc      	bne.n	48ee <usart_open+0xb2>
	return (usart_hw->SYNCBUSY.reg);
    48f4:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    48f6:	2a00      	cmp	r2, #0
    48f8:	d1fc      	bne.n	48f4 <usart_open+0xb8>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    48fa:	6859      	ldr	r1, [r3, #4]
    48fc:	2280      	movs	r2, #128	; 0x80
    48fe:	0292      	lsls	r2, r2, #10
    4900:	430a      	orrs	r2, r1
    4902:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    4904:	2101      	movs	r1, #1
    4906:	4a0c      	ldr	r2, [pc, #48]	; (4938 <usart_open+0xfc>)
    4908:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    490a:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    490c:	2a00      	cmp	r2, #0
    490e:	d1fc      	bne.n	490a <usart_open+0xce>

	usart_enable(&usart_sam_ba);
	usart_enable_transceiver(&usart_sam_ba, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&usart_sam_ba, USART_TRANSCEIVER_RX);
	//Initialize flag
	b_sharp_received = false;
    4910:	2300      	movs	r3, #0
    4912:	4a0e      	ldr	r2, [pc, #56]	; (494c <usart_open+0x110>)
    4914:	7013      	strb	r3, [r2, #0]
	idx_rx_read = 0;
    4916:	4a0e      	ldr	r2, [pc, #56]	; (4950 <usart_open+0x114>)
    4918:	7013      	strb	r3, [r2, #0]
	idx_rx_write = 0;
    491a:	4a0e      	ldr	r2, [pc, #56]	; (4954 <usart_open+0x118>)
    491c:	7013      	strb	r3, [r2, #0]
	idx_tx_read = 0;
    491e:	4a0e      	ldr	r2, [pc, #56]	; (4958 <usart_open+0x11c>)
    4920:	7013      	strb	r3, [r2, #0]
	idx_tx_write = 0;
    4922:	4a0e      	ldr	r2, [pc, #56]	; (495c <usart_open+0x120>)
    4924:	7013      	strb	r3, [r2, #0]

	error_timeout = 0;
    4926:	4a0e      	ldr	r2, [pc, #56]	; (4960 <usart_open+0x124>)
    4928:	7013      	strb	r3, [r2, #0]
}
    492a:	b011      	add	sp, #68	; 0x44
    492c:	bd30      	pop	{r4, r5, pc}
    492e:	46c0      	nop			; (mov r8, r8)
    4930:	00160002 	.word	0x00160002
    4934:	00170002 	.word	0x00170002
    4938:	20000bb4 	.word	0x20000bb4
    493c:	000017ad 	.word	0x000017ad
    4940:	42000c00 	.word	0x42000c00
    4944:	0000171d 	.word	0x0000171d
    4948:	e000e100 	.word	0xe000e100
    494c:	20000bac 	.word	0x20000bac
    4950:	20000c6a 	.word	0x20000c6a
    4954:	20000bad 	.word	0x20000bad
    4958:	20000bb0 	.word	0x20000bb0
    495c:	20000c6b 	.word	0x20000c6b
    4960:	20000c68 	.word	0x20000c68

00004964 <usart_putc>:
 * \param value Value to put
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
int usart_putc(int value)
{
    4964:	b510      	push	{r4, lr}
	usart_write_wait(&usart_sam_ba, (uint16_t)value);
    4966:	b281      	uxth	r1, r0
    4968:	4802      	ldr	r0, [pc, #8]	; (4974 <usart_putc+0x10>)
    496a:	4b03      	ldr	r3, [pc, #12]	; (4978 <usart_putc+0x14>)
    496c:	4798      	blx	r3
	return 1;
}
    496e:	2001      	movs	r0, #1
    4970:	bd10      	pop	{r4, pc}
    4972:	46c0      	nop			; (mov r8, r8)
    4974:	20000bb4 	.word	0x20000bb4
    4978:	00001b11 	.word	0x00001b11

0000497c <usart_is_rx_ready>:
	}
	return (false);
}

bool usart_is_rx_ready(void) {
	return (BOOT_USART_MODULE->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC);
    497c:	4b02      	ldr	r3, [pc, #8]	; (4988 <usart_is_rx_ready+0xc>)
    497e:	7e18      	ldrb	r0, [r3, #24]
    4980:	0740      	lsls	r0, r0, #29
    4982:	0fc0      	lsrs	r0, r0, #31
}
    4984:	4770      	bx	lr
    4986:	46c0      	nop			; (mov r8, r8)
    4988:	42000c00 	.word	0x42000c00

0000498c <usart_getc>:
int usart_getc(void) {
    498c:	b510      	push	{r4, lr}
    498e:	b082      	sub	sp, #8
	while(!(usart_is_rx_ready()));
    4990:	4c06      	ldr	r4, [pc, #24]	; (49ac <usart_getc+0x20>)
    4992:	47a0      	blx	r4
    4994:	2800      	cmp	r0, #0
    4996:	d0fc      	beq.n	4992 <usart_getc+0x6>
	usart_read_wait(&usart_sam_ba, &retval);
    4998:	466b      	mov	r3, sp
    499a:	1d9c      	adds	r4, r3, #6
    499c:	0021      	movs	r1, r4
    499e:	4804      	ldr	r0, [pc, #16]	; (49b0 <usart_getc+0x24>)
    49a0:	4b04      	ldr	r3, [pc, #16]	; (49b4 <usart_getc+0x28>)
    49a2:	4798      	blx	r3
	return (int)retval;
    49a4:	8820      	ldrh	r0, [r4, #0]
}
    49a6:	b002      	add	sp, #8
    49a8:	bd10      	pop	{r4, pc}
    49aa:	46c0      	nop			; (mov r8, r8)
    49ac:	0000497d 	.word	0x0000497d
    49b0:	20000bb4 	.word	0x20000bb4
    49b4:	00001b37 	.word	0x00001b37

000049b8 <usart_sharp_received>:
int usart_sharp_received(void) {
    49b8:	b510      	push	{r4, lr}
	if (usart_is_rx_ready()) {
    49ba:	4b06      	ldr	r3, [pc, #24]	; (49d4 <usart_sharp_received+0x1c>)
    49bc:	4798      	blx	r3
	return (false);
    49be:	2300      	movs	r3, #0
	if (usart_is_rx_ready()) {
    49c0:	2800      	cmp	r0, #0
    49c2:	d101      	bne.n	49c8 <usart_sharp_received+0x10>
}
    49c4:	0018      	movs	r0, r3
    49c6:	bd10      	pop	{r4, pc}
		if (usart_getc() == SHARP_CHARACTER)
    49c8:	4b03      	ldr	r3, [pc, #12]	; (49d8 <usart_sharp_received+0x20>)
    49ca:	4798      	blx	r3
    49cc:	3823      	subs	r0, #35	; 0x23
			return (true);
    49ce:	4243      	negs	r3, r0
    49d0:	4143      	adcs	r3, r0
    49d2:	e7f7      	b.n	49c4 <usart_sharp_received+0xc>
    49d4:	0000497d 	.word	0x0000497d
    49d8:	0000498d 	.word	0x0000498d

000049dc <usart_putdata>:
}

/**
 * \brief Send given data (polling)
 */
uint32_t usart_putdata(void const* data, uint32_t length) {
    49dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    49de:	1e0f      	subs	r7, r1, #0
	uint32_t i;
	uint8_t* ptrdata;
	ptrdata = (uint8_t*) data;
	for (i = 0; i < length; i++) {
    49e0:	d007      	beq.n	49f2 <usart_putdata+0x16>
    49e2:	1846      	adds	r6, r0, r1
    49e4:	0004      	movs	r4, r0
		usart_putc(*ptrdata);
    49e6:	4d04      	ldr	r5, [pc, #16]	; (49f8 <usart_putdata+0x1c>)
    49e8:	7820      	ldrb	r0, [r4, #0]
    49ea:	47a8      	blx	r5
		ptrdata++;
    49ec:	3401      	adds	r4, #1
	for (i = 0; i < length; i++) {
    49ee:	42a6      	cmp	r6, r4
    49f0:	d1fa      	bne.n	49e8 <usart_putdata+0xc>
	}
	return (i);
}
    49f2:	0038      	movs	r0, r7
    49f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    49f6:	46c0      	nop			; (mov r8, r8)
    49f8:	00004965 	.word	0x00004965

000049fc <usart_getdata>:

/**
 * \brief Get data from com device
 */
uint32_t usart_getdata(void* data, uint32_t length) {
    49fc:	b510      	push	{r4, lr}
    49fe:	0004      	movs	r4, r0
	uint8_t* ptrdata;
	ptrdata = (uint8_t*) data;
	*ptrdata = usart_getc();
    4a00:	4b02      	ldr	r3, [pc, #8]	; (4a0c <usart_getdata+0x10>)
    4a02:	4798      	blx	r3
    4a04:	7020      	strb	r0, [r4, #0]
	return (1);
}
    4a06:	2001      	movs	r0, #1
    4a08:	bd10      	pop	{r4, pc}
    4a0a:	46c0      	nop			; (mov r8, r8)
    4a0c:	0000498d 	.word	0x0000498d

00004a10 <add_crc>:
 */
unsigned short add_crc(char ptr, unsigned short crc) {

	unsigned short cmpt;

	crc = crc ^ (int) ptr << 8;
    4a10:	0200      	lsls	r0, r0, #8
    4a12:	4048      	eors	r0, r1
    4a14:	2308      	movs	r3, #8

	for (cmpt = 0; cmpt < 8; cmpt++) {
		if (crc & 0x8000)
			crc = crc << 1 ^ CRC16POLY;
    4a16:	4908      	ldr	r1, [pc, #32]	; (4a38 <add_crc+0x28>)
    4a18:	e006      	b.n	4a28 <add_crc+0x18>
    4a1a:	0040      	lsls	r0, r0, #1
    4a1c:	4048      	eors	r0, r1
    4a1e:	b280      	uxth	r0, r0
    4a20:	3b01      	subs	r3, #1
    4a22:	b29b      	uxth	r3, r3
	for (cmpt = 0; cmpt < 8; cmpt++) {
    4a24:	2b00      	cmp	r3, #0
    4a26:	d005      	beq.n	4a34 <add_crc+0x24>
		if (crc & 0x8000)
    4a28:	b202      	sxth	r2, r0
    4a2a:	2a00      	cmp	r2, #0
    4a2c:	dbf5      	blt.n	4a1a <add_crc+0xa>
		else
			crc = crc << 1;
    4a2e:	0040      	lsls	r0, r0, #1
    4a30:	b280      	uxth	r0, r0
    4a32:	e7f5      	b.n	4a20 <add_crc+0x10>
	}

	return (crc & 0xFFFF);
}
    4a34:	4770      	bx	lr
    4a36:	46c0      	nop			; (mov r8, r8)
    4a38:	00001021 	.word	0x00001021

00004a3c <getbytes>:

static uint16_t getbytes(uint8_t *ptr_data, uint16_t length) {
    4a3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a3e:	46de      	mov	lr, fp
    4a40:	4657      	mov	r7, sl
    4a42:	464e      	mov	r6, r9
    4a44:	b5c0      	push	{r6, r7, lr}
    4a46:	b082      	sub	sp, #8
    4a48:	0007      	movs	r7, r0
    4a4a:	1e0e      	subs	r6, r1, #0
	uint16_t crc = 0;
	uint16_t cpt;
	uint8_t c;

	for (cpt = 0; cpt < length; ++cpt) {
    4a4c:	d02a      	beq.n	4aa4 <getbytes+0x68>
    4a4e:	2400      	movs	r4, #0
    4a50:	2300      	movs	r3, #0
    4a52:	9301      	str	r3, [sp, #4]
		c = usart_getc();
    4a54:	4b19      	ldr	r3, [pc, #100]	; (4abc <getbytes+0x80>)
    4a56:	469a      	mov	sl, r3
		if (error_timeout)
    4a58:	4b19      	ldr	r3, [pc, #100]	; (4ac0 <getbytes+0x84>)
    4a5a:	4699      	mov	r9, r3
			return 1;
		crc = add_crc(c, crc);
    4a5c:	4b19      	ldr	r3, [pc, #100]	; (4ac4 <getbytes+0x88>)
    4a5e:	469b      	mov	fp, r3
    4a60:	e008      	b.n	4a74 <getbytes+0x38>
		//crc = (crc << 8) ^ xcrc16tab[(crc>>8) ^ c];
		if (size_of_data || mode_of_transfer) {
			*ptr_data++ = c;
    4a62:	1c7b      	adds	r3, r7, #1
    4a64:	703d      	strb	r5, [r7, #0]
    4a66:	001f      	movs	r7, r3
			if (length == PKTLEN_128)
    4a68:	2e80      	cmp	r6, #128	; 0x80
    4a6a:	d016      	beq.n	4a9a <getbytes+0x5e>
	for (cpt = 0; cpt < length; ++cpt) {
    4a6c:	3401      	adds	r4, #1
    4a6e:	b2a4      	uxth	r4, r4
    4a70:	42a6      	cmp	r6, r4
    4a72:	d01b      	beq.n	4aac <getbytes+0x70>
		c = usart_getc();
    4a74:	47d0      	blx	sl
    4a76:	b2c5      	uxtb	r5, r0
		if (error_timeout)
    4a78:	464b      	mov	r3, r9
    4a7a:	781b      	ldrb	r3, [r3, #0]
    4a7c:	2b00      	cmp	r3, #0
    4a7e:	d113      	bne.n	4aa8 <getbytes+0x6c>
		crc = add_crc(c, crc);
    4a80:	9901      	ldr	r1, [sp, #4]
    4a82:	0028      	movs	r0, r5
    4a84:	47d8      	blx	fp
    4a86:	9001      	str	r0, [sp, #4]
		if (size_of_data || mode_of_transfer) {
    4a88:	4b0f      	ldr	r3, [pc, #60]	; (4ac8 <getbytes+0x8c>)
    4a8a:	881b      	ldrh	r3, [r3, #0]
    4a8c:	2b00      	cmp	r3, #0
    4a8e:	d1e8      	bne.n	4a62 <getbytes+0x26>
    4a90:	4b0e      	ldr	r3, [pc, #56]	; (4acc <getbytes+0x90>)
    4a92:	781b      	ldrb	r3, [r3, #0]
    4a94:	2b00      	cmp	r3, #0
    4a96:	d0e9      	beq.n	4a6c <getbytes+0x30>
    4a98:	e7e3      	b.n	4a62 <getbytes+0x26>
				size_of_data--;
    4a9a:	490b      	ldr	r1, [pc, #44]	; (4ac8 <getbytes+0x8c>)
    4a9c:	880a      	ldrh	r2, [r1, #0]
    4a9e:	3a01      	subs	r2, #1
    4aa0:	800a      	strh	r2, [r1, #0]
    4aa2:	e7e3      	b.n	4a6c <getbytes+0x30>
	uint16_t crc = 0;
    4aa4:	9101      	str	r1, [sp, #4]
    4aa6:	e001      	b.n	4aac <getbytes+0x70>
			return 1;
    4aa8:	2301      	movs	r3, #1
    4aaa:	9301      	str	r3, [sp, #4]
		}
	}

	return crc;
}
    4aac:	9801      	ldr	r0, [sp, #4]
    4aae:	b002      	add	sp, #8
    4ab0:	bc1c      	pop	{r2, r3, r4}
    4ab2:	4691      	mov	r9, r2
    4ab4:	469a      	mov	sl, r3
    4ab6:	46a3      	mov	fp, r4
    4ab8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4aba:	46c0      	nop			; (mov r8, r8)
    4abc:	0000498d 	.word	0x0000498d
    4ac0:	20000c68 	.word	0x20000c68
    4ac4:	00004a11 	.word	0x00004a11
    4ac8:	20000bae 	.word	0x20000bae
    4acc:	20000c69 	.word	0x20000c69

00004ad0 <getPacket>:
}

/**
 * \brief Used by Xdown to retrieve packets.
 */
uint8_t getPacket(uint8_t *ptr_data, uint8_t sno) {
    4ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ad2:	b085      	sub	sp, #20
    4ad4:	0005      	movs	r5, r0
    4ad6:	9101      	str	r1, [sp, #4]
	uint8_t seq[2];
	uint16_t crc, xcrc;

	getbytes(seq, 2);
    4ad8:	2102      	movs	r1, #2
    4ada:	a803      	add	r0, sp, #12
    4adc:	4c17      	ldr	r4, [pc, #92]	; (4b3c <getPacket+0x6c>)
    4ade:	47a0      	blx	r4
	xcrc = getbytes(ptr_data, PKTLEN_128);
    4ae0:	2180      	movs	r1, #128	; 0x80
    4ae2:	0028      	movs	r0, r5
    4ae4:	47a0      	blx	r4
    4ae6:	0005      	movs	r5, r0
	if (error_timeout)
    4ae8:	4b15      	ldr	r3, [pc, #84]	; (4b40 <getPacket+0x70>)
    4aea:	781f      	ldrb	r7, [r3, #0]
    4aec:	2f00      	cmp	r7, #0
    4aee:	d003      	beq.n	4af8 <getPacket+0x28>
		return (false);
    4af0:	2700      	movs	r7, #0
		return (false);
	}

	usart_putc(ACK);
	return (true);
}
    4af2:	0038      	movs	r0, r7
    4af4:	b005      	add	sp, #20
    4af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	crc = (uint16_t) usart_getc() << 8;
    4af8:	4e12      	ldr	r6, [pc, #72]	; (4b44 <getPacket+0x74>)
    4afa:	47b0      	blx	r6
    4afc:	0200      	lsls	r0, r0, #8
    4afe:	b284      	uxth	r4, r0
	crc += (uint16_t) usart_getc();
    4b00:	47b0      	blx	r6
    4b02:	1824      	adds	r4, r4, r0
    4b04:	b2a4      	uxth	r4, r4
	if (error_timeout == 1)
    4b06:	4b0e      	ldr	r3, [pc, #56]	; (4b40 <getPacket+0x70>)
    4b08:	781b      	ldrb	r3, [r3, #0]
    4b0a:	2b01      	cmp	r3, #1
    4b0c:	d0f1      	beq.n	4af2 <getPacket+0x22>
	if ((crc != xcrc) || (seq[0] != sno) || (seq[1] != (uint8_t) (~sno))) {
    4b0e:	42a5      	cmp	r5, r4
    4b10:	d104      	bne.n	4b1c <getPacket+0x4c>
    4b12:	ab03      	add	r3, sp, #12
    4b14:	781b      	ldrb	r3, [r3, #0]
    4b16:	9a01      	ldr	r2, [sp, #4]
    4b18:	4293      	cmp	r3, r2
    4b1a:	d003      	beq.n	4b24 <getPacket+0x54>
		usart_putc(CAN);
    4b1c:	2018      	movs	r0, #24
    4b1e:	4b0a      	ldr	r3, [pc, #40]	; (4b48 <getPacket+0x78>)
    4b20:	4798      	blx	r3
		return (false);
    4b22:	e7e6      	b.n	4af2 <getPacket+0x22>
	if ((crc != xcrc) || (seq[0] != sno) || (seq[1] != (uint8_t) (~sno))) {
    4b24:	43db      	mvns	r3, r3
    4b26:	aa03      	add	r2, sp, #12
    4b28:	7852      	ldrb	r2, [r2, #1]
    4b2a:	b2db      	uxtb	r3, r3
    4b2c:	429a      	cmp	r2, r3
    4b2e:	d1f5      	bne.n	4b1c <getPacket+0x4c>
	usart_putc(ACK);
    4b30:	2006      	movs	r0, #6
    4b32:	4b05      	ldr	r3, [pc, #20]	; (4b48 <getPacket+0x78>)
    4b34:	4798      	blx	r3
	return (true);
    4b36:	2701      	movs	r7, #1
    4b38:	e7db      	b.n	4af2 <getPacket+0x22>
    4b3a:	46c0      	nop			; (mov r8, r8)
    4b3c:	00004a3d 	.word	0x00004a3d
    4b40:	20000c68 	.word	0x20000c68
    4b44:	0000498d 	.word	0x0000498d
    4b48:	00004965 	.word	0x00004965

00004b4c <usart_putdata_xmd>:

/**
 * \brief Called when a transfer from target to host is being made(considered an upload).
 */
uint32_t usart_putdata_xmd(void const* data, uint32_t length) {
    4b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b4e:	46de      	mov	lr, fp
    4b50:	4657      	mov	r7, sl
    4b52:	464e      	mov	r6, r9
    4b54:	4645      	mov	r5, r8
    4b56:	b5e0      	push	{r5, r6, r7, lr}
    4b58:	b085      	sub	sp, #20
    4b5a:	0005      	movs	r5, r0
    4b5c:	4689      	mov	r9, r1
	uint8_t c, sno = 1;
	uint8_t done;
	uint8_t * ptr_data = (uint8_t *) data;
	error_timeout = 0;
    4b5e:	2200      	movs	r2, #0
    4b60:	4b4a      	ldr	r3, [pc, #296]	; (4c8c <usart_putdata_xmd+0x140>)
    4b62:	701a      	strb	r2, [r3, #0]
	if (!length)
    4b64:	2900      	cmp	r1, #0
    4b66:	d128      	bne.n	4bba <usart_putdata_xmd+0x6e>
		mode_of_transfer = 1;
    4b68:	3201      	adds	r2, #1
    4b6a:	4b49      	ldr	r3, [pc, #292]	; (4c90 <usart_putdata_xmd+0x144>)
    4b6c:	701a      	strb	r2, [r3, #0]

	/* Startup synchronization... */
	/* Wait to receive a NAK or 'C' from receiver. */
	done = 0;
	while (!done) {
		c = (uint8_t) usart_getc();
    4b6e:	4f49      	ldr	r7, [pc, #292]	; (4c94 <usart_putdata_xmd+0x148>)
		if (error_timeout) { // Test for timeout in usart_getc
    4b70:	4e46      	ldr	r6, [pc, #280]	; (4c8c <usart_putdata_xmd+0x140>)
			error_timeout = 0;
    4b72:	0034      	movs	r4, r6
		c = (uint8_t) usart_getc();
    4b74:	47b8      	blx	r7
		if (error_timeout) { // Test for timeout in usart_getc
    4b76:	7833      	ldrb	r3, [r6, #0]
    4b78:	2b00      	cmp	r3, #0
    4b7a:	d12c      	bne.n	4bd6 <usart_putdata_xmd+0x8a>
		c = (uint8_t) usart_getc();
    4b7c:	b2c0      	uxtb	r0, r0
			if (error_timeout) {
				error_timeout = 0;
				return (0);
			}
		}
		switch (c) {
    4b7e:	2843      	cmp	r0, #67	; 0x43
    4b80:	d003      	beq.n	4b8a <usart_putdata_xmd+0x3e>
    4b82:	2871      	cmp	r0, #113	; 0x71
    4b84:	d079      	beq.n	4c7a <usart_putdata_xmd+0x12e>
    4b86:	2815      	cmp	r0, #21
    4b88:	d1f4      	bne.n	4b74 <usart_putdata_xmd+0x28>
    4b8a:	9503      	str	r5, [sp, #12]
    4b8c:	2301      	movs	r3, #1
    4b8e:	9302      	str	r3, [sp, #8]
	usart_putc(SOH);
    4b90:	4b41      	ldr	r3, [pc, #260]	; (4c98 <usart_putdata_xmd+0x14c>)
    4b92:	469b      	mov	fp, r3
		if (size_of_data || mode_of_transfer) {
    4b94:	4b41      	ldr	r3, [pc, #260]	; (4c9c <usart_putdata_xmd+0x150>)
    4b96:	4698      	mov	r8, r3
			size_of_data--;
    4b98:	001c      	movs	r4, r3
		if (size_of_data || mode_of_transfer) {
    4b9a:	4b3d      	ldr	r3, [pc, #244]	; (4c90 <usart_putdata_xmd+0x144>)
    4b9c:	469a      	mov	sl, r3
	usart_putc(SOH);
    4b9e:	2001      	movs	r0, #1
    4ba0:	47d8      	blx	fp
	usart_putc(sno);
    4ba2:	9d02      	ldr	r5, [sp, #8]
    4ba4:	0028      	movs	r0, r5
    4ba6:	47d8      	blx	fp
	usart_putc((uint8_t) ~(sno));
    4ba8:	43e8      	mvns	r0, r5
    4baa:	b2c0      	uxtb	r0, r0
    4bac:	47d8      	blx	fp
    4bae:	9d03      	ldr	r5, [sp, #12]
    4bb0:	2780      	movs	r7, #128	; 0x80
	chksm = 0;
    4bb2:	2300      	movs	r3, #0
    4bb4:	9301      	str	r3, [sp, #4]
    4bb6:	002e      	movs	r6, r5
    4bb8:	e02e      	b.n	4c18 <usart_putdata_xmd+0xcc>
		size_of_data = length;
    4bba:	4b38      	ldr	r3, [pc, #224]	; (4c9c <usart_putdata_xmd+0x150>)
    4bbc:	8019      	strh	r1, [r3, #0]
		mode_of_transfer = 0;
    4bbe:	2200      	movs	r2, #0
    4bc0:	4b33      	ldr	r3, [pc, #204]	; (4c90 <usart_putdata_xmd+0x144>)
    4bc2:	701a      	strb	r2, [r3, #0]
	if (length & (PKTLEN_128 - 1)) {
    4bc4:	000b      	movs	r3, r1
    4bc6:	065b      	lsls	r3, r3, #25
    4bc8:	d0d1      	beq.n	4b6e <usart_putdata_xmd+0x22>
		length += PKTLEN_128;
    4bca:	000b      	movs	r3, r1
    4bcc:	3380      	adds	r3, #128	; 0x80
		length &= ~(PKTLEN_128 - 1);
    4bce:	327f      	adds	r2, #127	; 0x7f
    4bd0:	4393      	bics	r3, r2
    4bd2:	4699      	mov	r9, r3
    4bd4:	e7cb      	b.n	4b6e <usart_putdata_xmd+0x22>
			error_timeout = 0;
    4bd6:	2300      	movs	r3, #0
    4bd8:	7023      	strb	r3, [r4, #0]
			c = (uint8_t) usart_getc();
    4bda:	4b2e      	ldr	r3, [pc, #184]	; (4c94 <usart_putdata_xmd+0x148>)
    4bdc:	4798      	blx	r3
    4bde:	b2c0      	uxtb	r0, r0
			if (error_timeout) {
    4be0:	7823      	ldrb	r3, [r4, #0]
    4be2:	2b00      	cmp	r3, #0
    4be4:	d0cb      	beq.n	4b7e <usart_putdata_xmd+0x32>
				error_timeout = 0;
    4be6:	2200      	movs	r2, #0
    4be8:	4b28      	ldr	r3, [pc, #160]	; (4c8c <usart_putdata_xmd+0x140>)
    4bea:	701a      	strb	r2, [r3, #0]
				return (0);
    4bec:	2000      	movs	r0, #0
    4bee:	e045      	b.n	4c7c <usart_putdata_xmd+0x130>
	done = 0;
	sno = 1;
	while (!done) {
		c = (uint8_t) putPacket((uint8_t *) ptr_data, sno);
		if (error_timeout) { // Test for timeout in usart_getc
			error_timeout = 0;
    4bf0:	2200      	movs	r2, #0
    4bf2:	4b26      	ldr	r3, [pc, #152]	; (4c8c <usart_putdata_xmd+0x140>)
    4bf4:	701a      	strb	r2, [r3, #0]
			return (0);
    4bf6:	2000      	movs	r0, #0
    4bf8:	e040      	b.n	4c7c <usart_putdata_xmd+0x130>
			data = *tmppkt++;
    4bfa:	7835      	ldrb	r5, [r6, #0]
			size_of_data--;
    4bfc:	3b01      	subs	r3, #1
    4bfe:	8023      	strh	r3, [r4, #0]
			data = *tmppkt++;
    4c00:	3601      	adds	r6, #1
		usart_putc(data);
    4c02:	0028      	movs	r0, r5
    4c04:	4b24      	ldr	r3, [pc, #144]	; (4c98 <usart_putdata_xmd+0x14c>)
    4c06:	4798      	blx	r3
		chksm = add_crc(data, chksm);
    4c08:	9901      	ldr	r1, [sp, #4]
    4c0a:	0028      	movs	r0, r5
    4c0c:	4b24      	ldr	r3, [pc, #144]	; (4ca0 <usart_putdata_xmd+0x154>)
    4c0e:	4798      	blx	r3
    4c10:	9001      	str	r0, [sp, #4]
    4c12:	3f01      	subs	r7, #1
	for (i = 0; i < PKTLEN_128; i++) {
    4c14:	2f00      	cmp	r7, #0
    4c16:	d008      	beq.n	4c2a <usart_putdata_xmd+0xde>
		if (size_of_data || mode_of_transfer) {
    4c18:	4643      	mov	r3, r8
    4c1a:	881b      	ldrh	r3, [r3, #0]
    4c1c:	2b00      	cmp	r3, #0
    4c1e:	d1ec      	bne.n	4bfa <usart_putdata_xmd+0xae>
    4c20:	4652      	mov	r2, sl
    4c22:	7815      	ldrb	r5, [r2, #0]
    4c24:	2d00      	cmp	r5, #0
    4c26:	d0ec      	beq.n	4c02 <usart_putdata_xmd+0xb6>
    4c28:	e7e7      	b.n	4bfa <usart_putdata_xmd+0xae>
	usart_putc((uint8_t) (chksm >> 8));
    4c2a:	0005      	movs	r5, r0
    4c2c:	0a00      	lsrs	r0, r0, #8
    4c2e:	b2c0      	uxtb	r0, r0
    4c30:	4e19      	ldr	r6, [pc, #100]	; (4c98 <usart_putdata_xmd+0x14c>)
    4c32:	47b0      	blx	r6
	usart_putc((uint8_t) chksm);
    4c34:	b2e8      	uxtb	r0, r5
    4c36:	47b0      	blx	r6
	return (usart_getc()); /* Wait for ack */
    4c38:	4b16      	ldr	r3, [pc, #88]	; (4c94 <usart_putdata_xmd+0x148>)
    4c3a:	4798      	blx	r3
		if (error_timeout) { // Test for timeout in usart_getc
    4c3c:	4b13      	ldr	r3, [pc, #76]	; (4c8c <usart_putdata_xmd+0x140>)
    4c3e:	781b      	ldrb	r3, [r3, #0]
    4c40:	2b00      	cmp	r3, #0
    4c42:	d1d5      	bne.n	4bf0 <usart_putdata_xmd+0xa4>
		}
		switch (c) {
    4c44:	23ff      	movs	r3, #255	; 0xff
    4c46:	4018      	ands	r0, r3
    4c48:	2806      	cmp	r0, #6
    4c4a:	d109      	bne.n	4c60 <usart_putdata_xmd+0x114>
		case ACK:
			++sno;
    4c4c:	9b02      	ldr	r3, [sp, #8]
    4c4e:	3301      	adds	r3, #1
    4c50:	b2db      	uxtb	r3, r3
    4c52:	9302      	str	r3, [sp, #8]
			length -= PKTLEN_128;
    4c54:	464b      	mov	r3, r9
    4c56:	3b80      	subs	r3, #128	; 0x80
    4c58:	4699      	mov	r9, r3
			ptr_data += PKTLEN_128;
    4c5a:	9b03      	ldr	r3, [sp, #12]
    4c5c:	3380      	adds	r3, #128	; 0x80
    4c5e:	9303      	str	r3, [sp, #12]
		case EOT:
		default:
			done = 0;
			break;
		}
		if (!length) {
    4c60:	464b      	mov	r3, r9
    4c62:	2b00      	cmp	r3, #0
    4c64:	d19b      	bne.n	4b9e <usart_putdata_xmd+0x52>
			usart_putc(EOT);
    4c66:	2004      	movs	r0, #4
    4c68:	4b0b      	ldr	r3, [pc, #44]	; (4c98 <usart_putdata_xmd+0x14c>)
    4c6a:	4798      	blx	r3
			usart_getc(); /* Flush the ACK */
    4c6c:	4b09      	ldr	r3, [pc, #36]	; (4c94 <usart_putdata_xmd+0x148>)
    4c6e:	4798      	blx	r3
			break;
		}
	}

	mode_of_transfer = 0;
    4c70:	2200      	movs	r2, #0
    4c72:	4b07      	ldr	r3, [pc, #28]	; (4c90 <usart_putdata_xmd+0x144>)
    4c74:	701a      	strb	r2, [r3, #0]
	return (1);
    4c76:	2001      	movs	r0, #1
    4c78:	e000      	b.n	4c7c <usart_putdata_xmd+0x130>
			return (0);
    4c7a:	2000      	movs	r0, #0
}
    4c7c:	b005      	add	sp, #20
    4c7e:	bc3c      	pop	{r2, r3, r4, r5}
    4c80:	4690      	mov	r8, r2
    4c82:	4699      	mov	r9, r3
    4c84:	46a2      	mov	sl, r4
    4c86:	46ab      	mov	fp, r5
    4c88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c8a:	46c0      	nop			; (mov r8, r8)
    4c8c:	20000c68 	.word	0x20000c68
    4c90:	20000c69 	.word	0x20000c69
    4c94:	0000498d 	.word	0x0000498d
    4c98:	00004965 	.word	0x00004965
    4c9c:	20000bae 	.word	0x20000bae
    4ca0:	00004a11 	.word	0x00004a11

00004ca4 <usart_getdata_xmd>:

/**
 * \brief Called when a transfer from host to target is being made (considered an download).
 */
uint32_t usart_getdata_xmd(void* data, uint32_t length) {
    4ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ca6:	46c6      	mov	lr, r8
    4ca8:	b500      	push	{lr}
    4caa:	b082      	sub	sp, #8
    4cac:	9001      	str	r0, [sp, #4]
    4cae:	000c      	movs	r4, r1
	uint8_t * ptr_data = (uint8_t *) data;
	uint32_t b_run, nbr_of_timeout = 100;
	uint8_t sno = 0x01;

	//Copied from legacy source code ... might need some tweaking
	uint32_t loops_per_second = system_clock_source_get_hz(CONF_CLOCK_GCLK_0_CLOCK_SOURCE) / 10;
    4cb0:	2006      	movs	r0, #6
    4cb2:	4b2f      	ldr	r3, [pc, #188]	; (4d70 <usart_getdata_xmd+0xcc>)
    4cb4:	4798      	blx	r3
    4cb6:	210a      	movs	r1, #10
    4cb8:	4b2e      	ldr	r3, [pc, #184]	; (4d74 <usart_getdata_xmd+0xd0>)
    4cba:	4798      	blx	r3
    4cbc:	9000      	str	r0, [sp, #0]

	error_timeout = 0;
    4cbe:	2200      	movs	r2, #0
    4cc0:	4b2d      	ldr	r3, [pc, #180]	; (4d78 <usart_getdata_xmd+0xd4>)
    4cc2:	701a      	strb	r2, [r3, #0]

	if (length == 0)
    4cc4:	2c00      	cmp	r4, #0
    4cc6:	d106      	bne.n	4cd6 <usart_getdata_xmd+0x32>
		mode_of_transfer = 1;
    4cc8:	3201      	adds	r2, #1
    4cca:	4b2c      	ldr	r3, [pc, #176]	; (4d7c <usart_getdata_xmd+0xd8>)
    4ccc:	701a      	strb	r2, [r3, #0]
uint32_t usart_getdata_xmd(void* data, uint32_t length) {
    4cce:	2564      	movs	r5, #100	; 0x64
	}

	/* Startup synchronization... */
	/* Continuously send NAK or 'C' until sender responds. */
	while (1) {
		usart_putc('C');
    4cd0:	4e2b      	ldr	r6, [pc, #172]	; (4d80 <usart_getdata_xmd+0xdc>)
		timeout = loops_per_second;
		while (!(usart_is_rx_ready()) && timeout)
    4cd2:	4f2c      	ldr	r7, [pc, #176]	; (4d84 <usart_getdata_xmd+0xe0>)
    4cd4:	e00e      	b.n	4cf4 <usart_getdata_xmd+0x50>
		size_of_data = length;
    4cd6:	4b2c      	ldr	r3, [pc, #176]	; (4d88 <usart_getdata_xmd+0xe4>)
    4cd8:	801c      	strh	r4, [r3, #0]
		mode_of_transfer = 0;
    4cda:	2200      	movs	r2, #0
    4cdc:	4b27      	ldr	r3, [pc, #156]	; (4d7c <usart_getdata_xmd+0xd8>)
    4cde:	701a      	strb	r2, [r3, #0]
    4ce0:	e7f5      	b.n	4cce <usart_getdata_xmd+0x2a>
			timeout--;
    4ce2:	3c01      	subs	r4, #1
		while (!(usart_is_rx_ready()) && timeout)
    4ce4:	47b8      	blx	r7
    4ce6:	2800      	cmp	r0, #0
    4ce8:	d108      	bne.n	4cfc <usart_getdata_xmd+0x58>
    4cea:	2c00      	cmp	r4, #0
    4cec:	d1f9      	bne.n	4ce2 <usart_getdata_xmd+0x3e>
    4cee:	3d01      	subs	r5, #1
		if (timeout)
			break;

		if (!(--nbr_of_timeout))
    4cf0:	2d00      	cmp	r5, #0
    4cf2:	d03b      	beq.n	4d6c <usart_getdata_xmd+0xc8>
		usart_putc('C');
    4cf4:	2043      	movs	r0, #67	; 0x43
    4cf6:	47b0      	blx	r6
		timeout = loops_per_second;
    4cf8:	9c00      	ldr	r4, [sp, #0]
		while (!(usart_is_rx_ready()) && timeout)
    4cfa:	e7f3      	b.n	4ce4 <usart_getdata_xmd+0x40>
		if (timeout)
    4cfc:	2c00      	cmp	r4, #0
    4cfe:	d0f6      	beq.n	4cee <usart_getdata_xmd+0x4a>
    4d00:	9e01      	ldr	r6, [sp, #4]
    4d02:	2401      	movs	r4, #1
			return (0);
	}

	b_run = true;
	while (b_run != false) {
		c = (char) usart_getc();
    4d04:	4f21      	ldr	r7, [pc, #132]	; (4d8c <usart_getdata_xmd+0xe8>)
		if (error_timeout) { // Test for timeout in usart_getc
    4d06:	4d1c      	ldr	r5, [pc, #112]	; (4d78 <usart_getdata_xmd+0xd4>)
			error_timeout = 0;
			return (0);
		}
		switch (c) {
		case SOH: /* 128-byte incoming packet */
			b_run = getPacket(ptr_data, sno);
    4d08:	4b21      	ldr	r3, [pc, #132]	; (4d90 <usart_getdata_xmd+0xec>)
    4d0a:	4698      	mov	r8, r3
    4d0c:	e012      	b.n	4d34 <usart_getdata_xmd+0x90>
			error_timeout = 0;
    4d0e:	2200      	movs	r2, #0
    4d10:	4b19      	ldr	r3, [pc, #100]	; (4d78 <usart_getdata_xmd+0xd4>)
    4d12:	701a      	strb	r2, [r3, #0]
			return (0);
    4d14:	2000      	movs	r0, #0
			break;
		}
	}
	mode_of_transfer = 0;
	return (true);
}
    4d16:	b002      	add	sp, #8
    4d18:	bc04      	pop	{r2}
    4d1a:	4690      	mov	r8, r2
    4d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			b_run = getPacket(ptr_data, sno);
    4d1e:	0021      	movs	r1, r4
    4d20:	0030      	movs	r0, r6
    4d22:	47c0      	blx	r8
			if (error_timeout) { // Test for timeout in usart_getc
    4d24:	4b14      	ldr	r3, [pc, #80]	; (4d78 <usart_getdata_xmd+0xd4>)
    4d26:	781b      	ldrb	r3, [r3, #0]
    4d28:	2b00      	cmp	r3, #0
    4d2a:	d112      	bne.n	4d52 <usart_getdata_xmd+0xae>
			if (b_run == true) {
    4d2c:	2801      	cmp	r0, #1
    4d2e:	d015      	beq.n	4d5c <usart_getdata_xmd+0xb8>
	while (b_run != false) {
    4d30:	2800      	cmp	r0, #0
    4d32:	d009      	beq.n	4d48 <usart_getdata_xmd+0xa4>
		c = (char) usart_getc();
    4d34:	47b8      	blx	r7
		if (error_timeout) { // Test for timeout in usart_getc
    4d36:	782b      	ldrb	r3, [r5, #0]
    4d38:	2b00      	cmp	r3, #0
    4d3a:	d1e8      	bne.n	4d0e <usart_getdata_xmd+0x6a>
		switch (c) {
    4d3c:	23ff      	movs	r3, #255	; 0xff
    4d3e:	4018      	ands	r0, r3
    4d40:	2801      	cmp	r0, #1
    4d42:	d0ec      	beq.n	4d1e <usart_getdata_xmd+0x7a>
    4d44:	2804      	cmp	r0, #4
    4d46:	d00d      	beq.n	4d64 <usart_getdata_xmd+0xc0>
	mode_of_transfer = 0;
    4d48:	2200      	movs	r2, #0
    4d4a:	4b0c      	ldr	r3, [pc, #48]	; (4d7c <usart_getdata_xmd+0xd8>)
    4d4c:	701a      	strb	r2, [r3, #0]
	return (true);
    4d4e:	2001      	movs	r0, #1
    4d50:	e7e1      	b.n	4d16 <usart_getdata_xmd+0x72>
				error_timeout = 0;
    4d52:	2200      	movs	r2, #0
    4d54:	4b08      	ldr	r3, [pc, #32]	; (4d78 <usart_getdata_xmd+0xd4>)
    4d56:	701a      	strb	r2, [r3, #0]
				return (0);
    4d58:	2000      	movs	r0, #0
    4d5a:	e7dc      	b.n	4d16 <usart_getdata_xmd+0x72>
				++sno;
    4d5c:	3401      	adds	r4, #1
    4d5e:	b2e4      	uxtb	r4, r4
				ptr_data += PKTLEN_128;
    4d60:	3680      	adds	r6, #128	; 0x80
    4d62:	e7e7      	b.n	4d34 <usart_getdata_xmd+0x90>
			usart_putc(ACK);
    4d64:	2006      	movs	r0, #6
    4d66:	4b06      	ldr	r3, [pc, #24]	; (4d80 <usart_getdata_xmd+0xdc>)
    4d68:	4798      	blx	r3
    4d6a:	e7ed      	b.n	4d48 <usart_getdata_xmd+0xa4>
			return (0);
    4d6c:	2000      	movs	r0, #0
    4d6e:	e7d2      	b.n	4d16 <usart_getdata_xmd+0x72>
    4d70:	00001d35 	.word	0x00001d35
    4d74:	00004d95 	.word	0x00004d95
    4d78:	20000c68 	.word	0x20000c68
    4d7c:	20000c69 	.word	0x20000c69
    4d80:	00004965 	.word	0x00004965
    4d84:	0000497d 	.word	0x0000497d
    4d88:	20000bae 	.word	0x20000bae
    4d8c:	0000498d 	.word	0x0000498d
    4d90:	00004ad1 	.word	0x00004ad1

00004d94 <__udivsi3>:
    4d94:	2200      	movs	r2, #0
    4d96:	0843      	lsrs	r3, r0, #1
    4d98:	428b      	cmp	r3, r1
    4d9a:	d374      	bcc.n	4e86 <__udivsi3+0xf2>
    4d9c:	0903      	lsrs	r3, r0, #4
    4d9e:	428b      	cmp	r3, r1
    4da0:	d35f      	bcc.n	4e62 <__udivsi3+0xce>
    4da2:	0a03      	lsrs	r3, r0, #8
    4da4:	428b      	cmp	r3, r1
    4da6:	d344      	bcc.n	4e32 <__udivsi3+0x9e>
    4da8:	0b03      	lsrs	r3, r0, #12
    4daa:	428b      	cmp	r3, r1
    4dac:	d328      	bcc.n	4e00 <__udivsi3+0x6c>
    4dae:	0c03      	lsrs	r3, r0, #16
    4db0:	428b      	cmp	r3, r1
    4db2:	d30d      	bcc.n	4dd0 <__udivsi3+0x3c>
    4db4:	22ff      	movs	r2, #255	; 0xff
    4db6:	0209      	lsls	r1, r1, #8
    4db8:	ba12      	rev	r2, r2
    4dba:	0c03      	lsrs	r3, r0, #16
    4dbc:	428b      	cmp	r3, r1
    4dbe:	d302      	bcc.n	4dc6 <__udivsi3+0x32>
    4dc0:	1212      	asrs	r2, r2, #8
    4dc2:	0209      	lsls	r1, r1, #8
    4dc4:	d065      	beq.n	4e92 <__udivsi3+0xfe>
    4dc6:	0b03      	lsrs	r3, r0, #12
    4dc8:	428b      	cmp	r3, r1
    4dca:	d319      	bcc.n	4e00 <__udivsi3+0x6c>
    4dcc:	e000      	b.n	4dd0 <__udivsi3+0x3c>
    4dce:	0a09      	lsrs	r1, r1, #8
    4dd0:	0bc3      	lsrs	r3, r0, #15
    4dd2:	428b      	cmp	r3, r1
    4dd4:	d301      	bcc.n	4dda <__udivsi3+0x46>
    4dd6:	03cb      	lsls	r3, r1, #15
    4dd8:	1ac0      	subs	r0, r0, r3
    4dda:	4152      	adcs	r2, r2
    4ddc:	0b83      	lsrs	r3, r0, #14
    4dde:	428b      	cmp	r3, r1
    4de0:	d301      	bcc.n	4de6 <__udivsi3+0x52>
    4de2:	038b      	lsls	r3, r1, #14
    4de4:	1ac0      	subs	r0, r0, r3
    4de6:	4152      	adcs	r2, r2
    4de8:	0b43      	lsrs	r3, r0, #13
    4dea:	428b      	cmp	r3, r1
    4dec:	d301      	bcc.n	4df2 <__udivsi3+0x5e>
    4dee:	034b      	lsls	r3, r1, #13
    4df0:	1ac0      	subs	r0, r0, r3
    4df2:	4152      	adcs	r2, r2
    4df4:	0b03      	lsrs	r3, r0, #12
    4df6:	428b      	cmp	r3, r1
    4df8:	d301      	bcc.n	4dfe <__udivsi3+0x6a>
    4dfa:	030b      	lsls	r3, r1, #12
    4dfc:	1ac0      	subs	r0, r0, r3
    4dfe:	4152      	adcs	r2, r2
    4e00:	0ac3      	lsrs	r3, r0, #11
    4e02:	428b      	cmp	r3, r1
    4e04:	d301      	bcc.n	4e0a <__udivsi3+0x76>
    4e06:	02cb      	lsls	r3, r1, #11
    4e08:	1ac0      	subs	r0, r0, r3
    4e0a:	4152      	adcs	r2, r2
    4e0c:	0a83      	lsrs	r3, r0, #10
    4e0e:	428b      	cmp	r3, r1
    4e10:	d301      	bcc.n	4e16 <__udivsi3+0x82>
    4e12:	028b      	lsls	r3, r1, #10
    4e14:	1ac0      	subs	r0, r0, r3
    4e16:	4152      	adcs	r2, r2
    4e18:	0a43      	lsrs	r3, r0, #9
    4e1a:	428b      	cmp	r3, r1
    4e1c:	d301      	bcc.n	4e22 <__udivsi3+0x8e>
    4e1e:	024b      	lsls	r3, r1, #9
    4e20:	1ac0      	subs	r0, r0, r3
    4e22:	4152      	adcs	r2, r2
    4e24:	0a03      	lsrs	r3, r0, #8
    4e26:	428b      	cmp	r3, r1
    4e28:	d301      	bcc.n	4e2e <__udivsi3+0x9a>
    4e2a:	020b      	lsls	r3, r1, #8
    4e2c:	1ac0      	subs	r0, r0, r3
    4e2e:	4152      	adcs	r2, r2
    4e30:	d2cd      	bcs.n	4dce <__udivsi3+0x3a>
    4e32:	09c3      	lsrs	r3, r0, #7
    4e34:	428b      	cmp	r3, r1
    4e36:	d301      	bcc.n	4e3c <__udivsi3+0xa8>
    4e38:	01cb      	lsls	r3, r1, #7
    4e3a:	1ac0      	subs	r0, r0, r3
    4e3c:	4152      	adcs	r2, r2
    4e3e:	0983      	lsrs	r3, r0, #6
    4e40:	428b      	cmp	r3, r1
    4e42:	d301      	bcc.n	4e48 <__udivsi3+0xb4>
    4e44:	018b      	lsls	r3, r1, #6
    4e46:	1ac0      	subs	r0, r0, r3
    4e48:	4152      	adcs	r2, r2
    4e4a:	0943      	lsrs	r3, r0, #5
    4e4c:	428b      	cmp	r3, r1
    4e4e:	d301      	bcc.n	4e54 <__udivsi3+0xc0>
    4e50:	014b      	lsls	r3, r1, #5
    4e52:	1ac0      	subs	r0, r0, r3
    4e54:	4152      	adcs	r2, r2
    4e56:	0903      	lsrs	r3, r0, #4
    4e58:	428b      	cmp	r3, r1
    4e5a:	d301      	bcc.n	4e60 <__udivsi3+0xcc>
    4e5c:	010b      	lsls	r3, r1, #4
    4e5e:	1ac0      	subs	r0, r0, r3
    4e60:	4152      	adcs	r2, r2
    4e62:	08c3      	lsrs	r3, r0, #3
    4e64:	428b      	cmp	r3, r1
    4e66:	d301      	bcc.n	4e6c <__udivsi3+0xd8>
    4e68:	00cb      	lsls	r3, r1, #3
    4e6a:	1ac0      	subs	r0, r0, r3
    4e6c:	4152      	adcs	r2, r2
    4e6e:	0883      	lsrs	r3, r0, #2
    4e70:	428b      	cmp	r3, r1
    4e72:	d301      	bcc.n	4e78 <__udivsi3+0xe4>
    4e74:	008b      	lsls	r3, r1, #2
    4e76:	1ac0      	subs	r0, r0, r3
    4e78:	4152      	adcs	r2, r2
    4e7a:	0843      	lsrs	r3, r0, #1
    4e7c:	428b      	cmp	r3, r1
    4e7e:	d301      	bcc.n	4e84 <__udivsi3+0xf0>
    4e80:	004b      	lsls	r3, r1, #1
    4e82:	1ac0      	subs	r0, r0, r3
    4e84:	4152      	adcs	r2, r2
    4e86:	1a41      	subs	r1, r0, r1
    4e88:	d200      	bcs.n	4e8c <__udivsi3+0xf8>
    4e8a:	4601      	mov	r1, r0
    4e8c:	4152      	adcs	r2, r2
    4e8e:	4610      	mov	r0, r2
    4e90:	4770      	bx	lr
    4e92:	e7ff      	b.n	4e94 <__udivsi3+0x100>
    4e94:	b501      	push	{r0, lr}
    4e96:	2000      	movs	r0, #0
    4e98:	f000 f8f0 	bl	507c <__aeabi_idiv0>
    4e9c:	bd02      	pop	{r1, pc}
    4e9e:	46c0      	nop			; (mov r8, r8)

00004ea0 <__aeabi_uidivmod>:
    4ea0:	2900      	cmp	r1, #0
    4ea2:	d0f7      	beq.n	4e94 <__udivsi3+0x100>
    4ea4:	e776      	b.n	4d94 <__udivsi3>
    4ea6:	4770      	bx	lr

00004ea8 <__divsi3>:
    4ea8:	4603      	mov	r3, r0
    4eaa:	430b      	orrs	r3, r1
    4eac:	d47f      	bmi.n	4fae <__divsi3+0x106>
    4eae:	2200      	movs	r2, #0
    4eb0:	0843      	lsrs	r3, r0, #1
    4eb2:	428b      	cmp	r3, r1
    4eb4:	d374      	bcc.n	4fa0 <__divsi3+0xf8>
    4eb6:	0903      	lsrs	r3, r0, #4
    4eb8:	428b      	cmp	r3, r1
    4eba:	d35f      	bcc.n	4f7c <__divsi3+0xd4>
    4ebc:	0a03      	lsrs	r3, r0, #8
    4ebe:	428b      	cmp	r3, r1
    4ec0:	d344      	bcc.n	4f4c <__divsi3+0xa4>
    4ec2:	0b03      	lsrs	r3, r0, #12
    4ec4:	428b      	cmp	r3, r1
    4ec6:	d328      	bcc.n	4f1a <__divsi3+0x72>
    4ec8:	0c03      	lsrs	r3, r0, #16
    4eca:	428b      	cmp	r3, r1
    4ecc:	d30d      	bcc.n	4eea <__divsi3+0x42>
    4ece:	22ff      	movs	r2, #255	; 0xff
    4ed0:	0209      	lsls	r1, r1, #8
    4ed2:	ba12      	rev	r2, r2
    4ed4:	0c03      	lsrs	r3, r0, #16
    4ed6:	428b      	cmp	r3, r1
    4ed8:	d302      	bcc.n	4ee0 <__divsi3+0x38>
    4eda:	1212      	asrs	r2, r2, #8
    4edc:	0209      	lsls	r1, r1, #8
    4ede:	d065      	beq.n	4fac <__divsi3+0x104>
    4ee0:	0b03      	lsrs	r3, r0, #12
    4ee2:	428b      	cmp	r3, r1
    4ee4:	d319      	bcc.n	4f1a <__divsi3+0x72>
    4ee6:	e000      	b.n	4eea <__divsi3+0x42>
    4ee8:	0a09      	lsrs	r1, r1, #8
    4eea:	0bc3      	lsrs	r3, r0, #15
    4eec:	428b      	cmp	r3, r1
    4eee:	d301      	bcc.n	4ef4 <__divsi3+0x4c>
    4ef0:	03cb      	lsls	r3, r1, #15
    4ef2:	1ac0      	subs	r0, r0, r3
    4ef4:	4152      	adcs	r2, r2
    4ef6:	0b83      	lsrs	r3, r0, #14
    4ef8:	428b      	cmp	r3, r1
    4efa:	d301      	bcc.n	4f00 <__divsi3+0x58>
    4efc:	038b      	lsls	r3, r1, #14
    4efe:	1ac0      	subs	r0, r0, r3
    4f00:	4152      	adcs	r2, r2
    4f02:	0b43      	lsrs	r3, r0, #13
    4f04:	428b      	cmp	r3, r1
    4f06:	d301      	bcc.n	4f0c <__divsi3+0x64>
    4f08:	034b      	lsls	r3, r1, #13
    4f0a:	1ac0      	subs	r0, r0, r3
    4f0c:	4152      	adcs	r2, r2
    4f0e:	0b03      	lsrs	r3, r0, #12
    4f10:	428b      	cmp	r3, r1
    4f12:	d301      	bcc.n	4f18 <__divsi3+0x70>
    4f14:	030b      	lsls	r3, r1, #12
    4f16:	1ac0      	subs	r0, r0, r3
    4f18:	4152      	adcs	r2, r2
    4f1a:	0ac3      	lsrs	r3, r0, #11
    4f1c:	428b      	cmp	r3, r1
    4f1e:	d301      	bcc.n	4f24 <__divsi3+0x7c>
    4f20:	02cb      	lsls	r3, r1, #11
    4f22:	1ac0      	subs	r0, r0, r3
    4f24:	4152      	adcs	r2, r2
    4f26:	0a83      	lsrs	r3, r0, #10
    4f28:	428b      	cmp	r3, r1
    4f2a:	d301      	bcc.n	4f30 <__divsi3+0x88>
    4f2c:	028b      	lsls	r3, r1, #10
    4f2e:	1ac0      	subs	r0, r0, r3
    4f30:	4152      	adcs	r2, r2
    4f32:	0a43      	lsrs	r3, r0, #9
    4f34:	428b      	cmp	r3, r1
    4f36:	d301      	bcc.n	4f3c <__divsi3+0x94>
    4f38:	024b      	lsls	r3, r1, #9
    4f3a:	1ac0      	subs	r0, r0, r3
    4f3c:	4152      	adcs	r2, r2
    4f3e:	0a03      	lsrs	r3, r0, #8
    4f40:	428b      	cmp	r3, r1
    4f42:	d301      	bcc.n	4f48 <__divsi3+0xa0>
    4f44:	020b      	lsls	r3, r1, #8
    4f46:	1ac0      	subs	r0, r0, r3
    4f48:	4152      	adcs	r2, r2
    4f4a:	d2cd      	bcs.n	4ee8 <__divsi3+0x40>
    4f4c:	09c3      	lsrs	r3, r0, #7
    4f4e:	428b      	cmp	r3, r1
    4f50:	d301      	bcc.n	4f56 <__divsi3+0xae>
    4f52:	01cb      	lsls	r3, r1, #7
    4f54:	1ac0      	subs	r0, r0, r3
    4f56:	4152      	adcs	r2, r2
    4f58:	0983      	lsrs	r3, r0, #6
    4f5a:	428b      	cmp	r3, r1
    4f5c:	d301      	bcc.n	4f62 <__divsi3+0xba>
    4f5e:	018b      	lsls	r3, r1, #6
    4f60:	1ac0      	subs	r0, r0, r3
    4f62:	4152      	adcs	r2, r2
    4f64:	0943      	lsrs	r3, r0, #5
    4f66:	428b      	cmp	r3, r1
    4f68:	d301      	bcc.n	4f6e <__divsi3+0xc6>
    4f6a:	014b      	lsls	r3, r1, #5
    4f6c:	1ac0      	subs	r0, r0, r3
    4f6e:	4152      	adcs	r2, r2
    4f70:	0903      	lsrs	r3, r0, #4
    4f72:	428b      	cmp	r3, r1
    4f74:	d301      	bcc.n	4f7a <__divsi3+0xd2>
    4f76:	010b      	lsls	r3, r1, #4
    4f78:	1ac0      	subs	r0, r0, r3
    4f7a:	4152      	adcs	r2, r2
    4f7c:	08c3      	lsrs	r3, r0, #3
    4f7e:	428b      	cmp	r3, r1
    4f80:	d301      	bcc.n	4f86 <__divsi3+0xde>
    4f82:	00cb      	lsls	r3, r1, #3
    4f84:	1ac0      	subs	r0, r0, r3
    4f86:	4152      	adcs	r2, r2
    4f88:	0883      	lsrs	r3, r0, #2
    4f8a:	428b      	cmp	r3, r1
    4f8c:	d301      	bcc.n	4f92 <__divsi3+0xea>
    4f8e:	008b      	lsls	r3, r1, #2
    4f90:	1ac0      	subs	r0, r0, r3
    4f92:	4152      	adcs	r2, r2
    4f94:	0843      	lsrs	r3, r0, #1
    4f96:	428b      	cmp	r3, r1
    4f98:	d301      	bcc.n	4f9e <__divsi3+0xf6>
    4f9a:	004b      	lsls	r3, r1, #1
    4f9c:	1ac0      	subs	r0, r0, r3
    4f9e:	4152      	adcs	r2, r2
    4fa0:	1a41      	subs	r1, r0, r1
    4fa2:	d200      	bcs.n	4fa6 <__divsi3+0xfe>
    4fa4:	4601      	mov	r1, r0
    4fa6:	4152      	adcs	r2, r2
    4fa8:	4610      	mov	r0, r2
    4faa:	4770      	bx	lr
    4fac:	e05d      	b.n	506a <__divsi3+0x1c2>
    4fae:	0fca      	lsrs	r2, r1, #31
    4fb0:	d000      	beq.n	4fb4 <__divsi3+0x10c>
    4fb2:	4249      	negs	r1, r1
    4fb4:	1003      	asrs	r3, r0, #32
    4fb6:	d300      	bcc.n	4fba <__divsi3+0x112>
    4fb8:	4240      	negs	r0, r0
    4fba:	4053      	eors	r3, r2
    4fbc:	2200      	movs	r2, #0
    4fbe:	469c      	mov	ip, r3
    4fc0:	0903      	lsrs	r3, r0, #4
    4fc2:	428b      	cmp	r3, r1
    4fc4:	d32d      	bcc.n	5022 <__divsi3+0x17a>
    4fc6:	0a03      	lsrs	r3, r0, #8
    4fc8:	428b      	cmp	r3, r1
    4fca:	d312      	bcc.n	4ff2 <__divsi3+0x14a>
    4fcc:	22fc      	movs	r2, #252	; 0xfc
    4fce:	0189      	lsls	r1, r1, #6
    4fd0:	ba12      	rev	r2, r2
    4fd2:	0a03      	lsrs	r3, r0, #8
    4fd4:	428b      	cmp	r3, r1
    4fd6:	d30c      	bcc.n	4ff2 <__divsi3+0x14a>
    4fd8:	0189      	lsls	r1, r1, #6
    4fda:	1192      	asrs	r2, r2, #6
    4fdc:	428b      	cmp	r3, r1
    4fde:	d308      	bcc.n	4ff2 <__divsi3+0x14a>
    4fe0:	0189      	lsls	r1, r1, #6
    4fe2:	1192      	asrs	r2, r2, #6
    4fe4:	428b      	cmp	r3, r1
    4fe6:	d304      	bcc.n	4ff2 <__divsi3+0x14a>
    4fe8:	0189      	lsls	r1, r1, #6
    4fea:	d03a      	beq.n	5062 <__divsi3+0x1ba>
    4fec:	1192      	asrs	r2, r2, #6
    4fee:	e000      	b.n	4ff2 <__divsi3+0x14a>
    4ff0:	0989      	lsrs	r1, r1, #6
    4ff2:	09c3      	lsrs	r3, r0, #7
    4ff4:	428b      	cmp	r3, r1
    4ff6:	d301      	bcc.n	4ffc <__divsi3+0x154>
    4ff8:	01cb      	lsls	r3, r1, #7
    4ffa:	1ac0      	subs	r0, r0, r3
    4ffc:	4152      	adcs	r2, r2
    4ffe:	0983      	lsrs	r3, r0, #6
    5000:	428b      	cmp	r3, r1
    5002:	d301      	bcc.n	5008 <__divsi3+0x160>
    5004:	018b      	lsls	r3, r1, #6
    5006:	1ac0      	subs	r0, r0, r3
    5008:	4152      	adcs	r2, r2
    500a:	0943      	lsrs	r3, r0, #5
    500c:	428b      	cmp	r3, r1
    500e:	d301      	bcc.n	5014 <__divsi3+0x16c>
    5010:	014b      	lsls	r3, r1, #5
    5012:	1ac0      	subs	r0, r0, r3
    5014:	4152      	adcs	r2, r2
    5016:	0903      	lsrs	r3, r0, #4
    5018:	428b      	cmp	r3, r1
    501a:	d301      	bcc.n	5020 <__divsi3+0x178>
    501c:	010b      	lsls	r3, r1, #4
    501e:	1ac0      	subs	r0, r0, r3
    5020:	4152      	adcs	r2, r2
    5022:	08c3      	lsrs	r3, r0, #3
    5024:	428b      	cmp	r3, r1
    5026:	d301      	bcc.n	502c <__divsi3+0x184>
    5028:	00cb      	lsls	r3, r1, #3
    502a:	1ac0      	subs	r0, r0, r3
    502c:	4152      	adcs	r2, r2
    502e:	0883      	lsrs	r3, r0, #2
    5030:	428b      	cmp	r3, r1
    5032:	d301      	bcc.n	5038 <__divsi3+0x190>
    5034:	008b      	lsls	r3, r1, #2
    5036:	1ac0      	subs	r0, r0, r3
    5038:	4152      	adcs	r2, r2
    503a:	d2d9      	bcs.n	4ff0 <__divsi3+0x148>
    503c:	0843      	lsrs	r3, r0, #1
    503e:	428b      	cmp	r3, r1
    5040:	d301      	bcc.n	5046 <__divsi3+0x19e>
    5042:	004b      	lsls	r3, r1, #1
    5044:	1ac0      	subs	r0, r0, r3
    5046:	4152      	adcs	r2, r2
    5048:	1a41      	subs	r1, r0, r1
    504a:	d200      	bcs.n	504e <__divsi3+0x1a6>
    504c:	4601      	mov	r1, r0
    504e:	4663      	mov	r3, ip
    5050:	4152      	adcs	r2, r2
    5052:	105b      	asrs	r3, r3, #1
    5054:	4610      	mov	r0, r2
    5056:	d301      	bcc.n	505c <__divsi3+0x1b4>
    5058:	4240      	negs	r0, r0
    505a:	2b00      	cmp	r3, #0
    505c:	d500      	bpl.n	5060 <__divsi3+0x1b8>
    505e:	4249      	negs	r1, r1
    5060:	4770      	bx	lr
    5062:	4663      	mov	r3, ip
    5064:	105b      	asrs	r3, r3, #1
    5066:	d300      	bcc.n	506a <__divsi3+0x1c2>
    5068:	4240      	negs	r0, r0
    506a:	b501      	push	{r0, lr}
    506c:	2000      	movs	r0, #0
    506e:	f000 f805 	bl	507c <__aeabi_idiv0>
    5072:	bd02      	pop	{r1, pc}

00005074 <__aeabi_idivmod>:
    5074:	2900      	cmp	r1, #0
    5076:	d0f8      	beq.n	506a <__divsi3+0x1c2>
    5078:	e716      	b.n	4ea8 <__divsi3>
    507a:	4770      	bx	lr

0000507c <__aeabi_idiv0>:
    507c:	4770      	bx	lr
    507e:	46c0      	nop			; (mov r8, r8)

00005080 <__ctzsi2>:
    5080:	4241      	negs	r1, r0
    5082:	4008      	ands	r0, r1
    5084:	211c      	movs	r1, #28
    5086:	2301      	movs	r3, #1
    5088:	041b      	lsls	r3, r3, #16
    508a:	4298      	cmp	r0, r3
    508c:	d301      	bcc.n	5092 <__ctzsi2+0x12>
    508e:	0c00      	lsrs	r0, r0, #16
    5090:	3910      	subs	r1, #16
    5092:	0a1b      	lsrs	r3, r3, #8
    5094:	4298      	cmp	r0, r3
    5096:	d301      	bcc.n	509c <__ctzsi2+0x1c>
    5098:	0a00      	lsrs	r0, r0, #8
    509a:	3908      	subs	r1, #8
    509c:	091b      	lsrs	r3, r3, #4
    509e:	4298      	cmp	r0, r3
    50a0:	d301      	bcc.n	50a6 <__ctzsi2+0x26>
    50a2:	0900      	lsrs	r0, r0, #4
    50a4:	3904      	subs	r1, #4
    50a6:	a202      	add	r2, pc, #8	; (adr r2, 50b0 <__ctzsi2+0x30>)
    50a8:	5c10      	ldrb	r0, [r2, r0]
    50aa:	1a40      	subs	r0, r0, r1
    50ac:	4770      	bx	lr
    50ae:	46c0      	nop			; (mov r8, r8)
    50b0:	1d1d1c1b 	.word	0x1d1d1c1b
    50b4:	1e1e1e1e 	.word	0x1e1e1e1e
    50b8:	1f1f1f1f 	.word	0x1f1f1f1f
    50bc:	1f1f1f1f 	.word	0x1f1f1f1f

000050c0 <__aeabi_lmul>:
    50c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    50c2:	46ce      	mov	lr, r9
    50c4:	4647      	mov	r7, r8
    50c6:	0415      	lsls	r5, r2, #16
    50c8:	0c2d      	lsrs	r5, r5, #16
    50ca:	002e      	movs	r6, r5
    50cc:	b580      	push	{r7, lr}
    50ce:	0407      	lsls	r7, r0, #16
    50d0:	0c14      	lsrs	r4, r2, #16
    50d2:	0c3f      	lsrs	r7, r7, #16
    50d4:	4699      	mov	r9, r3
    50d6:	0c03      	lsrs	r3, r0, #16
    50d8:	437e      	muls	r6, r7
    50da:	435d      	muls	r5, r3
    50dc:	4367      	muls	r7, r4
    50de:	4363      	muls	r3, r4
    50e0:	197f      	adds	r7, r7, r5
    50e2:	0c34      	lsrs	r4, r6, #16
    50e4:	19e4      	adds	r4, r4, r7
    50e6:	469c      	mov	ip, r3
    50e8:	42a5      	cmp	r5, r4
    50ea:	d903      	bls.n	50f4 <__aeabi_lmul+0x34>
    50ec:	2380      	movs	r3, #128	; 0x80
    50ee:	025b      	lsls	r3, r3, #9
    50f0:	4698      	mov	r8, r3
    50f2:	44c4      	add	ip, r8
    50f4:	464b      	mov	r3, r9
    50f6:	4351      	muls	r1, r2
    50f8:	4343      	muls	r3, r0
    50fa:	0436      	lsls	r6, r6, #16
    50fc:	0c36      	lsrs	r6, r6, #16
    50fe:	0c25      	lsrs	r5, r4, #16
    5100:	0424      	lsls	r4, r4, #16
    5102:	4465      	add	r5, ip
    5104:	19a4      	adds	r4, r4, r6
    5106:	1859      	adds	r1, r3, r1
    5108:	1949      	adds	r1, r1, r5
    510a:	0020      	movs	r0, r4
    510c:	bc0c      	pop	{r2, r3}
    510e:	4690      	mov	r8, r2
    5110:	4699      	mov	r9, r3
    5112:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005114 <__libc_init_array>:
    5114:	b570      	push	{r4, r5, r6, lr}
    5116:	2600      	movs	r6, #0
    5118:	4d0c      	ldr	r5, [pc, #48]	; (514c <__libc_init_array+0x38>)
    511a:	4c0d      	ldr	r4, [pc, #52]	; (5150 <__libc_init_array+0x3c>)
    511c:	1b64      	subs	r4, r4, r5
    511e:	10a4      	asrs	r4, r4, #2
    5120:	42a6      	cmp	r6, r4
    5122:	d109      	bne.n	5138 <__libc_init_array+0x24>
    5124:	2600      	movs	r6, #0
    5126:	f000 f8b5 	bl	5294 <_init>
    512a:	4d0a      	ldr	r5, [pc, #40]	; (5154 <__libc_init_array+0x40>)
    512c:	4c0a      	ldr	r4, [pc, #40]	; (5158 <__libc_init_array+0x44>)
    512e:	1b64      	subs	r4, r4, r5
    5130:	10a4      	asrs	r4, r4, #2
    5132:	42a6      	cmp	r6, r4
    5134:	d105      	bne.n	5142 <__libc_init_array+0x2e>
    5136:	bd70      	pop	{r4, r5, r6, pc}
    5138:	00b3      	lsls	r3, r6, #2
    513a:	58eb      	ldr	r3, [r5, r3]
    513c:	4798      	blx	r3
    513e:	3601      	adds	r6, #1
    5140:	e7ee      	b.n	5120 <__libc_init_array+0xc>
    5142:	00b3      	lsls	r3, r6, #2
    5144:	58eb      	ldr	r3, [r5, r3]
    5146:	4798      	blx	r3
    5148:	3601      	adds	r6, #1
    514a:	e7f2      	b.n	5132 <__libc_init_array+0x1e>
    514c:	000052a0 	.word	0x000052a0
    5150:	000052a0 	.word	0x000052a0
    5154:	000052a0 	.word	0x000052a0
    5158:	000052a4 	.word	0x000052a4

0000515c <memcpy>:
    515c:	2300      	movs	r3, #0
    515e:	b510      	push	{r4, lr}
    5160:	429a      	cmp	r2, r3
    5162:	d100      	bne.n	5166 <memcpy+0xa>
    5164:	bd10      	pop	{r4, pc}
    5166:	5ccc      	ldrb	r4, [r1, r3]
    5168:	54c4      	strb	r4, [r0, r3]
    516a:	3301      	adds	r3, #1
    516c:	e7f8      	b.n	5160 <memcpy+0x4>

0000516e <memset>:
    516e:	0003      	movs	r3, r0
    5170:	1882      	adds	r2, r0, r2
    5172:	4293      	cmp	r3, r2
    5174:	d100      	bne.n	5178 <memset+0xa>
    5176:	4770      	bx	lr
    5178:	7019      	strb	r1, [r3, #0]
    517a:	3301      	adds	r3, #1
    517c:	e7f9      	b.n	5172 <memset+0x4>
    517e:	0000      	movs	r0, r0
    5180:	42000000 	.word	0x42000000
    5184:	42000400 	.word	0x42000400
    5188:	42000800 	.word	0x42000800
    518c:	42000c00 	.word	0x42000c00
    5190:	42001000 	.word	0x42001000
    5194:	43000400 	.word	0x43000400
    5198:	00001d46 	.word	0x00001d46
    519c:	00001d42 	.word	0x00001d42
    51a0:	00001d42 	.word	0x00001d42
    51a4:	00001dac 	.word	0x00001dac
    51a8:	00001dac 	.word	0x00001dac
    51ac:	00001d5c 	.word	0x00001d5c
    51b0:	00001d4c 	.word	0x00001d4c
    51b4:	00001d62 	.word	0x00001d62
    51b8:	00001d9a 	.word	0x00001d9a
    51bc:	00001f50 	.word	0x00001f50
    51c0:	00001f30 	.word	0x00001f30
    51c4:	00001f30 	.word	0x00001f30
    51c8:	00001fdc 	.word	0x00001fdc
    51cc:	00001f42 	.word	0x00001f42
    51d0:	00001f5e 	.word	0x00001f5e
    51d4:	00001f34 	.word	0x00001f34
    51d8:	00001f6c 	.word	0x00001f6c
    51dc:	00001fc0 	.word	0x00001fc0
    51e0:	00002018 	.word	0x00002018
    51e4:	0000205a 	.word	0x0000205a
    51e8:	0000205a 	.word	0x0000205a
    51ec:	0000205a 	.word	0x0000205a
    51f0:	0000200a 	.word	0x0000200a
    51f4:	00002026 	.word	0x00002026
    51f8:	00001ffc 	.word	0x00001ffc
    51fc:	00002034 	.word	0x00002034
    5200:	0000204a 	.word	0x0000204a
    5204:	00003574 	.word	0x00003574
    5208:	00003582 	.word	0x00003582
    520c:	0000361c 	.word	0x0000361c
    5210:	000036bc 	.word	0x000036bc
    5214:	00003720 	.word	0x00003720

00005218 <_usb_device_irq_bits>:
    5218:	00080004 00800070 01000001 00000200     ....p...........

00005228 <_usb_endpoint_irq_bits>:
    5228:	60100c03                                ...`

0000522c <RomBOOT_Version>:
    522c:	36312e32 00000000 00000d0a 00000076     2.16........v...
    523c:	00000020 20626546 32203720 00313230      ...Feb  7 2021.
    524c:	313a3231 36323a37 00000000 0000003e     12:17:26....>...

0000525c <uart_if>:
    525c:	00004965 0000498d 0000497d 000049dd     eI...I..}I...I..
    526c:	000049fd 00004b4d 00004ca5              .I..MK...L..

00005278 <usbcdc_if>:
    5278:	00000a3d 00000719 00000639 00000b1d     =.......9.......
    5288:	000008c5 00000b1d 000008d9              ............

00005294 <_init>:
    5294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5296:	46c0      	nop			; (mov r8, r8)
    5298:	bcf8      	pop	{r3, r4, r5, r6, r7}
    529a:	bc08      	pop	{r3}
    529c:	469e      	mov	lr, r3
    529e:	4770      	bx	lr

000052a0 <__init_array_start>:
    52a0:	000000dd 	.word	0x000000dd

000052a4 <_fini>:
    52a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    52a6:	46c0      	nop			; (mov r8, r8)
    52a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    52aa:	bc08      	pop	{r3}
    52ac:	469e      	mov	lr, r3
    52ae:	4770      	bx	lr

000052b0 <__fini_array_start>:
    52b0:	000000b5 	.word	0x000000b5
