$date
	Thu Jan 27 09:19:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ OUT $end
$scope module u_D $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 % e $end
$var wire 1 $ out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
1#
0"
0!
$end
