module cnt_5s(clk_out,en_cnt,cnt_out);

	input clk_out;//周期1s时钟
	input en_cnt;//计数使能信号
	output reg cnt_out;//计数达10s输出信号
	reg [3:0]cnt_10s_;//十秒计数
	
	initial begin
		cnt_10s_ = 4'b0000;
		cnt_out = 1'b0;
	end
	
	always@(posedge clk_out)begin
		
		if(en_cnt)begin
			if(cnt_10s_ < 4'b1010)begin
				cnt_10s_ = cnt_10s_ + 4'b0001;//未达十秒时计时
			end
			else if (cnt_10s_ == 4'b1010)begin
				cnt_10s_ = 4'b0000;
				cnt_out = 1;
			end
		end
		else if(!en_cnt)
			cnt_out = 0;
	end
	

endmodule
