{"design__lint_error__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 2255, "design__instance__area": 20693.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0032843635417521, "power__switching__total": 0.0015544695779681206, "power__leakage__total": 2.090445505587013e-08, "power__total": 0.004838854074478149, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.044071, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.044071, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.470267, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.432303, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 171, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.031405, "clock__skew__worst_setup": -0.031405, "timing__hold__ws": 0.261876, "timing__setup__ws": -0.294164, "timing__hold__tns": 0.0, "timing__setup__tns": -3.054481, "timing__hold__wns": 0.0, "timing__setup__wns": -0.294164, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 32, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 167.325 178.045", "design__core__bbox": "5.52 10.88 161.46 165.92", "design__io": 65, "design__die__area": 29791.4, "design__core__area": 24176.9, "design__instance__count__stdcell": 2255, "design__instance__area__stdcell": 20693.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.855923, "design__instance__utilization__stdcell": 0.855923, "floorplan__design__io": 63, "design__io__hpwl": 3967581, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 45427.6, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 279, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "route__net": 1971, "route__net__special": 2, "route__drc_errors__iter:1": 1570, "route__wirelength__iter:1": 53241, "route__drc_errors__iter:2": 677, "route__wirelength__iter:2": 52596, "route__drc_errors__iter:3": 651, "route__wirelength__iter:3": 52224, "route__drc_errors__iter:4": 23, "route__wirelength__iter:4": 52085, "route__drc_errors__iter:5": 1, "route__wirelength__iter:5": 52090, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 52083, "route__drc_errors": 0, "route__wirelength": 52083, "route__vias": 13224, "route__vias__singlecut": 13224, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 248.385, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.069221, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.069221, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.592113, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.254493, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -0.997203, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.254493, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 12, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.032952, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.032952, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.264971, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.284016, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.042407, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.042407, "timing__hold__ws__corner:min_tt_025C_1v80": 0.466367, "timing__setup__ws__corner:min_tt_025C_1v80": 4.48032, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.066207, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.066207, "timing__hold__ws__corner:min_ss_100C_1v60": 0.615725, "timing__setup__ws__corner:min_ss_100C_1v60": -0.203614, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -0.532977, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -0.203614, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 8, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.031405, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.031405, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.261876, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.290983, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.049075, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.049075, "timing__hold__ws__corner:max_tt_025C_1v80": 0.473791, "timing__setup__ws__corner:max_tt_025C_1v80": 4.385533, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.073907, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.073907, "timing__hold__ws__corner:max_ss_100C_1v60": 0.565887, "timing__setup__ws__corner:max_ss_100C_1v60": -0.294164, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -1.524301, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.294164, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 12, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.037515, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.037515, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.267539, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.278682, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 0, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79661, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.00100057, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00338726, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00358306, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000974452, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00358306, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.001, "ir__drop__worst": 0.00339, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}