Christel Baier , Joost-Pieter Katoen, Principles of Model Checking (Representation and Mind Series), The MIT Press, 2008
G. Balakrishnan , T. Reps , N. Kidd , A. Lal , J. Lim , D. Melski , R. Gruian , S. Yong , C.-H. Chen , T. Teitelbaum, Model checking x86 executables with codesurfer/x86 and WPDS++, Proceedings of the 17th international conference on Computer Aided Verification, July 06-10, 2005, Edinburgh, Scotland, UK[doi>10.1007/11513988_17]
G. Balakrishnan , T. Reps , D. Melski , T. Teitelbaum, WYSINWYX: What You See Is Not What You eXecute, Verified Software: Theories, Tools, Experiments: First IFIP TC 2/WG 2.3 Conference, VSTTE 2005, Zurich, Switzerland, October 10-13, 2005, Revised Selected Papers and Discussions, Springer-Verlag, Berlin, Heidelberg, 2005[doi>10.1007/978-3-540-69149-5_22]
Dennis Brylow , Niels Damgaard , Jens Palsberg, Static checking of interrupt-driven software, Proceedings of the 23rd International Conference on Software Engineering, p.47-56, May 12-19, 2001, Toronto, Ontario, Canada
Cristina Cifuentes , Antoine Fraboulet, Intraprocedural Static Slicing of Binary Executables, Proceedings of the International Conference on Software Maintenance, p.188, October 01-03, 1997
Edmund M. Clarke, Jr. , Orna Grumberg , Doron A. Peled, Model checking, MIT Press, Cambridge, MA, 2000
E. Allen Emerson, Temporal and modal logic, Handbook of theoretical computer science (vol. B): formal models and semantics, MIT Press, Cambridge, MA, 1991
Ansgar Fehnker , Ralf Huuck , Patrick Jayet , Michel Lussenburg , Felix Rauch, Model Checking Software at Compile Time, Proceedings of the First Joint IEEE/IFIP Symposium on Theoretical Aspects of Software Engineering, p.45-56, June 06-08, 2007[doi>10.1109/TASE.2007.34]
Ashok Halambi , Peter Grun , Vijay Ganesh , Asheesh Khare , Nikil Dutt , Alex Nicolau, EXPRESSION: a language for architecture exploration through compiler/simulator retargetability, Proceedings of the conference on Design, automation and test in Europe, p.100-es, January 1999, Munich, Germany[doi>10.1145/307418.307549]
Mark R. Hartoog , James A. Rowson , Prakash D. Reddy , Soumya Desai , Douglas D. Dunlop , Edwin A. Harcourt , Neeti Khullar, Generation of software tools from processor descriptions for hardware/software codesign, Proceedings of the 34th annual Design Automation Conference, p.303-306, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266110]
Heljanko, K. 1997. Model checking the branching time temporal logic CTL. Res. rep. A45, Helsinki University of Technology, Digital Systems Laboratory, Espoo, Finland.
Holzmann, G. J. 1999. The engineering of a model checker: The Gnu i-protocol case study revisited. In Proceedings of the Conference on Theoretical and Practical Aspects of SPIN Model Checking (SPIN'99). Lecture Notes in Computer Science, vol. 1680. Springer, 232--244.
International Electrotechnical Commission. 1998. Functional safety for electrical/electronic/programmable electronic safety-related systems. IEC61508.
Kanellos, M. 2005. Software glitch stalls some Toyota hybrids. http://www.news.com/Software-glitch-stalls-some-Toyota-hybrids/2100-11389_3-5895574.html.
Linn, C., Debray, S., Andrews, G., and Schwarz, B. 2004. Stack analysis of x86 executables. http://www.cs.arizona.edu/~debray/Publications/stack-analysis.pdf.
Lions, J. L. 1996. Ariane 5 flight 501 failure: Report of the inquiry board. http://www.esa.int.
Zohar Manna , Amir Pnueli, Temporal verification of reactive systems: safety, Springer-Verlag New York, Inc., New York, NY, 1995
Mehler, T. 2005. Challenges and applications of assembly-level software model checking. Ph.D. thesis, Universität Dortmund.
Eric Mercer , Michael Jones, Model checking machine code with the GNU debugger, Proceedings of the 12th international conference on Model Checking Software, August 22-24, 2005, San Francisco, CA[doi>10.1007/11537328_20]
Thomas Noll , Bastian Schlich, Delayed nondeterminism in model checking embedded systems assembly code, Proceedings of the 3rd international Haifa verification conference on Hardware and software: verification and testing, October 23-25, 2007, Haifa, Israel
Stefan Pees , Andreas Hoffmann , Vojin Zivojnovic , Heinrich Meyr, LISA—machine description language for cycle-accurate models of programmable DSP architectures, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.933-938, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310101]
Wei Qin , Subramanian Rajagopalan , Sharad Malik, A formal concurrency model based architecture description language for synthesis of software development tools, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 11-13, 2004, Washington, DC, USA[doi>10.1145/997163.997171]
Norman Ramsey , Jack W. Davidson, Machine Descriptions to Build Tools for Embedded Systems, Proceedings of the  ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, p.176-192, June 01, 1998
John Regehr , Alastair Reid , Kirk Webb, Eliminating stack overflow by abstract interpretation, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.4, p.751-778, November 2005[doi>10.1145/1113830.1113833]
Rohrbach, M. 2006. An approach for model checking embedded systems software. M.S. thesis, RWTH Aachen University, Aachen, Germany.
Schlich, B. 2008. Model checking of software for microcontrollers. Ph.D. thesis, RWTH Aachen University, Aachen, Germany.
Schlich, B., Gückel, D., and Kowalewski, S. 2008a. Modeling the environment of microcontrollers to tackle the state-explosion problem in model checking. In Proceedings of the Conference on Formal Methods for Automation and Safety in Railway and Automotive Systems (FORMS/FORMAT'08), G. Tarnai and E. Schnieder, Eds. 27--34.
Schlich, B. and Kowalewski, S. 2005. Model checking C source code for embedded systems. In Proceedings of the IEEE/NASA Workshop on Leveraging Applications of Formal Methods, Verification, and Validation (ISoLA'05), T. Margaria, B. Steffen, and M. G. Hinchey, Eds. 65--77. NASA/CP-2005-212788.
Bastian Schlich , Stefan Kowalewski, [mc]square: A Model Checker for Microcontroller Code, Proceedings of the Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation, p.466-473, November 15-19, 2006[doi>10.1109/ISoLA.2006.62]
Schlich, B. and Kowalewski, S. 2007. An extendable architecture for model checking hardware-specific automotive microcontroller code. In Proceedings of the Conference on Formal Methods for Automation and Safety in Railway and Automotive Systems (FORMS/FORMAT'07), E. Schnieder and G. Tarnai, Eds. 202--212.
Bastian Schlich , Jann Löll , Stefan Kowalewski, Application of static analyses for state space reduction to microcontroller assembly code, Proceedings of the 12th international conference on Formal methods for industrial critical systems, July 01-02, 2007, Berlin, Germany
Schlich, B., Rohrbach, M., Weber, M., and Kowalewski, S. 2006. Model checking software for microcontrollers. Tech. rep. AIB-2006-11, RWTH Aachen University, Aachen, Germany.
Schlich, B., Salewski, F., and Kowalewski, S. 2007. Applying model checking to an automotive microcontroller application. In Proceedings of the Conference on Industrial Embedded Systems (SIES'07). IEEE Computer Society Press, 209--216.
Klaus Schneider, Verification of Reactive Systems: Formal Methods and Algorithms, SpringerVerlag, 2004
TIS Committee. 1995. Tool interface standard executable and linking format specification version 1.2. http://x86.ddj.com/ftp/manuals/tools/elf.pdf.
Bart Vergauwen , Johan Lewi, A Linear Local Model Checking Algorithm for CTL, Proceedings of the 4th International Conference on Concurrency Theory, p.447-461, August 23-26, 1993
Willem Visser , Klaus Havelund , Guillaume Brat , Seungjoon Park , Flavio Lerda, Model Checking Programs, Automated Software Engineering, v.10 n.2, p.203-232, April 2003[doi>10.1023/A:1022920129859]
Michael Weber, An embeddable virtual machine for state space generation, Proceedings of the 14th international SPIN conference on Model checking software, July 01-03, 2007, Berlin, Germany
Karen Yorav , Orna Grumberg, Static Analysis for State-Space Reductions Preserving Temporal Logics, Formal Methods in System Design, v.25 n.1, p.67-96, July 2004[doi>10.1023/B:FORM.0000033963.55470.9e]
