#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 26 14:15:07 2024
# Process ID: 6305
# Current directory: /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1
# Command line: vivado -log mopshub_board_v1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mopshub_board_v1_wrapper.tcl -notrace
# Log file: /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/mopshub_board_v1_wrapper.vdi
# Journal file: /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mopshub_board_v1_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-311}  -string {{WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/home/dcs/git/mopshub/mopshub_lib/hdl/buffer_rec_spi.v:27]}}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-2507}  -string {{WARNING: [Synth 8-2507] parameter declaration becomes local in elink_data_gen_SM with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_data_gen_sm_fsm.v:95]}}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: link_design -top mopshub_board_v1_wrapper -part xc7a200tfbg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_0_0/mopshub_board_v1_clk_wiz_0_0.dcp' for cell 'mopshub_board_v1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_s1_0/mopshub_board_v1_clk_wiz_s1_0.dcp' for cell 'mopshub_board_v1_i/clk_wiz_s1'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_ila_0_0/mopshub_board_v1_ila_0_0.dcp' for cell 'mopshub_board_v1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_mopshub_top_board_16_0_0/mopshub_board_v1_mopshub_top_board_16_0_0.dcp' for cell 'mopshub_board_v1_i/mopshub_top_board_16_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_proc_sys_reset_0_0/mopshub_board_v1_proc_sys_reset_0_0.dcp' for cell 'mopshub_board_v1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_selectio_wiz_0_0/mopshub_board_v1_selectio_wiz_0_0.dcp' for cell 'mopshub_board_v1_i/selectio_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_selectio_wiz_2_0/mopshub_board_v1_selectio_wiz_2_0.dcp' for cell 'mopshub_board_v1_i/selectio_wiz_2'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_sem_controller_wrapp_0_0/mopshub_board_v1_sem_controller_wrapp_0_0.dcp' for cell 'mopshub_board_v1_i/sem_controller_wrapp_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2590.391 ; gain = 0.000 ; free physical = 6305 ; free virtual = 11473
INFO: [Netlist 29-17] Analyzing 1389 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: mopshub_board_v1_i/ila_0 UUID: 8a0d8176-6eaa-53fb-a1d6-b15a1759d774 
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/ip_repo/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'mopshub_board_v1_i/mopshub_top_board_16_0/inst/ip_xadc_wrapper0/xadc_wiz_inst/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/ip_repo/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'mopshub_board_v1_i/mopshub_top_board_16_0/inst/ip_xadc_wrapper0/xadc_wiz_inst/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_0_0/mopshub_board_v1_clk_wiz_0_0_board.xdc] for cell 'mopshub_board_v1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_0_0/mopshub_board_v1_clk_wiz_0_0_board.xdc] for cell 'mopshub_board_v1_i/clk_wiz_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_0_0/mopshub_board_v1_clk_wiz_0_0.xdc] for cell 'mopshub_board_v1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_0_0/mopshub_board_v1_clk_wiz_0_0.xdc] for cell 'mopshub_board_v1_i/clk_wiz_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_s1_0/mopshub_board_v1_clk_wiz_s1_0_board.xdc] for cell 'mopshub_board_v1_i/clk_wiz_s1/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_s1_0/mopshub_board_v1_clk_wiz_s1_0_board.xdc] for cell 'mopshub_board_v1_i/clk_wiz_s1/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_s1_0/mopshub_board_v1_clk_wiz_s1_0.xdc] for cell 'mopshub_board_v1_i/clk_wiz_s1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_s1_0/mopshub_board_v1_clk_wiz_s1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_s1_0/mopshub_board_v1_clk_wiz_s1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3130.055 ; gain = 539.664 ; free physical = 5726 ; free virtual = 10903
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_s1_0/mopshub_board_v1_clk_wiz_s1_0.xdc] for cell 'mopshub_board_v1_i/clk_wiz_s1/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mopshub_board_v1_i/ila_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mopshub_board_v1_i/ila_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'mopshub_board_v1_i/ila_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'mopshub_board_v1_i/ila_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_proc_sys_reset_0_0/mopshub_board_v1_proc_sys_reset_0_0_board.xdc] for cell 'mopshub_board_v1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_proc_sys_reset_0_0/mopshub_board_v1_proc_sys_reset_0_0_board.xdc] for cell 'mopshub_board_v1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_proc_sys_reset_0_0/mopshub_board_v1_proc_sys_reset_0_0.xdc] for cell 'mopshub_board_v1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_proc_sys_reset_0_0/mopshub_board_v1_proc_sys_reset_0_0.xdc] for cell 'mopshub_board_v1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_selectio_wiz_0_0/mopshub_board_v1_selectio_wiz_0_0.xdc] for cell 'mopshub_board_v1_i/selectio_wiz_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_selectio_wiz_0_0/mopshub_board_v1_selectio_wiz_0_0.xdc] for cell 'mopshub_board_v1_i/selectio_wiz_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_selectio_wiz_2_0/mopshub_board_v1_selectio_wiz_2_0.xdc] for cell 'mopshub_board_v1_i/selectio_wiz_2/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_selectio_wiz_2_0/mopshub_board_v1_selectio_wiz_2_0.xdc] for cell 'mopshub_board_v1_i/selectio_wiz_2/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'current_project' is not supported in the xdc constraint file. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:5]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG_MODE' because the property does not exist. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:15]
Resolution: Create this property using create_property command before setting it.
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'mopshub_design_16bus_new_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0'. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:29]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'mopshub_design_16bus_new_i/sem_controller_wrapp_0/inst/sem_0_sem_cfg0/frame_ecc_init0'. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'mopshub_design_16bus_new_i/sem_controller_wrapp_0/inst/sem_0_sem_cfg0/icap_init0'. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc]
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_portsclk_sys_clk_p' is not supported in the xdc constraint file. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:61]
WARNING: [Vivado 12-507] No nets matched 'mopshub_design_16bus_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clk'. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'current_project' is not supported in the xdc constraint file. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:229]
CRITICAL WARNING: [Vivado 12-795] Pblock 'SEM_CONTROLLER' already exists. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:250]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:251]
WARNING: [Vivado 12-180] No cells matched 'mopshub_design_16bus_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0'. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:252]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:252]
WARNING: [Vivado 12-180] No cells matched 'mopshub_design_16bus_i/sem_controller_wrapp_0/inst/sem_0_sem_cfg0/frame_ecc_init0'. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'mopshub_design_16bus_i/sem_controller_wrapp_0/inst/sem_0_sem_cfg0/icap_init0'. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3130.055 ; gain = 0.000 ; free physical = 5761 ; free virtual = 10939
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 60 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

18 Infos, 11 Warnings, 14 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 3130.055 ; gain = 539.664 ; free physical = 5762 ; free virtual = 10939
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3194.090 ; gain = 64.031 ; free physical = 5749 ; free virtual = 10927

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12c6d1558

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3194.090 ; gain = 0.000 ; free physical = 5707 ; free virtual = 10885

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3397.594 ; gain = 0.000 ; free physical = 5416 ; free virtual = 10668
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1ade6c31c

Time (s): cpu = 00:01:13 ; elapsed = 00:02:21 . Memory (MB): peak = 3397.594 ; gain = 43.777 ; free physical = 5416 ; free virtual = 10668

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 176 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 219f2987f

Time (s): cpu = 00:01:16 ; elapsed = 00:02:23 . Memory (MB): peak = 3397.594 ; gain = 43.777 ; free physical = 5443 ; free virtual = 10696
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 61 cells
INFO: [Opt 31-1021] In phase Retarget, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1f8752bf7

Time (s): cpu = 00:01:17 ; elapsed = 00:02:23 . Memory (MB): peak = 3397.594 ; gain = 43.777 ; free physical = 5443 ; free virtual = 10696
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 19027849d

Time (s): cpu = 00:01:17 ; elapsed = 00:02:24 . Memory (MB): peak = 3397.594 ; gain = 43.777 ; free physical = 5442 ; free virtual = 10695
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 83 cells
INFO: [Opt 31-1021] In phase Sweep, 867 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clk_BUFG_inst to drive 95 load(s) on clock net mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clk_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 17a716e27

Time (s): cpu = 00:01:18 ; elapsed = 00:02:24 . Memory (MB): peak = 3397.594 ; gain = 43.777 ; free physical = 5443 ; free virtual = 10696
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 176400f13

Time (s): cpu = 00:01:18 ; elapsed = 00:02:24 . Memory (MB): peak = 3397.594 ; gain = 43.777 ; free physical = 5443 ; free virtual = 10696
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1c778e757

Time (s): cpu = 00:01:18 ; elapsed = 00:02:24 . Memory (MB): peak = 3397.594 ; gain = 43.777 ; free physical = 5443 ; free virtual = 10696
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              61  |                                             64  |
|  Constant propagation         |              22  |              54  |                                             47  |
|  Sweep                        |               0  |              83  |                                            867  |
|  BUFG optimization            |               1  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3397.594 ; gain = 0.000 ; free physical = 5443 ; free virtual = 10696
Ending Logic Optimization Task | Checksum: 1b2a5553e

Time (s): cpu = 00:01:19 ; elapsed = 00:02:25 . Memory (MB): peak = 3397.594 ; gain = 43.777 ; free physical = 5443 ; free virtual = 10696

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for frame_ecc_init0
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 187 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 80 WE to EN ports
Number of BRAM Ports augmented: 177 newly gated: 80 Total Ports: 374
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 18bad1520

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3923.664 ; gain = 0.000 ; free physical = 5353 ; free virtual = 10609
Ending Power Optimization Task | Checksum: 18bad1520

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3923.664 ; gain = 526.070 ; free physical = 5386 ; free virtual = 10641

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1b1559972

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3923.664 ; gain = 0.000 ; free physical = 5404 ; free virtual = 10660
Ending Final Cleanup Task | Checksum: 1b1559972

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3923.664 ; gain = 0.000 ; free physical = 5403 ; free virtual = 10659

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3923.664 ; gain = 0.000 ; free physical = 5403 ; free virtual = 10659
Ending Netlist Obfuscation Task | Checksum: 1b1559972

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3923.664 ; gain = 0.000 ; free physical = 5403 ; free virtual = 10659
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 11 Warnings, 14 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:50 . Memory (MB): peak = 3923.664 ; gain = 793.605 ; free physical = 5406 ; free virtual = 10662
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3923.664 ; gain = 0.000 ; free physical = 5379 ; free virtual = 10636
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/mopshub_board_v1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3923.664 ; gain = 0.000 ; free physical = 5360 ; free virtual = 10627
INFO: [runtcl-4] Executing : report_drc -file mopshub_board_v1_wrapper_drc_opted.rpt -pb mopshub_board_v1_wrapper_drc_opted.pb -rpx mopshub_board_v1_wrapper_drc_opted.rpx
Command: report_drc -file mopshub_board_v1_wrapper_drc_opted.rpt -pb mopshub_board_v1_wrapper_drc_opted.pb -rpx mopshub_board_v1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
