24-16:23:26  INFO: ************Create Cell Apr: c110 Logger************
24-16:23:26  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-16:23:28  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-16:23:28  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-16:23:28  INFO: tech->Load tech files of tech:c110 sucessfully
24-16:23:29  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 16:23:29 2025
24-16:23:29  INFO: c110, (LABHB0, 24 devices), 24 devices
24-16:23:29  INFO: -----    LABHB0:   latch False False undef
24-16:23:29  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-16:23:29  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-16:23:29  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-16:23:29  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-16:23:29  INFO: c110, (LABHB1, 24 devices), 24 devices
24-16:23:29  INFO: -----    LABHB1:   latch False False undef
24-16:23:29  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
24-16:23:29  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
24-16:23:29  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
24-16:23:29  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
24-16:23:29  INFO: c110, (LABHB2, 24 devices), 24 devices
24-16:23:29  INFO: -----    LABHB2:   latch False False undef
24-16:23:29  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
24-16:23:29  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
24-16:23:29  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
24-16:23:29  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
24-16:23:29  INFO: c110, (LABHB3, 24 devices), 24 devices
24-16:23:29  INFO: -----    LABHB3:   latch False False undef
24-16:23:29  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
24-16:23:29  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
24-16:23:29  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
24-16:23:29  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
24-16:23:29  INFO: c110, (LABLB0, 24 devices), 24 devices
24-16:23:29  INFO: -----    LABLB0:   latch False False undef
24-16:23:29  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
24-16:23:29  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
24-16:23:29  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
24-16:23:30  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
24-16:23:30  INFO: c110, (LABLB1, 24 devices), 24 devices
24-16:23:30  INFO: -----    LABLB1:   latch False False undef
24-16:23:30  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
24-16:23:30  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
24-16:23:30  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
24-16:23:30  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
24-16:23:30  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
24-16:23:30  INFO: c110, (LABLB2, 24 devices), 24 devices
24-16:23:30  INFO: -----    LABLB2:   latch False False undef
24-16:23:30  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
24-16:23:30  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
24-16:23:30  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
24-16:23:30  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
24-16:23:30  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
24-16:23:30  INFO: c110, (LABLB3, 24 devices), 24 devices
24-16:23:30  INFO: -----    LABLB3:   latch False False undef
24-16:23:30  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
24-16:23:30  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
24-16:23:30  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
24-16:23:30  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
24-16:23:30  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
24-16:23:30  INFO: c110, (LACHB0, 21 devices), 21 devices
24-16:23:30  INFO: -----    LACHB0:   latch False False undef
24-16:23:30  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
24-16:23:30  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
24-16:23:30  INFO: c110, (LACHB1, 21 devices), 21 devices
24-16:23:30  INFO: -----    LACHB1:   latch False False undef
24-16:23:30  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
24-16:23:30  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
24-16:23:30  INFO: c110, (LACHB2, 21 devices), 21 devices
24-16:23:30  INFO: -----    LACHB2:   latch False False undef
24-16:23:30  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
24-16:23:30  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
24-16:23:30  INFO: c110, (LACHB3, 25 devices), 25 devices
24-16:23:30  INFO: -----    LACHB3:   latch False False undef
24-16:23:30  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
24-16:23:30  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
24-16:23:30  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
24-16:23:31  INFO: c110, (LACLB0, 21 devices), 21 devices
24-16:23:31  INFO: -----    LACLB0:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
24-16:23:31  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
24-16:23:31  INFO: c110, (LACLB1, 21 devices), 21 devices
24-16:23:31  INFO: -----    LACLB1:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
24-16:23:31  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
24-16:23:31  INFO: c110, (LACLB2, 21 devices), 21 devices
24-16:23:31  INFO: -----    LACLB2:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
24-16:23:31  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
24-16:23:31  INFO: c110, (LACLB3, 23 devices), 23 devices
24-16:23:31  INFO: -----    LACLB3:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
24-16:23:31  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
24-16:23:31  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
24-16:23:31  INFO: c110, (LANHB0, 18 devices), 18 devices
24-16:23:31  INFO: -----    LANHB0:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
24-16:23:31  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
24-16:23:31  INFO: c110, (LANHB1, 18 devices), 18 devices
24-16:23:31  INFO: -----    LANHB1:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
24-16:23:31  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
24-16:23:31  INFO: c110, (LANHB2, 22 devices), 22 devices
24-16:23:31  INFO: -----    LANHB2:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
24-16:23:31  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
24-16:23:31  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
24-16:23:31  INFO: c110, (LANHB3, 26 devices), 26 devices
24-16:23:31  INFO: -----    LANHB3:   latch False False undef
24-16:23:31  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
24-16:23:31  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
24-16:23:32  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
24-16:23:32  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
24-16:23:32  INFO: c110, (LANLB0, 18 devices), 18 devices
24-16:23:32  INFO: -----    LANLB0:   latch False False undef
24-16:23:32  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
24-16:23:32  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
24-16:23:32  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
24-16:23:32  INFO: c110, (LANLB1, 18 devices), 18 devices
24-16:23:32  INFO: -----    LANLB1:   latch False False undef
24-16:23:32  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
24-16:23:32  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
24-16:23:32  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
24-16:23:32  INFO: c110, (LANLB2, 24 devices), 24 devices
24-16:23:32  INFO: -----    LANLB2:   latch False False undef
24-16:23:32  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
24-16:23:32  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
24-16:23:32  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
24-16:23:32  INFO: c110, (LANLB3, 26 devices), 26 devices
24-16:23:32  INFO: -----    LANLB3:   latch False False undef
24-16:23:32  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
24-16:23:32  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
24-16:23:32  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
24-16:23:32  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
24-16:23:32  INFO: c110, (LAPHB0, 23 devices), 23 devices
24-16:23:32  INFO: -----    LAPHB0:   latch False False undef
24-16:23:32  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
24-16:23:32  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
24-16:23:32  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
24-16:23:32  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
24-16:23:32  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
24-16:23:32  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
24-16:23:32  INFO: c110, (LAPHB1, 23 devices), 23 devices
24-16:23:32  INFO: -----    LAPHB1:   latch False False undef
24-16:23:32  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
24-16:23:32  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
24-16:23:32  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
24-16:23:32  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
24-16:23:32  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
24-16:23:32  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
24-16:23:32  INFO: c110, (LAPHB2, 25 devices), 25 devices
24-16:23:32  INFO: -----    LAPHB2:   latch False False undef
24-16:23:32  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
24-16:23:32  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
24-16:23:32  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
24-16:23:32  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
24-16:23:33  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
24-16:23:33  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
24-16:23:33  INFO: c110, (LAPHB3, 25 devices), 25 devices
24-16:23:33  INFO: -----    LAPHB3:   latch False False undef
24-16:23:33  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
24-16:23:33  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
24-16:23:33  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
24-16:23:33  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
24-16:23:33  INFO: c110, (LAPLB0, 23 devices), 23 devices
24-16:23:33  INFO: -----    LAPLB0:   latch False False undef
24-16:23:33  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
24-16:23:33  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
24-16:23:33  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
24-16:23:33  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
24-16:23:33  INFO: c110, (LAPLB1, 25 devices), 25 devices
24-16:23:33  INFO: -----    LAPLB1:   latch False False undef
24-16:23:33  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
24-16:23:33  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
24-16:23:33  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
24-16:23:33  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
24-16:23:33  INFO: c110, (LAPLB2, 25 devices), 25 devices
24-16:23:33  INFO: -----    LAPLB2:   latch False False undef
24-16:23:33  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
24-16:23:33  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
24-16:23:33  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
24-16:23:33  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
24-16:23:33  INFO: c110, (LAPLB3, 25 devices), 25 devices
24-16:23:33  INFO: -----    LAPLB3:   latch False False undef
24-16:23:33  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
24-16:23:33  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
24-16:23:33  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
24-16:23:33  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
24-16:23:33  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
24-16:23:33  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
24-16:57:37  INFO: ************Create Cell Apr: c110 Logger************
24-16:57:37  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-16:57:39  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-16:57:39  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-16:57:39  INFO: tech->Load tech files of tech:c110 sucessfully
24-16:57:41  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 16:57:41 2025
24-16:57:41  INFO: c110, (LABHB0, 24 devices), 24 devices
24-16:57:41  INFO: -----    LABHB0:   latch False False undef
24-16:57:41  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-16:57:41  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-16:57:41  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-16:57:41  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-16:57:41  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-16:57:41  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-16:58:09  INFO: ************Create Cell Apr: c110 Logger************
24-16:58:09  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-16:58:10  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-16:58:10  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-16:58:10  INFO: tech->Load tech files of tech:c110 sucessfully
24-16:58:11  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 16:58:11 2025
24-16:58:11  INFO: c110, (LABHB0, 24 devices), 24 devices
24-16:58:11  INFO: -----    LABHB0:   latch False False undef
24-16:58:11  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-16:58:11  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-16:58:11  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-16:58:11  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-16:58:11  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-16:58:11  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-16:59:50  INFO: ************Create Cell Apr: c110 Logger************
24-16:59:50  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-16:59:52  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-16:59:52  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-16:59:52  INFO: tech->Load tech files of tech:c110 sucessfully
24-16:59:53  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 16:59:53 2025
24-16:59:53  INFO: c110, (LABHB0, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABHB0:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-16:59:53  INFO: c110, (LABHB1, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABHB1:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
24-16:59:53  INFO: c110, (LABHB2, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABHB2:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
24-16:59:53  INFO: c110, (LABHB3, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABHB3:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
24-16:59:53  INFO: c110, (LABLB0, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABLB0:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
24-16:59:53  INFO: c110, (LABLB1, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABLB1:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
24-16:59:53  INFO: c110, (LABLB2, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABLB2:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
24-16:59:53  INFO: c110, (LABLB3, 24 devices), 24 devices
24-16:59:53  INFO: -----    LABLB3:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
24-16:59:53  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
24-16:59:53  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
24-16:59:53  INFO: c110, (LACHB0, 21 devices), 21 devices
24-16:59:53  INFO: -----    LACHB0:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
24-16:59:53  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
24-16:59:53  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
24-16:59:53  INFO: c110, (LACHB1, 21 devices), 21 devices
24-16:59:53  INFO: -----    LACHB1:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
24-16:59:53  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
24-16:59:53  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
24-16:59:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
24-16:59:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
24-16:59:53  INFO: c110, (LACHB2, 21 devices), 21 devices
24-16:59:53  INFO: -----    LACHB2:   latch False False undef
24-16:59:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
24-16:59:53  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
24-16:59:53  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
24-16:59:54  INFO: c110, (LACHB3, 25 devices), 25 devices
24-16:59:54  INFO: -----    LACHB3:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
24-16:59:54  INFO: c110, (LACLB0, 21 devices), 21 devices
24-16:59:54  INFO: -----    LACLB0:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
24-16:59:54  INFO: c110, (LACLB1, 21 devices), 21 devices
24-16:59:54  INFO: -----    LACLB1:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
24-16:59:54  INFO: c110, (LACLB2, 21 devices), 21 devices
24-16:59:54  INFO: -----    LACLB2:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
24-16:59:54  INFO: c110, (LACLB3, 23 devices), 23 devices
24-16:59:54  INFO: -----    LACLB3:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
24-16:59:54  INFO: c110, (LANHB0, 18 devices), 18 devices
24-16:59:54  INFO: -----    LANHB0:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
24-16:59:54  INFO: c110, (LANHB1, 18 devices), 18 devices
24-16:59:54  INFO: -----    LANHB1:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
24-16:59:54  INFO: c110, (LANHB2, 22 devices), 22 devices
24-16:59:54  INFO: -----    LANHB2:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
24-16:59:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
24-16:59:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
24-16:59:54  INFO: c110, (LANHB3, 26 devices), 26 devices
24-16:59:54  INFO: -----    LANHB3:   latch False False undef
24-16:59:54  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
24-16:59:54  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
24-16:59:55  INFO: c110, (LANLB0, 18 devices), 18 devices
24-16:59:55  INFO: -----    LANLB0:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
24-16:59:55  INFO: c110, (LANLB1, 18 devices), 18 devices
24-16:59:55  INFO: -----    LANLB1:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
24-16:59:55  INFO: c110, (LANLB2, 24 devices), 24 devices
24-16:59:55  INFO: -----    LANLB2:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
24-16:59:55  INFO: c110, (LANLB3, 26 devices), 26 devices
24-16:59:55  INFO: -----    LANLB3:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
24-16:59:55  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
24-16:59:55  INFO: c110, (LAPHB0, 23 devices), 23 devices
24-16:59:55  INFO: -----    LAPHB0:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
24-16:59:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
24-16:59:55  INFO: c110, (LAPHB1, 23 devices), 23 devices
24-16:59:55  INFO: -----    LAPHB1:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
24-16:59:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
24-16:59:55  INFO: c110, (LAPHB2, 25 devices), 25 devices
24-16:59:55  INFO: -----    LAPHB2:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
24-16:59:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
24-16:59:55  INFO: c110, (LAPHB3, 25 devices), 25 devices
24-16:59:55  INFO: -----    LAPHB3:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
24-16:59:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
24-16:59:55  INFO: c110, (LAPLB0, 23 devices), 23 devices
24-16:59:55  INFO: -----    LAPLB0:   latch False False undef
24-16:59:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
24-16:59:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
24-16:59:55  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
24-16:59:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
24-16:59:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
24-16:59:55  INFO: c110, (LAPLB1, 25 devices), 25 devices
24-16:59:55  INFO: -----    LAPLB1:   latch False False undef
24-16:59:56  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
24-16:59:56  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
24-16:59:56  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
24-16:59:56  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
24-16:59:56  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
24-16:59:56  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
24-16:59:56  INFO: c110, (LAPLB2, 25 devices), 25 devices
24-16:59:56  INFO: -----    LAPLB2:   latch False False undef
24-16:59:56  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
24-16:59:56  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
24-16:59:56  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
24-16:59:56  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
24-16:59:56  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
24-16:59:56  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
24-16:59:56  INFO: c110, (LAPLB3, 25 devices), 25 devices
24-16:59:56  INFO: -----    LAPLB3:   latch False False undef
24-16:59:56  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
24-16:59:56  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
24-16:59:56  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
24-16:59:56  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
24-16:59:56  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
24-16:59:56  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
24-16:59:56  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
24-17:00:52  INFO: ************Create Cell Apr: c110 Logger************
24-17:00:52  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:00:54  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:00:54  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:00:54  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:00:55  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:00:55 2025
24-17:00:55  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:00:55  INFO: -----    LABHB0:   latch False False undef
24-17:00:55  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:00:55  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:00:55  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:00:55  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:00:55  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:00:55  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:00:55  INFO: c110, (LABHB1, 24 devices), 24 devices
24-17:00:55  INFO: -----    LABHB1:   latch False False undef
24-17:00:55  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
24-17:00:55  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
24-17:00:55  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
24-17:00:55  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
24-17:00:55  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
24-17:00:55  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
24-17:00:55  INFO: c110, (LABHB2, 24 devices), 24 devices
24-17:00:55  INFO: -----    LABHB2:   latch False False undef
24-17:00:55  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
24-17:00:55  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
24-17:00:55  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
24-17:00:55  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
24-17:00:56  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
24-17:00:56  INFO: c110, (LABHB3, 24 devices), 24 devices
24-17:00:56  INFO: -----    LABHB3:   latch False False undef
24-17:00:56  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
24-17:00:56  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
24-17:00:56  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
24-17:00:56  INFO: c110, (LABLB0, 24 devices), 24 devices
24-17:00:56  INFO: -----    LABLB0:   latch False False undef
24-17:00:56  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
24-17:00:56  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
24-17:00:56  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
24-17:00:56  INFO: c110, (LABLB1, 24 devices), 24 devices
24-17:00:56  INFO: -----    LABLB1:   latch False False undef
24-17:00:56  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
24-17:00:56  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
24-17:00:56  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
24-17:00:56  INFO: c110, (LABLB2, 24 devices), 24 devices
24-17:00:56  INFO: -----    LABLB2:   latch False False undef
24-17:00:56  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
24-17:00:56  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
24-17:00:56  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
24-17:00:56  INFO: c110, (LABLB3, 24 devices), 24 devices
24-17:00:56  INFO: -----    LABLB3:   latch False False undef
24-17:00:56  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
24-17:00:56  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
24-17:00:56  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
24-17:00:56  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
24-17:00:56  INFO: c110, (LACHB0, 21 devices), 21 devices
24-17:00:56  INFO: -----    LACHB0:   latch False False undef
24-17:00:56  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
24-17:00:56  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
24-17:00:56  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
24-17:00:56  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
24-17:00:56  INFO: c110, (LACHB1, 21 devices), 21 devices
24-17:00:56  INFO: -----    LACHB1:   latch False False undef
24-17:00:56  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
24-17:00:56  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
24-17:00:56  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
24-17:00:56  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
24-17:00:57  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
24-17:00:57  INFO: c110, (LACHB2, 21 devices), 21 devices
24-17:00:57  INFO: -----    LACHB2:   latch False False undef
24-17:00:57  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
24-17:00:57  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
24-17:00:57  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
24-17:00:57  INFO: c110, (LACHB3, 25 devices), 25 devices
24-17:00:57  INFO: -----    LACHB3:   latch False False undef
24-17:00:57  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
24-17:00:57  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
24-17:00:57  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
24-17:00:57  INFO: c110, (LACLB0, 21 devices), 21 devices
24-17:00:57  INFO: -----    LACLB0:   latch False False undef
24-17:00:57  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
24-17:00:57  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
24-17:00:57  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
24-17:00:57  INFO: c110, (LACLB1, 21 devices), 21 devices
24-17:00:57  INFO: -----    LACLB1:   latch False False undef
24-17:00:57  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
24-17:00:57  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
24-17:00:57  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
24-17:00:57  INFO: c110, (LACLB2, 21 devices), 21 devices
24-17:00:57  INFO: -----    LACLB2:   latch False False undef
24-17:00:57  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
24-17:00:57  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
24-17:00:57  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
24-17:00:57  INFO: c110, (LACLB3, 23 devices), 23 devices
24-17:00:57  INFO: -----    LACLB3:   latch False False undef
24-17:00:57  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
24-17:00:57  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
24-17:00:58  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
24-17:00:58  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
24-17:00:58  INFO: c110, (LANHB0, 18 devices), 18 devices
24-17:00:58  INFO: -----    LANHB0:   latch False False undef
24-17:00:58  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
24-17:00:58  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
24-17:00:58  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
24-17:00:58  INFO: c110, (LANHB1, 18 devices), 18 devices
24-17:00:58  INFO: -----    LANHB1:   latch False False undef
24-17:00:58  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
24-17:00:58  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
24-17:00:58  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
24-17:00:58  INFO: c110, (LANHB2, 22 devices), 22 devices
24-17:00:58  INFO: -----    LANHB2:   latch False False undef
24-17:00:58  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
24-17:00:58  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
24-17:00:58  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
24-17:00:58  INFO: c110, (LANHB3, 26 devices), 26 devices
24-17:00:58  INFO: -----    LANHB3:   latch False False undef
24-17:00:58  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
24-17:00:58  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
24-17:00:58  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
24-17:00:58  INFO: c110, (LANLB0, 18 devices), 18 devices
24-17:00:58  INFO: -----    LANLB0:   latch False False undef
24-17:00:58  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
24-17:00:58  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
24-17:00:59  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
24-17:00:59  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
24-17:00:59  INFO: c110, (LANLB1, 18 devices), 18 devices
24-17:00:59  INFO: -----    LANLB1:   latch False False undef
24-17:00:59  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
24-17:00:59  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
24-17:00:59  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
24-17:00:59  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
24-17:00:59  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
24-17:00:59  INFO: c110, (LANLB2, 24 devices), 24 devices
24-17:00:59  INFO: -----    LANLB2:   latch False False undef
24-17:00:59  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
24-17:00:59  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
24-17:00:59  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
24-17:00:59  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
24-17:00:59  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
24-17:00:59  INFO: c110, (LANLB3, 26 devices), 26 devices
24-17:00:59  INFO: -----    LANLB3:   latch False False undef
24-17:00:59  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
24-17:00:59  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
24-17:00:59  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
24-17:00:59  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
24-17:00:59  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
24-17:00:59  INFO: c110, (LAPHB0, 23 devices), 23 devices
24-17:00:59  INFO: -----    LAPHB0:   latch False False undef
24-17:00:59  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
24-17:00:59  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
24-17:00:59  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
24-17:00:59  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
24-17:01:00  INFO: c110, (LAPHB1, 23 devices), 23 devices
24-17:01:00  INFO: -----    LAPHB1:   latch False False undef
24-17:01:00  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
24-17:01:00  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
24-17:01:00  INFO: c110, (LAPHB2, 25 devices), 25 devices
24-17:01:00  INFO: -----    LAPHB2:   latch False False undef
24-17:01:00  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
24-17:01:00  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
24-17:01:00  INFO: c110, (LAPHB3, 25 devices), 25 devices
24-17:01:00  INFO: -----    LAPHB3:   latch False False undef
24-17:01:00  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
24-17:01:00  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
24-17:01:00  INFO: c110, (LAPLB0, 23 devices), 23 devices
24-17:01:00  INFO: -----    LAPLB0:   latch False False undef
24-17:01:00  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
24-17:01:00  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
24-17:01:00  INFO: c110, (LAPLB1, 25 devices), 25 devices
24-17:01:00  INFO: -----    LAPLB1:   latch False False undef
24-17:01:00  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
24-17:01:00  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
24-17:01:00  INFO: c110, (LAPLB2, 25 devices), 25 devices
24-17:01:00  INFO: -----    LAPLB2:   latch False False undef
24-17:01:00  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
24-17:01:00  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
24-17:01:00  INFO: c110, (LAPLB3, 25 devices), 25 devices
24-17:01:00  INFO: -----    LAPLB3:   latch False False undef
24-17:01:00  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
24-17:01:00  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
24-17:01:00  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
24-17:01:00  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
24-17:01:00  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
24-17:01:00  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
24-17:01:33  INFO: ************Create Cell Apr: c110 Logger************
24-17:01:33  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:01:35  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:01:35  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:01:35  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:01:37  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:01:37 2025
24-17:01:37  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:01:37  INFO: -----    LABHB0:   latch False False undef
24-17:01:37  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:01:37  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:01:37  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:01:37  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:01:37  INFO: c110, (LABHB1, 24 devices), 24 devices
24-17:01:37  INFO: -----    LABHB1:   latch False False undef
24-17:01:37  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
24-17:01:37  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
24-17:01:37  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
24-17:01:37  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
24-17:01:37  INFO: c110, (LABHB2, 24 devices), 24 devices
24-17:01:37  INFO: -----    LABHB2:   latch False False undef
24-17:01:37  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
24-17:01:37  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
24-17:01:37  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
24-17:01:37  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
24-17:01:37  INFO: c110, (LABHB3, 24 devices), 24 devices
24-17:01:37  INFO: -----    LABHB3:   latch False False undef
24-17:01:37  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
24-17:01:37  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
24-17:01:37  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
24-17:01:37  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
24-17:01:37  INFO: c110, (LABLB0, 24 devices), 24 devices
24-17:01:37  INFO: -----    LABLB0:   latch False False undef
24-17:01:37  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
24-17:01:37  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
24-17:01:37  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
24-17:01:38  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
24-17:01:38  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
24-17:01:38  INFO: c110, (LABLB1, 24 devices), 24 devices
24-17:01:38  INFO: -----    LABLB1:   latch False False undef
24-17:01:38  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
24-17:01:38  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
24-17:01:38  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
24-17:01:38  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
24-17:01:38  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
24-17:01:38  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
24-17:01:38  INFO: c110, (LABLB2, 24 devices), 24 devices
24-17:01:38  INFO: -----    LABLB2:   latch False False undef
24-17:01:38  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
24-17:01:38  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
24-17:01:38  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
24-17:01:38  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
24-17:01:38  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
24-17:01:38  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
24-17:01:38  INFO: c110, (LABLB3, 24 devices), 24 devices
24-17:01:38  INFO: -----    LABLB3:   latch False False undef
24-17:01:38  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
24-17:01:38  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
24-17:01:38  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
24-17:01:38  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
24-17:01:38  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
24-17:01:38  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
24-17:01:38  INFO: c110, (LACHB0, 21 devices), 21 devices
24-17:01:38  INFO: -----    LACHB0:   latch False False undef
24-17:01:38  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
24-17:01:38  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
24-17:01:38  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
24-17:01:38  INFO: c110, (LACHB1, 21 devices), 21 devices
24-17:01:38  INFO: -----    LACHB1:   latch False False undef
24-17:01:38  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
24-17:01:38  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
24-17:01:38  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
24-17:01:38  INFO: c110, (LACHB2, 21 devices), 21 devices
24-17:01:38  INFO: -----    LACHB2:   latch False False undef
24-17:01:38  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
24-17:01:38  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
24-17:01:38  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
24-17:01:38  INFO: c110, (LACHB3, 25 devices), 25 devices
24-17:01:38  INFO: -----    LACHB3:   latch False False undef
24-17:01:38  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
24-17:01:38  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
24-17:01:39  INFO: c110, (LACLB0, 21 devices), 21 devices
24-17:01:39  INFO: -----    LACLB0:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
24-17:01:39  INFO: c110, (LACLB1, 21 devices), 21 devices
24-17:01:39  INFO: -----    LACLB1:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
24-17:01:39  INFO: c110, (LACLB2, 21 devices), 21 devices
24-17:01:39  INFO: -----    LACLB2:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
24-17:01:39  INFO: c110, (LACLB3, 23 devices), 23 devices
24-17:01:39  INFO: -----    LACLB3:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
24-17:01:39  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
24-17:01:39  INFO: c110, (LANHB0, 18 devices), 18 devices
24-17:01:39  INFO: -----    LANHB0:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
24-17:01:39  INFO: c110, (LANHB1, 18 devices), 18 devices
24-17:01:39  INFO: -----    LANHB1:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
24-17:01:39  INFO: c110, (LANHB2, 22 devices), 22 devices
24-17:01:39  INFO: -----    LANHB2:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
24-17:01:39  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
24-17:01:39  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
24-17:01:39  INFO: c110, (LANHB3, 26 devices), 26 devices
24-17:01:39  INFO: -----    LANHB3:   latch False False undef
24-17:01:39  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
24-17:01:39  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
24-17:01:40  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
24-17:01:40  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
24-17:01:40  INFO: c110, (LANLB0, 18 devices), 18 devices
24-17:01:40  INFO: -----    LANLB0:   latch False False undef
24-17:01:40  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
24-17:01:40  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
24-17:01:40  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
24-17:01:40  INFO: c110, (LANLB1, 18 devices), 18 devices
24-17:01:40  INFO: -----    LANLB1:   latch False False undef
24-17:01:40  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
24-17:01:40  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
24-17:01:40  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
24-17:01:40  INFO: c110, (LANLB2, 24 devices), 24 devices
24-17:01:40  INFO: -----    LANLB2:   latch False False undef
24-17:01:40  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
24-17:01:40  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
24-17:01:40  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
24-17:01:40  INFO: c110, (LANLB3, 26 devices), 26 devices
24-17:01:40  INFO: -----    LANLB3:   latch False False undef
24-17:01:40  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
24-17:01:40  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
24-17:01:41  INFO: c110, (LAPHB0, 23 devices), 23 devices
24-17:01:41  INFO: -----    LAPHB0:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
24-17:01:41  INFO: c110, (LAPHB1, 23 devices), 23 devices
24-17:01:41  INFO: -----    LAPHB1:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
24-17:01:41  INFO: c110, (LAPHB2, 25 devices), 25 devices
24-17:01:41  INFO: -----    LAPHB2:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
24-17:01:41  INFO: c110, (LAPHB3, 25 devices), 25 devices
24-17:01:41  INFO: -----    LAPHB3:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
24-17:01:41  INFO: c110, (LAPLB0, 23 devices), 23 devices
24-17:01:41  INFO: -----    LAPLB0:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
24-17:01:41  INFO: c110, (LAPLB1, 25 devices), 25 devices
24-17:01:41  INFO: -----    LAPLB1:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
24-17:01:41  INFO: c110, (LAPLB2, 25 devices), 25 devices
24-17:01:41  INFO: -----    LAPLB2:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
24-17:01:41  INFO: c110, (LAPLB3, 25 devices), 25 devices
24-17:01:41  INFO: -----    LAPLB3:   latch False False undef
24-17:01:41  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
24-17:01:41  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
24-17:01:41  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
24-17:01:41  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
24-17:01:41  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
24-17:01:41  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
24-17:34:43  INFO: ************Create Cell Apr: c110 Logger************
24-17:34:43  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:34:44  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:34:44  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:34:44  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:34:45  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:34:45 2025
24-17:34:45  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:34:45  INFO: -----    LABHB0:   latch False False undef
24-17:35:37  INFO: ************Create Cell Apr: c110 Logger************
24-17:35:37  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:35:38  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:35:38  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:35:38  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:35:39  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:35:39 2025
24-17:35:39  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:35:39  INFO: -----    LABHB0:   latch False False undef
24-17:35:39  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:35:39  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:35:39  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:35:39  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:35:39  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:35:39  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:36:24  INFO: ************Create Cell Apr: c110 Logger************
24-17:36:24  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:36:26  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:36:26  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:36:26  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:36:28  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:36:28 2025
24-17:36:28  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:36:28  INFO: -----    LABHB0:   latch False False undef
24-17:36:28  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:36:28  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:36:28  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:36:28  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:36:28  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:36:28  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:37:29  INFO: ************Create Cell Apr: c110 Logger************
24-17:37:29  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:37:30  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:37:30  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:37:30  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:37:31  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:37:31 2025
24-17:37:31  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:37:31  INFO: -----    LABHB0:   latch False False undef
24-17:37:31  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:37:31  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:37:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:37:31  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:37:31  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:37:31  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:47:41  INFO: ************Create Cell Apr: c110 Logger************
24-17:47:41  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:47:42  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:47:42  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:47:42  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:47:44  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:47:44 2025
24-17:47:44  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:47:44  INFO: -----    LABHB0:   latch False False undef
24-17:47:44  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:47:44  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:47:44  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:47:44  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:47:44  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:47:44  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:48:11  INFO: ************Create Cell Apr: c110 Logger************
24-17:48:11  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:48:11  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:48:11  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:48:11  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:48:12  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:48:12 2025
24-17:48:12  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:48:12  INFO: -----    LABHB0:   latch False False undef
24-17:48:12  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:48:12  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:48:12  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:48:12  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:48:12  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:48:12  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:48:12  INFO: c110, (LABHB1, 24 devices), 24 devices
24-17:48:12  INFO: -----    LABHB1:   latch False False undef
24-17:48:12  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
24-17:48:12  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
24-17:48:12  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
24-17:48:12  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
24-17:48:12  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
24-17:48:12  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
24-17:48:12  INFO: c110, (LABHB2, 24 devices), 24 devices
24-17:48:12  INFO: -----    LABHB2:   latch False False undef
24-17:48:12  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
24-17:48:12  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
24-17:48:12  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
24-17:48:12  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
24-17:48:13  INFO: c110, (LABHB3, 24 devices), 24 devices
24-17:48:13  INFO: -----    LABHB3:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
24-17:48:13  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
24-17:48:13  INFO: c110, (LABLB0, 24 devices), 24 devices
24-17:48:13  INFO: -----    LABLB0:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
24-17:48:13  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
24-17:48:13  INFO: c110, (LABLB1, 24 devices), 24 devices
24-17:48:13  INFO: -----    LABLB1:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
24-17:48:13  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
24-17:48:13  INFO: c110, (LABLB2, 24 devices), 24 devices
24-17:48:13  INFO: -----    LABLB2:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
24-17:48:13  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
24-17:48:13  INFO: c110, (LABLB3, 24 devices), 24 devices
24-17:48:13  INFO: -----    LABLB3:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
24-17:48:13  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
24-17:48:13  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
24-17:48:13  INFO: c110, (LACHB0, 21 devices), 21 devices
24-17:48:13  INFO: -----    LACHB0:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
24-17:48:13  INFO: c110, (LACHB1, 21 devices), 21 devices
24-17:48:13  INFO: -----    LACHB1:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
24-17:48:13  INFO: c110, (LACHB2, 21 devices), 21 devices
24-17:48:13  INFO: -----    LACHB2:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
24-17:48:13  INFO: c110, (LACHB3, 25 devices), 25 devices
24-17:48:13  INFO: -----    LACHB3:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
24-17:48:13  INFO: c110, (LACLB0, 21 devices), 21 devices
24-17:48:13  INFO: -----    LACLB0:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
24-17:48:13  INFO: c110, (LACLB1, 21 devices), 21 devices
24-17:48:13  INFO: -----    LACLB1:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
24-17:48:13  INFO: c110, (LACLB2, 21 devices), 21 devices
24-17:48:13  INFO: -----    LACLB2:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
24-17:48:13  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
24-17:48:13  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
24-17:48:13  INFO: c110, (LACLB3, 23 devices), 23 devices
24-17:48:13  INFO: -----    LACLB3:   latch False False undef
24-17:48:13  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
24-17:48:13  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
24-17:48:14  INFO: c110, (LANHB0, 18 devices), 18 devices
24-17:48:14  INFO: -----    LANHB0:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
24-17:48:14  INFO: c110, (LANHB1, 18 devices), 18 devices
24-17:48:14  INFO: -----    LANHB1:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
24-17:48:14  INFO: c110, (LANHB2, 22 devices), 22 devices
24-17:48:14  INFO: -----    LANHB2:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
24-17:48:14  INFO: c110, (LANHB3, 26 devices), 26 devices
24-17:48:14  INFO: -----    LANHB3:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
24-17:48:14  INFO: c110, (LANLB0, 18 devices), 18 devices
24-17:48:14  INFO: -----    LANLB0:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
24-17:48:14  INFO: c110, (LANLB1, 18 devices), 18 devices
24-17:48:14  INFO: -----    LANLB1:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
24-17:48:14  INFO: c110, (LANLB2, 24 devices), 24 devices
24-17:48:14  INFO: -----    LANLB2:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
24-17:48:14  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
24-17:48:14  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
24-17:48:14  INFO: c110, (LANLB3, 26 devices), 26 devices
24-17:48:14  INFO: -----    LANLB3:   latch False False undef
24-17:48:14  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
24-17:48:14  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
24-17:48:15  INFO: c110, (LAPHB0, 23 devices), 23 devices
24-17:48:15  INFO: -----    LAPHB0:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
24-17:48:15  INFO: c110, (LAPHB1, 23 devices), 23 devices
24-17:48:15  INFO: -----    LAPHB1:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
24-17:48:15  INFO: c110, (LAPHB2, 25 devices), 25 devices
24-17:48:15  INFO: -----    LAPHB2:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
24-17:48:15  INFO: c110, (LAPHB3, 25 devices), 25 devices
24-17:48:15  INFO: -----    LAPHB3:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
24-17:48:15  INFO: c110, (LAPLB0, 23 devices), 23 devices
24-17:48:15  INFO: -----    LAPLB0:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
24-17:48:15  INFO: c110, (LAPLB1, 25 devices), 25 devices
24-17:48:15  INFO: -----    LAPLB1:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
24-17:48:15  INFO: c110, (LAPLB2, 25 devices), 25 devices
24-17:48:15  INFO: -----    LAPLB2:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
24-17:48:15  INFO: c110, (LAPLB3, 25 devices), 25 devices
24-17:48:15  INFO: -----    LAPLB3:   latch False False undef
24-17:48:15  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
24-17:48:15  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
24-17:48:15  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
24-17:48:15  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
24-17:48:15  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
24-17:48:15  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
24-17:53:39  INFO: ************Create Cell Apr: c110 Logger************
24-17:53:39  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:53:41  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:53:41  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:53:41  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:53:43  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:53:43 2025
24-17:53:43  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:53:43  INFO: -----    LABHB0:   latch False False undef
24-17:53:43  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:53:43  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:53:43  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:53:43  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:53:43  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:53:43  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:54:13  INFO: ************Create Cell Apr: c110 Logger************
24-17:54:13  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-17:54:15  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-17:54:15  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-17:54:15  INFO: tech->Load tech files of tech:c110 sucessfully
24-17:54:17  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 17:54:17 2025
24-17:54:17  INFO: c110, (LABHB0, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABHB0:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-17:54:17  INFO: c110, (LABHB1, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABHB1:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
24-17:54:17  INFO: c110, (LABHB2, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABHB2:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
24-17:54:17  INFO: c110, (LABHB3, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABHB3:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
24-17:54:17  INFO: c110, (LABLB0, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABLB0:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
24-17:54:17  INFO: c110, (LABLB1, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABLB1:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
24-17:54:17  INFO: c110, (LABLB2, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABLB2:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
24-17:54:17  INFO: c110, (LABLB3, 24 devices), 24 devices
24-17:54:17  INFO: -----    LABLB3:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
24-17:54:17  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
24-17:54:17  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
24-17:54:17  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
24-17:54:17  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
24-17:54:17  INFO: c110, (LACHB0, 21 devices), 21 devices
24-17:54:17  INFO: -----    LACHB0:   latch False False undef
24-17:54:17  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
24-17:54:18  INFO: c110, (LACHB1, 21 devices), 21 devices
24-17:54:18  INFO: -----    LACHB1:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
24-17:54:18  INFO: c110, (LACHB2, 21 devices), 21 devices
24-17:54:18  INFO: -----    LACHB2:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
24-17:54:18  INFO: c110, (LACHB3, 25 devices), 25 devices
24-17:54:18  INFO: -----    LACHB3:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
24-17:54:18  INFO: c110, (LACLB0, 21 devices), 21 devices
24-17:54:18  INFO: -----    LACLB0:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
24-17:54:18  INFO: c110, (LACLB1, 21 devices), 21 devices
24-17:54:18  INFO: -----    LACLB1:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
24-17:54:18  INFO: c110, (LACLB2, 21 devices), 21 devices
24-17:54:18  INFO: -----    LACLB2:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
24-17:54:18  INFO: c110, (LACLB3, 23 devices), 23 devices
24-17:54:18  INFO: -----    LACLB3:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
24-17:54:18  INFO: c110, (LANHB0, 18 devices), 18 devices
24-17:54:18  INFO: -----    LANHB0:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
24-17:54:18  INFO: c110, (LANHB1, 18 devices), 18 devices
24-17:54:18  INFO: -----    LANHB1:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
24-17:54:18  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
24-17:54:18  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
24-17:54:18  INFO: c110, (LANHB2, 22 devices), 22 devices
24-17:54:18  INFO: -----    LANHB2:   latch False False undef
24-17:54:18  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
24-17:54:18  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
24-17:54:18  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
24-17:54:19  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
24-17:54:19  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
24-17:54:19  INFO: c110, (LANHB3, 26 devices), 26 devices
24-17:54:19  INFO: -----    LANHB3:   latch False False undef
24-17:54:19  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
24-17:54:19  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
24-17:54:19  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
24-17:54:19  INFO: c110, (LANLB0, 18 devices), 18 devices
24-17:54:19  INFO: -----    LANLB0:   latch False False undef
24-17:54:19  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
24-17:54:19  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
24-17:54:19  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
24-17:54:19  INFO: c110, (LANLB1, 18 devices), 18 devices
24-17:54:19  INFO: -----    LANLB1:   latch False False undef
24-17:54:19  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
24-17:54:19  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
24-17:54:19  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
24-17:54:19  INFO: c110, (LANLB2, 24 devices), 24 devices
24-17:54:19  INFO: -----    LANLB2:   latch False False undef
24-17:54:19  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
24-17:54:19  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
24-17:54:19  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
24-17:54:19  INFO: c110, (LANLB3, 26 devices), 26 devices
24-17:54:19  INFO: -----    LANLB3:   latch False False undef
24-17:54:19  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
24-17:54:19  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
24-17:54:20  INFO: c110, (LAPHB0, 23 devices), 23 devices
24-17:54:20  INFO: -----    LAPHB0:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
24-17:54:20  INFO: c110, (LAPHB1, 23 devices), 23 devices
24-17:54:20  INFO: -----    LAPHB1:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
24-17:54:20  INFO: c110, (LAPHB2, 25 devices), 25 devices
24-17:54:20  INFO: -----    LAPHB2:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
24-17:54:20  INFO: c110, (LAPHB3, 25 devices), 25 devices
24-17:54:20  INFO: -----    LAPHB3:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
24-17:54:20  INFO: c110, (LAPLB0, 23 devices), 23 devices
24-17:54:20  INFO: -----    LAPLB0:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
24-17:54:20  INFO: c110, (LAPLB1, 25 devices), 25 devices
24-17:54:20  INFO: -----    LAPLB1:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
24-17:54:20  INFO: c110, (LAPLB2, 25 devices), 25 devices
24-17:54:20  INFO: -----    LAPLB2:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
24-17:54:20  INFO: c110, (LAPLB3, 25 devices), 25 devices
24-17:54:20  INFO: -----    LAPLB3:   latch False False undef
24-17:54:20  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
24-17:54:20  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
24-17:54:20  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
24-17:54:20  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
24-17:54:20  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
24-17:54:20  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
24-18:09:21  INFO: ************Create Cell Apr: c110 Logger************
24-18:09:21  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-18:09:22  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-18:09:22  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-18:09:22  INFO: tech->Load tech files of tech:c110 sucessfully
24-18:09:23  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 18:09:23 2025
24-18:09:23  INFO: c110, (LABHB0, 24 devices), 24 devices
24-18:09:23  INFO: -----    LABHB0:   latch False False undef
24-18:09:23  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-18:09:23  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-18:09:23  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-18:09:23  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-18:09:23  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-18:09:23  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-18:10:00  INFO: ************Create Cell Apr: c110 Logger************
24-18:10:00  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-18:10:01  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-18:10:01  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-18:10:01  INFO: tech->Load tech files of tech:c110 sucessfully
24-18:10:02  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 18:10:02 2025
24-18:10:02  INFO: c110, (LABHB0, 24 devices), 24 devices
24-18:10:02  INFO: -----    LABHB0:   latch False False undef
24-18:10:02  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-18:10:02  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-18:10:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-18:10:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-18:10:02  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-18:10:02  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-18:14:59  INFO: ************Create Cell Apr: c110 Logger************
24-18:14:59  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-18:15:01  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-18:15:01  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-18:15:01  INFO: tech->Load tech files of tech:c110 sucessfully
24-18:15:02  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 18:15:02 2025
24-18:15:02  INFO: c110, (LABHB0, 24 devices), 24 devices
24-18:15:02  INFO: -----    LABHB0:   latch False False undef
24-18:15:02  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-18:15:02  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-18:15:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-18:15:02  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-18:15:02  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-18:15:02  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-18:15:39  INFO: ************Create Cell Apr: c110 Logger************
24-18:15:39  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-18:15:40  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-18:15:40  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-18:15:40  INFO: tech->Load tech files of tech:c110 sucessfully
24-18:15:41  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 18:15:41 2025
24-18:15:41  INFO: c110, (LABHB0, 24 devices), 24 devices
24-18:15:41  INFO: -----    LABHB0:   latch False False undef
24-18:15:41  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-18:15:41  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-18:15:41  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-18:15:41  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-18:15:41  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-18:15:41  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-18:15:50  INFO: ************Create Cell Apr: c110 Logger************
24-18:15:50  INFO: cfgs: {'input_file': 'demo/cell_apr/setting_c110.csv', 'tech_name': 'c110', 'netlist': './demo/cell_apr/netlist/c110.cdl', 'output_dir': './demo/cell_apr/outputs/c110', 'model_file': './demo/cell_apr/settings/c110/model.cdl', 'mapping_file': './demo/cell_apr/settings/c110/layer_mapping.txt', 'rule_file': './demo/cell_apr/settings/c110/design_rule.csv', 'layer_align': './demo/cell_apr/settings/c110/layer_align.csv', 'pins_align': './demo/cell_apr/settings/c110/pin_align.csv', 'gen_cells': ['ff', 'scanff', 'latch', 'clockgate'], 'cost_funcs': 'none', 'gate_length': [130], 'cell_height': 2196, 'v_pin_grid': 366, 'h_pin_grid': 370, 'power_rail_width': 260, 'cell_offset_x': 50, 'np_ext_border': 100, 'nw_ext_np': 100, 'metal_layers': 2}
24-18:15:51  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
24-18:15:51  INFO: tech->rules: [GT_L : 130 nm, GT_W : 130 nm, GT_S : 145 nm, GT_S_LAA_GT : 70 nm, GT_S_LGT_AA : 105 nm, GT_X_AA : 160 nm, AA_X_GT : 205 nm, AA_S : 200 nm, SP_X_AA : 160 nm, SN_X_AA : 160 nm, CT_W : 140 nm, CT_S : 165 nm, CT_S_AA : 125 nm, CT_S_GT : 95 nm, CT_E_AA : 60 nm, CT_E_GT : 60 nm, CT_E_M1 : 0 nm, CT_E_M1_END : 45 nm, M1_W : 140 nm, M1_S : 165 nm, V1_W : 170 nm, V1_S : 195 nm, M2_W : 180 nm, M2_S : 185 nm]
24-18:15:51  INFO: tech->Load tech files of tech:c110 sucessfully
24-18:15:52  INFO: ascell-> Begin processing techc110 @ Mon Mar 24 18:15:52 2025
24-18:15:52  INFO: c110, (LABHB0, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABHB0:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB0: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB0: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB0: out_QN
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB0: out_Q
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB0: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB0: cross1
24-18:15:52  INFO: c110, (LABHB1, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABHB1:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB1: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB1: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB1: out_QN
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB1: out_Q
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB1: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB1: cross1
24-18:15:52  INFO: c110, (LABHB2, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABHB2:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB2: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB2: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB2: out_QN
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB2: out_Q
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB2: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB2: cross1
24-18:15:52  INFO: c110, (LABHB3, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABHB3:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABHB3: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABHB3: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB3: out_QN
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABHB3: out_Q
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABHB3: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABHB3: cross1
24-18:15:52  INFO: c110, (LABLB0, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABLB0:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABLB0: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABLB0: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB0: out_Q
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB0: out_QN
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB0: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB0: cross1
24-18:15:52  INFO: c110, (LABLB1, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABLB1:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABLB1: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABLB1: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB1: out_Q
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB1: out_QN
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB1: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB1: cross1
24-18:15:52  INFO: c110, (LABLB2, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABLB2:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABLB2: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABLB2: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB2: out_QN
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB2: out_Q
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB2: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB2: cross1
24-18:15:52  INFO: c110, (LABLB3, 24 devices), 24 devices
24-18:15:52  INFO: -----    LABLB3:   latch False False undef
24-18:15:52  INFO: 1. clock pattern: pattern: CLK1 in LABLB3: clk
24-18:15:52  INFO: 2. inputs inv pattern: pattern: INV in LABLB3: ininv_SN_0
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB3: out_Q
24-18:15:52  INFO: 3. output pattern: pattern: INV in LABLB3: out_QN
24-18:15:52  INFO: 5.1 cross1 pattern: pattern: FRSCROSS_1_2 in LABLB3: cross1
24-18:15:52  INFO: 5.2  back track 1 pattern: pattern: INV in LABLB3: cross1
24-18:15:52  INFO: c110, (LACHB0, 21 devices), 21 devices
24-18:15:52  INFO: -----    LACHB0:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB0: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB0: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB0: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB0: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB0: cross1
24-18:15:53  INFO: c110, (LACHB1, 21 devices), 21 devices
24-18:15:53  INFO: -----    LACHB1:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB1: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB1: out_Q
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB1: out_QN
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB1: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB1: cross1
24-18:15:53  INFO: c110, (LACHB2, 21 devices), 21 devices
24-18:15:53  INFO: -----    LACHB2:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB2: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB2: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB2: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB2: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB2: cross1
24-18:15:53  INFO: c110, (LACHB3, 25 devices), 25 devices
24-18:15:53  INFO: -----    LACHB3:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACHB3: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB3: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACHB3: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACHB3: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACHB3: cross1
24-18:15:53  INFO: c110, (LACLB0, 21 devices), 21 devices
24-18:15:53  INFO: -----    LACLB0:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB0: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB0: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB0: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB0: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB0: cross1
24-18:15:53  INFO: c110, (LACLB1, 21 devices), 21 devices
24-18:15:53  INFO: -----    LACLB1:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB1: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB1: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB1: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB1: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB1: cross1
24-18:15:53  INFO: c110, (LACLB2, 21 devices), 21 devices
24-18:15:53  INFO: -----    LACLB2:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB2: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB2: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB2: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB2: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB2: cross1
24-18:15:53  INFO: c110, (LACLB3, 23 devices), 23 devices
24-18:15:53  INFO: -----    LACLB3:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LACLB3: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB3: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LACLB3: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FRCROSS_1_3 in LACLB3: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LACLB3: cross1
24-18:15:53  INFO: c110, (LANHB0, 18 devices), 18 devices
24-18:15:53  INFO: -----    LANHB0:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB0: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB0: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB0: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB0: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB0: cross1
24-18:15:53  INFO: c110, (LANHB1, 18 devices), 18 devices
24-18:15:53  INFO: -----    LANHB1:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB1: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB1: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB1: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANHB1: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB1: cross1
24-18:15:53  INFO: c110, (LANHB2, 22 devices), 22 devices
24-18:15:53  INFO: -----    LANHB2:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB2: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB2: out_QN
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB2: out_Q
24-18:15:53  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB2: cross1
24-18:15:53  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB2: cross1
24-18:15:53  INFO: c110, (LANHB3, 26 devices), 26 devices
24-18:15:53  INFO: -----    LANHB3:   latch False False undef
24-18:15:53  INFO: 1. clock pattern: pattern: CLK1 in LANHB3: clk
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB3: out_Q
24-18:15:53  INFO: 3. output pattern: pattern: INV in LANHB3: out_QN
24-18:15:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANHB3: cross1
24-18:15:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANHB3: cross1
24-18:15:54  INFO: c110, (LANLB0, 18 devices), 18 devices
24-18:15:54  INFO: -----    LANLB0:   latch False False undef
24-18:15:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB0: clk
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB0: out_QN
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB0: out_Q
24-18:15:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB0: cross1
24-18:15:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB0: cross1
24-18:15:54  INFO: c110, (LANLB1, 18 devices), 18 devices
24-18:15:54  INFO: -----    LANLB1:   latch False False undef
24-18:15:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB1: clk
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB1: out_Q
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB1: out_QN
24-18:15:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in LANLB1: cross1
24-18:15:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB1: cross1
24-18:15:54  INFO: c110, (LANLB2, 24 devices), 24 devices
24-18:15:54  INFO: -----    LANLB2:   latch False False undef
24-18:15:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB2: clk
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB2: out_QN
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB2: out_Q
24-18:15:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB2: cross1
24-18:15:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB2: cross1
24-18:15:54  INFO: c110, (LANLB3, 26 devices), 26 devices
24-18:15:54  INFO: -----    LANLB3:   latch False False undef
24-18:15:54  INFO: 1. clock pattern: pattern: CLK1 in LANLB3: clk
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB3: out_QN
24-18:15:54  INFO: 3. output pattern: pattern: INV in LANLB3: out_Q
24-18:15:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4_2 in LANLB3: cross1
24-18:15:54  INFO: 5.2  back track 1 pattern: pattern: INV in LANLB3: cross1
24-18:15:54  INFO: c110, (LAPHB0, 23 devices), 23 devices
24-18:15:54  INFO: -----    LAPHB0:   latch False False undef
24-18:15:54  INFO: 1. clock pattern: pattern: CLK1 in LAPHB0: clk
24-18:15:54  INFO: 2. inputs inv pattern: pattern: INV in LAPHB0: ininv_SN_0
24-18:15:54  INFO: 3. output pattern: pattern: INV in LAPHB0: out_Q
24-18:15:54  INFO: 3. output pattern: pattern: INV in LAPHB0: out_QN
24-18:15:54  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB0: cross1
24-18:15:54  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB0: cross1
24-18:15:54  INFO: c110, (LAPHB1, 23 devices), 23 devices
24-18:15:54  INFO: -----    LAPHB1:   latch False False undef
24-18:15:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB1: clk
24-18:15:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB1: ininv_SN_0
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPHB1: out_Q
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPHB1: out_QN
24-18:15:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPHB1: cross1
24-18:15:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB1: cross1
24-18:15:55  INFO: c110, (LAPHB2, 25 devices), 25 devices
24-18:15:55  INFO: -----    LAPHB2:   latch False False undef
24-18:15:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB2: clk
24-18:15:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB2: ininv_SN_0
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPHB2: out_QN
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPHB2: out_Q
24-18:15:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB2: cross1
24-18:15:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB2: cross1
24-18:15:55  INFO: c110, (LAPHB3, 25 devices), 25 devices
24-18:15:55  INFO: -----    LAPHB3:   latch False False undef
24-18:15:55  INFO: 1. clock pattern: pattern: CLK1 in LAPHB3: clk
24-18:15:55  INFO: 2. inputs inv pattern: pattern: INV in LAPHB3: ininv_SN_0
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPHB3: out_QN
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPHB3: out_Q
24-18:15:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPHB3: cross1
24-18:15:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPHB3: cross1
24-18:15:55  INFO: c110, (LAPLB0, 23 devices), 23 devices
24-18:15:55  INFO: -----    LAPLB0:   latch False False undef
24-18:15:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB0: clk
24-18:15:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB0: ininv_SN_0
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB0: out_QN
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB0: out_Q
24-18:15:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3 in LAPLB0: cross1
24-18:15:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB0: cross1
24-18:15:55  INFO: c110, (LAPLB1, 25 devices), 25 devices
24-18:15:55  INFO: -----    LAPLB1:   latch False False undef
24-18:15:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB1: clk
24-18:15:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB1: ininv_SN_0
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB1: out_QN
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB1: out_Q
24-18:15:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB1: cross1
24-18:15:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB1: cross1
24-18:15:55  INFO: c110, (LAPLB2, 25 devices), 25 devices
24-18:15:55  INFO: -----    LAPLB2:   latch False False undef
24-18:15:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB2: clk
24-18:15:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB2: ininv_SN_0
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB2: out_QN
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB2: out_Q
24-18:15:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB2: cross1
24-18:15:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB2: cross1
24-18:15:55  INFO: c110, (LAPLB3, 25 devices), 25 devices
24-18:15:55  INFO: -----    LAPLB3:   latch False False undef
24-18:15:55  INFO: 1. clock pattern: pattern: CLK1 in LAPLB3: clk
24-18:15:55  INFO: 2. inputs inv pattern: pattern: INV in LAPLB3: ininv_SN_0
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB3: out_Q
24-18:15:55  INFO: 3. output pattern: pattern: INV in LAPLB3: out_QN
24-18:15:55  INFO: 5.1 cross1 pattern: pattern: FSCROSS_1_3_2 in LAPLB3: cross1
24-18:15:55  INFO: 5.2  back track 1 pattern: pattern: INV in LAPLB3: cross1
24-18:15:55  INFO: Write GDS: ./demo/cell_apr/outputs/c110\top.gds
