
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010710  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013f0  080108a0  080108a0  000118a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011c90  08011c90  000131f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011c90  08011c90  00012c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011c98  08011c98  000131f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011c98  08011c98  00012c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011c9c  08011c9c  00012c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  08011ca0  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000131f0  2**0
                  CONTENTS
 10 .bss          000052dc  200001f0  200001f0  000131f0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200054cc  200054cc  000131f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000131f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020c42  00000000  00000000  00013220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004d52  00000000  00000000  00033e62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001cb0  00000000  00000000  00038bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001651  00000000  00000000  0003a868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026958  00000000  00000000  0003beb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021a11  00000000  00000000  00062811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e238e  00000000  00000000  00084222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001665b0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008af8  00000000  00000000  001665f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000ad  00000000  00000000  0016f0ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010888 	.word	0x08010888

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	08010888 	.word	0x08010888

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <_ICM20948_SelectUserBank>:
 * @param hi2c I2C handle
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param userBankNum User bank number (0-3)
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, int userBankNum) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b08a      	sub	sp, #40	@ 0x28
 8000ed8:	af04      	add	r7, sp, #16
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	460b      	mov	r3, r1
 8000ede:	607a      	str	r2, [r7, #4]
 8000ee0:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status = HAL_OK;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	75fb      	strb	r3, [r7, #23]
    uint8_t writeData = userBankNum << 4; // Shift to bits 4-7
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	011b      	lsls	r3, r3, #4
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	757b      	strb	r3, [r7, #21]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 8000ef0:	7afb      	ldrb	r3, [r7, #11]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d101      	bne.n	8000efa <_ICM20948_SelectUserBank+0x26>
 8000ef6:	2368      	movs	r3, #104	@ 0x68
 8000ef8:	e000      	b.n	8000efc <_ICM20948_SelectUserBank+0x28>
 8000efa:	2369      	movs	r3, #105	@ 0x69
 8000efc:	75bb      	strb	r3, [r7, #22]

    status = HAL_I2C_Mem_Write(
 8000efe:	7dbb      	ldrb	r3, [r7, #22]
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	b299      	uxth	r1, r3
 8000f06:	230a      	movs	r3, #10
 8000f08:	9302      	str	r3, [sp, #8]
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	9301      	str	r3, [sp, #4]
 8000f0e:	f107 0315 	add.w	r3, r7, #21
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	2301      	movs	r3, #1
 8000f16:	227f      	movs	r2, #127	@ 0x7f
 8000f18:	68f8      	ldr	r0, [r7, #12]
 8000f1a:	f004 fdd7 	bl	8005acc <HAL_I2C_Mem_Write>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	75fb      	strb	r3, [r7, #23]
        I2C_MEMADD_SIZE_8BIT,
        &writeData,
        I2C_MEMADD_SIZE_8BIT,
        10);

    return status;
 8000f22:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3718      	adds	r7, #24
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <_ICM20948_WriteByte>:
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param registerAddress Register address to write to
 * @param writeData Data to write
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t registerAddress, uint8_t writeData) {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b088      	sub	sp, #32
 8000f30:	af04      	add	r7, sp, #16
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	4608      	mov	r0, r1
 8000f36:	4611      	mov	r1, r2
 8000f38:	461a      	mov	r2, r3
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	70fb      	strb	r3, [r7, #3]
 8000f3e:	460b      	mov	r3, r1
 8000f40:	70bb      	strb	r3, [r7, #2]
 8000f42:	4613      	mov	r3, r2
 8000f44:	707b      	strb	r3, [r7, #1]
    HAL_StatusTypeDef status = HAL_OK;
 8000f46:	2300      	movs	r3, #0
 8000f48:	73fb      	strb	r3, [r7, #15]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 8000f4a:	78fb      	ldrb	r3, [r7, #3]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d101      	bne.n	8000f54 <_ICM20948_WriteByte+0x28>
 8000f50:	2368      	movs	r3, #104	@ 0x68
 8000f52:	e000      	b.n	8000f56 <_ICM20948_WriteByte+0x2a>
 8000f54:	2369      	movs	r3, #105	@ 0x69
 8000f56:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Write(
 8000f58:	7bbb      	ldrb	r3, [r7, #14]
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	b299      	uxth	r1, r3
 8000f60:	78bb      	ldrb	r3, [r7, #2]
 8000f62:	b29a      	uxth	r2, r3
 8000f64:	230a      	movs	r3, #10
 8000f66:	9302      	str	r3, [sp, #8]
 8000f68:	2301      	movs	r3, #1
 8000f6a:	9301      	str	r3, [sp, #4]
 8000f6c:	1c7b      	adds	r3, r7, #1
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	2301      	movs	r3, #1
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f004 fdaa 	bl	8005acc <HAL_I2C_Mem_Write>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	73fb      	strb	r3, [r7, #15]
        I2C_MEMADD_SIZE_8BIT,
        &writeData,
        I2C_MEMADD_SIZE_8BIT,
        10);

    return status;
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <_ICM20948_BurstRead>:
 * @param startAddress Starting register address
 * @param amountOfRegistersToRead Number of registers to read
 * @param readData Buffer to store read data
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_BurstRead(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t startAddress, uint16_t amountOfRegistersToRead, uint8_t *readData) {
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b088      	sub	sp, #32
 8000f8a:	af04      	add	r7, sp, #16
 8000f8c:	6078      	str	r0, [r7, #4]
 8000f8e:	4608      	mov	r0, r1
 8000f90:	4611      	mov	r1, r2
 8000f92:	461a      	mov	r2, r3
 8000f94:	4603      	mov	r3, r0
 8000f96:	70fb      	strb	r3, [r7, #3]
 8000f98:	460b      	mov	r3, r1
 8000f9a:	70bb      	strb	r3, [r7, #2]
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	803b      	strh	r3, [r7, #0]
    HAL_StatusTypeDef status = HAL_OK;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	73fb      	strb	r3, [r7, #15]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 8000fa4:	78fb      	ldrb	r3, [r7, #3]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d101      	bne.n	8000fae <_ICM20948_BurstRead+0x28>
 8000faa:	2368      	movs	r3, #104	@ 0x68
 8000fac:	e000      	b.n	8000fb0 <_ICM20948_BurstRead+0x2a>
 8000fae:	2369      	movs	r3, #105	@ 0x69
 8000fb0:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Read(
 8000fb2:	7bbb      	ldrb	r3, [r7, #14]
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	b299      	uxth	r1, r3
 8000fba:	78bb      	ldrb	r3, [r7, #2]
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	230a      	movs	r3, #10
 8000fc0:	9302      	str	r3, [sp, #8]
 8000fc2:	883b      	ldrh	r3, [r7, #0]
 8000fc4:	9301      	str	r3, [sp, #4]
 8000fc6:	69bb      	ldr	r3, [r7, #24]
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	2301      	movs	r3, #1
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f004 fe77 	bl	8005cc0 <HAL_I2C_Mem_Read>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	73fb      	strb	r3, [r7, #15]
        I2C_MEMADD_SIZE_8BIT,
        readData,
        amountOfRegistersToRead,
        10);

    return status;
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3710      	adds	r7, #16
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <ICM20948_isI2cAddress1>:
/**
 * @brief Check if ICM20948 is available at I2C address 1 (0x68)
 * @param hi2c I2C handle
 * @retval 1 if device found, 0 if not found
 */
uint8_t ICM20948_isI2cAddress1(I2C_HandleTypeDef *hi2c) {
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef addressStatus = HAL_I2C_IsDeviceReady(hi2c, ICM20948__I2C_SLAVE_ADDRESS_1 << 1, 2, 10);
 8000fe8:	230a      	movs	r3, #10
 8000fea:	2202      	movs	r2, #2
 8000fec:	21d0      	movs	r1, #208	@ 0xd0
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f005 f898 	bl	8006124 <HAL_I2C_IsDeviceReady>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	73fb      	strb	r3, [r7, #15]
    return (addressStatus == HAL_OK) ? 1 : 0;
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	bf0c      	ite	eq
 8000ffe:	2301      	moveq	r3, #1
 8001000:	2300      	movne	r3, #0
 8001002:	b2db      	uxtb	r3, r3
}
 8001004:	4618      	mov	r0, r3
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <ICM20948_isI2cAddress2>:
/**
 * @brief Check if ICM20948 is available at I2C address 2 (0x69)
 * @param hi2c I2C handle
 * @retval 1 if device found, 0 if not found
 */
uint8_t ICM20948_isI2cAddress2(I2C_HandleTypeDef *hi2c) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef addressStatus = HAL_I2C_IsDeviceReady(hi2c, ICM20948__I2C_SLAVE_ADDRESS_2 << 1, 2, 10);
 8001014:	230a      	movs	r3, #10
 8001016:	2202      	movs	r2, #2
 8001018:	21d2      	movs	r1, #210	@ 0xd2
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f005 f882 	bl	8006124 <HAL_I2C_IsDeviceReady>
 8001020:	4603      	mov	r3, r0
 8001022:	73fb      	strb	r3, [r7, #15]
    return (addressStatus == HAL_OK) ? 1 : 0;
 8001024:	7bfb      	ldrb	r3, [r7, #15]
 8001026:	2b00      	cmp	r3, #0
 8001028:	bf0c      	ite	eq
 800102a:	2301      	moveq	r3, #1
 800102c:	2300      	movne	r3, #0
 800102e:	b2db      	uxtb	r3, r3
}
 8001030:	4618      	mov	r0, r3
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <ICM20948_init>:
 * @param hi2c I2C handle
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param selectGyroSensitivity Gyroscope sensitivity setting
 * @retval None
 */
void ICM20948_init(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t selectGyroSensitivity) {
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	460b      	mov	r3, r1
 8001042:	70fb      	strb	r3, [r7, #3]
 8001044:	4613      	mov	r3, r2
 8001046:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status = HAL_OK;
 8001048:	2300      	movs	r3, #0
 800104a:	73fb      	strb	r3, [r7, #15]

    // Select User Bank 0
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800104c:	78fb      	ldrb	r3, [r7, #3]
 800104e:	2200      	movs	r2, #0
 8001050:	4619      	mov	r1, r3
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f7ff ff3e 	bl	8000ed4 <_ICM20948_SelectUserBank>
 8001058:	4603      	mov	r3, r0
 800105a:	73fb      	strb	r3, [r7, #15]

    // Reset the device
    status = _ICM20948_WriteByte(
 800105c:	78f9      	ldrb	r1, [r7, #3]
 800105e:	2380      	movs	r3, #128	@ 0x80
 8001060:	2206      	movs	r2, #6
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f7ff ff62 	bl	8000f2c <_ICM20948_WriteByte>
 8001068:	4603      	mov	r3, r0
 800106a:	73fb      	strb	r3, [r7, #15]
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
        ICM20948_RESET);

    HAL_Delay(200); // Wait for reset to complete
 800106c:	20c8      	movs	r0, #200	@ 0xc8
 800106e:	f004 f853 	bl	8005118 <HAL_Delay>

    // Set clock source to auto-select
    status = _ICM20948_WriteByte(
 8001072:	78f9      	ldrb	r1, [r7, #3]
 8001074:	2301      	movs	r3, #1
 8001076:	2206      	movs	r2, #6
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff ff57 	bl	8000f2c <_ICM20948_WriteByte>
 800107e:	4603      	mov	r3, r0
 8001080:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
        ICM20948_AUTO_SELECT_CLOCK);

    // Configure power management 2 (enable gyro and accel)
    status = _ICM20948_WriteByte(
 8001082:	78f9      	ldrb	r1, [r7, #3]
 8001084:	2300      	movs	r3, #0
 8001086:	2207      	movs	r2, #7
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff ff4f 	bl	8000f2c <_ICM20948_WriteByte>
 800108e:	4603      	mov	r3, r0
 8001090:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
        0x00); // Enable all sensors

    // Select User Bank 2 for gyro configuration
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 8001092:	78fb      	ldrb	r3, [r7, #3]
 8001094:	2202      	movs	r2, #2
 8001096:	4619      	mov	r1, r3
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f7ff ff1b 	bl	8000ed4 <_ICM20948_SelectUserBank>
 800109e:	4603      	mov	r3, r0
 80010a0:	73fb      	strb	r3, [r7, #15]

    // Configure gyroscope
    // Note: selectGyroSensitivity constants are already pre-shifted to bits [2:1].
    // Do NOT shift again here.
    status = _ICM20948_WriteByte(
 80010a2:	78bb      	ldrb	r3, [r7, #2]
 80010a4:	f043 0318 	orr.w	r3, r3, #24
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	78f9      	ldrb	r1, [r7, #3]
 80010ac:	2201      	movs	r2, #1
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f7ff ff3c 	bl	8000f2c <_ICM20948_WriteByte>
 80010b4:	4603      	mov	r3, r0
 80010b6:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
        (3 << GYRO_DLPFCFG_BIT) | (selectGyroSensitivity) | (EN_GRYO_DLPF << GYRO_FCHOICE_BIT));

    // Configure accelerometer (enable and set sensitivity)
    status = _ICM20948_WriteByte(
 80010b8:	78f9      	ldrb	r1, [r7, #3]
 80010ba:	2319      	movs	r3, #25
 80010bc:	2214      	movs	r2, #20
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff ff34 	bl	8000f2c <_ICM20948_WriteByte>
 80010c4:	4603      	mov	r3, r0
 80010c6:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER,
        3 << BIT_3 | ACCEL_FULL_SCALE_2G << BIT_1 | 0x01 << BIT_0);

    // Set sample rate divider
    status = _ICM20948_WriteByte(
 80010c8:	78f9      	ldrb	r1, [r7, #3]
 80010ca:	2304      	movs	r3, #4
 80010cc:	2200      	movs	r2, #0
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f7ff ff2c 	bl	8000f2c <_ICM20948_WriteByte>
 80010d4:	4603      	mov	r3, r0
 80010d6:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__GYRO_SMPLRT_DIV__REGISTER,
        0x04); // Sample rate = 1.125 kHz / (1 + 4) = 225 Hz

    // Return to User Bank 0
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 80010d8:	78fb      	ldrb	r3, [r7, #3]
 80010da:	2200      	movs	r2, #0
 80010dc:	4619      	mov	r1, r3
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff fef8 	bl	8000ed4 <_ICM20948_SelectUserBank>
 80010e4:	4603      	mov	r3, r0
 80010e6:	73fb      	strb	r3, [r7, #15]

    // Disable internal I2C master to allow direct bypass access to AK09916
    status = _ICM20948_WriteByte(
 80010e8:	78f9      	ldrb	r1, [r7, #3]
 80010ea:	2300      	movs	r3, #0
 80010ec:	2203      	movs	r2, #3
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff ff1c 	bl	8000f2c <_ICM20948_WriteByte>
 80010f4:	4603      	mov	r3, r0
 80010f6:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__USER_CTRL__REGISTER,
        0x00);

    // Configure interrupt pin
    status = _ICM20948_WriteByte(
 80010f8:	78f9      	ldrb	r1, [r7, #3]
 80010fa:	2302      	movs	r3, #2
 80010fc:	220f      	movs	r2, #15
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff ff14 	bl	8000f2c <_ICM20948_WriteByte>
 8001104:	4603      	mov	r3, r0
 8001106:	73fb      	strb	r3, [r7, #15]
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
        0x02);
}
 8001108:	bf00      	nop
 800110a:	3710      	adds	r7, #16
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <ICM20948_readGyroscope_Z>:
 */
 void ICM20948_readGyroscope_Z(I2C_HandleTypeDef * hi2c,
    uint8_t const selectI2cAddress,
    uint8_t const selectGyroSensitivity,
    int16_t *gyroZ)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af02      	add	r7, sp, #8
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	607b      	str	r3, [r7, #4]
 800111a:	460b      	mov	r3, r1
 800111c:	72fb      	strb	r3, [r7, #11]
 800111e:	4613      	mov	r3, r2
 8001120:	72bb      	strb	r3, [r7, #10]
// Read 2 bytes starting from GYRO_ZOUT_H
_ICM20948_BurstRead(hi2c, selectI2cAddress,
 8001122:	7af9      	ldrb	r1, [r7, #11]
 8001124:	4b0b      	ldr	r3, [pc, #44]	@ (8001154 <ICM20948_readGyroscope_Z+0x44>)
 8001126:	9300      	str	r3, [sp, #0]
 8001128:	2302      	movs	r3, #2
 800112a:	2237      	movs	r2, #55	@ 0x37
 800112c:	68f8      	ldr	r0, [r7, #12]
 800112e:	f7ff ff2a 	bl	8000f86 <_ICM20948_BurstRead>
ICM20948__USER_BANK_0__GYRO_ZOUT_H__REGISTER,
2, readGyroDataZ);

// Return RAW counts (signed 16-bit). Scale in float at the IMU layer.
*gyroZ = (int16_t)((readGyroDataZ[0] << 8) | readGyroDataZ[1]);
 8001132:	4b08      	ldr	r3, [pc, #32]	@ (8001154 <ICM20948_readGyroscope_Z+0x44>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	b21b      	sxth	r3, r3
 8001138:	021b      	lsls	r3, r3, #8
 800113a:	b21a      	sxth	r2, r3
 800113c:	4b05      	ldr	r3, [pc, #20]	@ (8001154 <ICM20948_readGyroscope_Z+0x44>)
 800113e:	785b      	ldrb	r3, [r3, #1]
 8001140:	b21b      	sxth	r3, r3
 8001142:	4313      	orrs	r3, r2
 8001144:	b21a      	sxth	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	801a      	strh	r2, [r3, #0]
}
 800114a:	bf00      	nop
 800114c:	3710      	adds	r7, #16
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	2000020c 	.word	0x2000020c

08001158 <icm_enable_bypass_>:
#define AK09916_MODE_POWER_DOWN   0x00
#define AK09916_MODE_SINGLE       0x01
#define AK09916_CONT_MODE_2       0x08  /* Continuous measurement mode 2 (100 Hz) */

// Helper: enable pass-through (BYPASS) so MCU can talk directly to AK09916.
static int icm_enable_bypass_(I2C_HandleTypeDef *hi2c, uint8_t sel){
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	460b      	mov	r3, r1
 8001162:	70fb      	strb	r3, [r7, #3]
    // Select bank 0
    if (_ICM20948_SelectUserBank(hi2c, sel, USER_BANK_0) != HAL_OK) return -1;
 8001164:	78fb      	ldrb	r3, [r7, #3]
 8001166:	2200      	movs	r2, #0
 8001168:	4619      	mov	r1, r3
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f7ff feb2 	bl	8000ed4 <_ICM20948_SelectUserBank>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d002      	beq.n	800117c <icm_enable_bypass_+0x24>
 8001176:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800117a:	e01d      	b.n	80011b8 <icm_enable_bypass_+0x60>
    // Ensure internal I2C master is disabled so host can talk directly to AK09916
    if (_ICM20948_WriteByte(hi2c, sel, ICM20948__USER_BANK_0__USER_CTRL__REGISTER, 0x00) != HAL_OK) return -1;
 800117c:	78f9      	ldrb	r1, [r7, #3]
 800117e:	2300      	movs	r3, #0
 8001180:	2203      	movs	r2, #3
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f7ff fed2 	bl	8000f2c <_ICM20948_WriteByte>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d002      	beq.n	8001194 <icm_enable_bypass_+0x3c>
 800118e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001192:	e011      	b.n	80011b8 <icm_enable_bypass_+0x60>
    HAL_Delay(1);
 8001194:	2001      	movs	r0, #1
 8001196:	f003 ffbf 	bl	8005118 <HAL_Delay>
    // INT_PIN_CFG: set BYPASS_EN bit (bit 1)
    uint8_t cfg = 0x02; // BYPASS_EN=1, others default
 800119a:	2302      	movs	r3, #2
 800119c:	73fb      	strb	r3, [r7, #15]
    if (_ICM20948_WriteByte(hi2c, sel, ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER, cfg) != HAL_OK) return -1;
 800119e:	7bfb      	ldrb	r3, [r7, #15]
 80011a0:	78f9      	ldrb	r1, [r7, #3]
 80011a2:	220f      	movs	r2, #15
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f7ff fec1 	bl	8000f2c <_ICM20948_WriteByte>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d002      	beq.n	80011b6 <icm_enable_bypass_+0x5e>
 80011b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011b4:	e000      	b.n	80011b8 <icm_enable_bypass_+0x60>
    return 0;
 80011b6:	2300      	movs	r3, #0
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <ICM20948_mag_enable>:

int ICM20948_mag_enable(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress){
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b088      	sub	sp, #32
 80011c4:	af04      	add	r7, sp, #16
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	460b      	mov	r3, r1
 80011ca:	70fb      	strb	r3, [r7, #3]
    if (mag_enabled) return 0;
 80011cc:	4b34      	ldr	r3, [pc, #208]	@ (80012a0 <ICM20948_mag_enable+0xe0>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <ICM20948_mag_enable+0x18>
 80011d4:	2300      	movs	r3, #0
 80011d6:	e05f      	b.n	8001298 <ICM20948_mag_enable+0xd8>
    if (icm_enable_bypass_(hi2c, selectI2cAddress) != 0) return -1;
 80011d8:	78fb      	ldrb	r3, [r7, #3]
 80011da:	4619      	mov	r1, r3
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f7ff ffbb 	bl	8001158 <icm_enable_bypass_>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d002      	beq.n	80011ee <ICM20948_mag_enable+0x2e>
 80011e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011ec:	e054      	b.n	8001298 <ICM20948_mag_enable+0xd8>
    HAL_Delay(5);
 80011ee:	2005      	movs	r0, #5
 80011f0:	f003 ff92 	bl	8005118 <HAL_Delay>
    // Check WHO_AM_I (WIA1/WIA2) optionally (not enforced here)
    uint8_t wia1=0,wia2=0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	73fb      	strb	r3, [r7, #15]
 80011f8:	2300      	movs	r3, #0
 80011fa:	73bb      	strb	r3, [r7, #14]
    HAL_I2C_Mem_Read(hi2c, AK09916_I2C_ADDR<<1, AK09916_REG_WIA1, I2C_MEMADD_SIZE_8BIT, &wia1, 1, 20);
 80011fc:	2314      	movs	r3, #20
 80011fe:	9302      	str	r3, [sp, #8]
 8001200:	2301      	movs	r3, #1
 8001202:	9301      	str	r3, [sp, #4]
 8001204:	f107 030f 	add.w	r3, r7, #15
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	2301      	movs	r3, #1
 800120c:	2200      	movs	r2, #0
 800120e:	2118      	movs	r1, #24
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f004 fd55 	bl	8005cc0 <HAL_I2C_Mem_Read>
    HAL_I2C_Mem_Read(hi2c, AK09916_I2C_ADDR<<1, AK09916_REG_WIA2, I2C_MEMADD_SIZE_8BIT, &wia2, 1, 20);
 8001216:	2314      	movs	r3, #20
 8001218:	9302      	str	r3, [sp, #8]
 800121a:	2301      	movs	r3, #1
 800121c:	9301      	str	r3, [sp, #4]
 800121e:	f107 030e 	add.w	r3, r7, #14
 8001222:	9300      	str	r3, [sp, #0]
 8001224:	2301      	movs	r3, #1
 8001226:	2201      	movs	r2, #1
 8001228:	2118      	movs	r1, #24
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f004 fd48 	bl	8005cc0 <HAL_I2C_Mem_Read>
    // Soft reset to ensure a clean start
    uint8_t cmd = AK09916_CMD_SOFT_RESET;
 8001230:	2301      	movs	r3, #1
 8001232:	737b      	strb	r3, [r7, #13]
    if (HAL_I2C_Mem_Write(hi2c, AK09916_I2C_ADDR<<1, AK09916_REG_CNTL3, I2C_MEMADD_SIZE_8BIT, &cmd, 1, 20) != HAL_OK) return -1;
 8001234:	2314      	movs	r3, #20
 8001236:	9302      	str	r3, [sp, #8]
 8001238:	2301      	movs	r3, #1
 800123a:	9301      	str	r3, [sp, #4]
 800123c:	f107 030d 	add.w	r3, r7, #13
 8001240:	9300      	str	r3, [sp, #0]
 8001242:	2301      	movs	r3, #1
 8001244:	2232      	movs	r2, #50	@ 0x32
 8001246:	2118      	movs	r1, #24
 8001248:	6878      	ldr	r0, [r7, #4]
 800124a:	f004 fc3f 	bl	8005acc <HAL_I2C_Mem_Write>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d002      	beq.n	800125a <ICM20948_mag_enable+0x9a>
 8001254:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001258:	e01e      	b.n	8001298 <ICM20948_mag_enable+0xd8>
    HAL_Delay(1);
 800125a:	2001      	movs	r0, #1
 800125c:	f003 ff5c 	bl	8005118 <HAL_Delay>

    // Leave device in power-down; we'll request single measurements on demand.
    cmd = AK09916_MODE_POWER_DOWN;
 8001260:	2300      	movs	r3, #0
 8001262:	737b      	strb	r3, [r7, #13]
    if (HAL_I2C_Mem_Write(hi2c, AK09916_I2C_ADDR<<1, AK09916_REG_CNTL2, I2C_MEMADD_SIZE_8BIT, &cmd, 1, 20) != HAL_OK) return -1;
 8001264:	2314      	movs	r3, #20
 8001266:	9302      	str	r3, [sp, #8]
 8001268:	2301      	movs	r3, #1
 800126a:	9301      	str	r3, [sp, #4]
 800126c:	f107 030d 	add.w	r3, r7, #13
 8001270:	9300      	str	r3, [sp, #0]
 8001272:	2301      	movs	r3, #1
 8001274:	2231      	movs	r2, #49	@ 0x31
 8001276:	2118      	movs	r1, #24
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f004 fc27 	bl	8005acc <HAL_I2C_Mem_Write>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d002      	beq.n	800128a <ICM20948_mag_enable+0xca>
 8001284:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001288:	e006      	b.n	8001298 <ICM20948_mag_enable+0xd8>
    HAL_Delay(2);
 800128a:	2002      	movs	r0, #2
 800128c:	f003 ff44 	bl	8005118 <HAL_Delay>
    mag_enabled = 1;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <ICM20948_mag_enable+0xe0>)
 8001292:	2201      	movs	r2, #1
 8001294:	701a      	strb	r2, [r3, #0]
    return 0;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	2000020e 	.word	0x2000020e

080012a4 <control_is_due>:
static uint8_t first_sample = 1;

// Foreground scheduling flag: set by TIM5 ISR, consumed in main loop/task
static volatile uint8_t control_due = 0;

uint8_t control_is_due(void) { return control_due; }
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	4b03      	ldr	r3, [pc, #12]	@ (80012b8 <control_is_due+0x14>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	4618      	mov	r0, r3
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr
 80012b8:	200002c4 	.word	0x200002c4

080012bc <control_clear_due>:
void control_clear_due(void) { control_due = 0; }
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
 80012c0:	4b03      	ldr	r3, [pc, #12]	@ (80012d0 <control_clear_due+0x14>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]
 80012c6:	bf00      	nop
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr
 80012d0:	200002c4 	.word	0x200002c4

080012d4 <control_init>:

void control_init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
    const fp32 gains[3] = { PID_KP, PID_KI, PID_KD };
 80012da:	4a19      	ldr	r2, [pc, #100]	@ (8001340 <control_init+0x6c>)
 80012dc:	1d3b      	adds	r3, r7, #4
 80012de:	ca07      	ldmia	r2, {r0, r1, r2}
 80012e0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    PID_init_with_dt(&pid_left, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	eddf 1a17 	vldr	s3, [pc, #92]	@ 8001344 <control_init+0x70>
 80012ea:	ed9f 1a17 	vldr	s2, [pc, #92]	@ 8001348 <control_init+0x74>
 80012ee:	eddf 0a16 	vldr	s1, [pc, #88]	@ 8001348 <control_init+0x74>
 80012f2:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 800134c <control_init+0x78>
 80012f6:	4619      	mov	r1, r3
 80012f8:	4815      	ldr	r0, [pc, #84]	@ (8001350 <control_init+0x7c>)
 80012fa:	f002 fe1b 	bl	8003f34 <PID_init_with_dt>
    PID_init_with_dt(&pid_right, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	eddf 1a10 	vldr	s3, [pc, #64]	@ 8001344 <control_init+0x70>
 8001304:	ed9f 1a10 	vldr	s2, [pc, #64]	@ 8001348 <control_init+0x74>
 8001308:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 8001348 <control_init+0x74>
 800130c:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 800134c <control_init+0x78>
 8001310:	4619      	mov	r1, r3
 8001312:	4810      	ldr	r0, [pc, #64]	@ (8001354 <control_init+0x80>)
 8001314:	f002 fe0e 	bl	8003f34 <PID_init_with_dt>

    // Initialize encoder baselines
    last_left_counts = motor_get_left_encoder_counts();
 8001318:	f001 ff54 	bl	80031c4 <motor_get_left_encoder_counts>
 800131c:	4603      	mov	r3, r0
 800131e:	4a0e      	ldr	r2, [pc, #56]	@ (8001358 <control_init+0x84>)
 8001320:	6013      	str	r3, [r2, #0]
    last_right_counts = motor_get_right_encoder_counts();
 8001322:	f001 ff5d 	bl	80031e0 <motor_get_right_encoder_counts>
 8001326:	4603      	mov	r3, r0
 8001328:	4a0c      	ldr	r2, [pc, #48]	@ (800135c <control_init+0x88>)
 800132a:	6013      	str	r3, [r2, #0]
    first_sample = 1;
 800132c:	4b0c      	ldr	r3, [pc, #48]	@ (8001360 <control_init+0x8c>)
 800132e:	2201      	movs	r2, #1
 8001330:	701a      	strb	r2, [r3, #0]

    // Start TIM5 at 100 Hz in interrupt mode
    HAL_TIM_Base_Start_IT(&htim5);
 8001332:	480c      	ldr	r0, [pc, #48]	@ (8001364 <control_init+0x90>)
 8001334:	f006 f8a8 	bl	8007488 <HAL_TIM_Base_Start_IT>
}
 8001338:	bf00      	nop
 800133a:	3710      	adds	r7, #16
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	080108a0 	.word	0x080108a0
 8001344:	3c23d70a 	.word	0x3c23d70a
 8001348:	42200000 	.word	0x42200000
 800134c:	42c80000 	.word	0x42c80000
 8001350:	20000210 	.word	0x20000210
 8001354:	2000025c 	.word	0x2000025c
 8001358:	200002bc 	.word	0x200002bc
 800135c:	200002c0 	.word	0x200002c0
 8001360:	20000000 	.word	0x20000000
 8001364:	2000041c 	.word	0x2000041c

08001368 <control_set_target_ticks_per_dt>:

void control_set_target_ticks_per_dt(int32_t left_ticks, int32_t right_ticks)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
    // If direction flips (sign change), clear integrators to avoid fighting previous windup
    if ((left_ticks == 0 || target_left_ticks_dt == 0) ? 0 : ((left_ticks > 0) != (target_left_ticks_dt > 0))) {
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d005      	beq.n	8001384 <control_set_target_ticks_per_dt+0x1c>
 8001378:	4b30      	ldr	r3, [pc, #192]	@ (800143c <control_set_target_ticks_per_dt+0xd4>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <control_set_target_ticks_per_dt+0x1c>
 8001380:	2301      	movs	r3, #1
 8001382:	e000      	b.n	8001386 <control_set_target_ticks_per_dt+0x1e>
 8001384:	2300      	movs	r3, #0
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b00      	cmp	r3, #0
 800138e:	d013      	beq.n	80013b8 <control_set_target_ticks_per_dt+0x50>
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2b00      	cmp	r3, #0
 8001394:	bfcc      	ite	gt
 8001396:	2301      	movgt	r3, #1
 8001398:	2300      	movle	r3, #0
 800139a:	b2da      	uxtb	r2, r3
 800139c:	4b27      	ldr	r3, [pc, #156]	@ (800143c <control_set_target_ticks_per_dt+0xd4>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	bfcc      	ite	gt
 80013a4:	2301      	movgt	r3, #1
 80013a6:	2300      	movle	r3, #0
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	4053      	eors	r3, r2
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d002      	beq.n	80013b8 <control_set_target_ticks_per_dt+0x50>
        PID_clear(&pid_left);
 80013b2:	4823      	ldr	r0, [pc, #140]	@ (8001440 <control_set_target_ticks_per_dt+0xd8>)
 80013b4:	f002 ff1f 	bl	80041f6 <PID_clear>
    }
    if ((right_ticks == 0 || target_right_ticks_dt == 0) ? 0 : ((right_ticks > 0) != (target_right_ticks_dt > 0))) {
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d005      	beq.n	80013ca <control_set_target_ticks_per_dt+0x62>
 80013be:	4b21      	ldr	r3, [pc, #132]	@ (8001444 <control_set_target_ticks_per_dt+0xdc>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <control_set_target_ticks_per_dt+0x62>
 80013c6:	2301      	movs	r3, #1
 80013c8:	e000      	b.n	80013cc <control_set_target_ticks_per_dt+0x64>
 80013ca:	2300      	movs	r3, #0
 80013cc:	f003 0301 	and.w	r3, r3, #1
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d013      	beq.n	80013fe <control_set_target_ticks_per_dt+0x96>
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	bfcc      	ite	gt
 80013dc:	2301      	movgt	r3, #1
 80013de:	2300      	movle	r3, #0
 80013e0:	b2da      	uxtb	r2, r3
 80013e2:	4b18      	ldr	r3, [pc, #96]	@ (8001444 <control_set_target_ticks_per_dt+0xdc>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	bfcc      	ite	gt
 80013ea:	2301      	movgt	r3, #1
 80013ec:	2300      	movle	r3, #0
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	4053      	eors	r3, r2
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d002      	beq.n	80013fe <control_set_target_ticks_per_dt+0x96>
        PID_clear(&pid_right);
 80013f8:	4813      	ldr	r0, [pc, #76]	@ (8001448 <control_set_target_ticks_per_dt+0xe0>)
 80013fa:	f002 fefc 	bl	80041f6 <PID_clear>
    }

    // If transitioning to zero target from non-zero, clear integrators to prevent residual drive
    if (left_ticks == 0 && target_left_ticks_dt != 0) {
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d106      	bne.n	8001412 <control_set_target_ticks_per_dt+0xaa>
 8001404:	4b0d      	ldr	r3, [pc, #52]	@ (800143c <control_set_target_ticks_per_dt+0xd4>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d002      	beq.n	8001412 <control_set_target_ticks_per_dt+0xaa>
        PID_clear(&pid_left);
 800140c:	480c      	ldr	r0, [pc, #48]	@ (8001440 <control_set_target_ticks_per_dt+0xd8>)
 800140e:	f002 fef2 	bl	80041f6 <PID_clear>
    }
    if (right_ticks == 0 && target_right_ticks_dt != 0) {
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d106      	bne.n	8001426 <control_set_target_ticks_per_dt+0xbe>
 8001418:	4b0a      	ldr	r3, [pc, #40]	@ (8001444 <control_set_target_ticks_per_dt+0xdc>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d002      	beq.n	8001426 <control_set_target_ticks_per_dt+0xbe>
        PID_clear(&pid_right);
 8001420:	4809      	ldr	r0, [pc, #36]	@ (8001448 <control_set_target_ticks_per_dt+0xe0>)
 8001422:	f002 fee8 	bl	80041f6 <PID_clear>
    }
    target_left_ticks_dt = left_ticks;
 8001426:	4a05      	ldr	r2, [pc, #20]	@ (800143c <control_set_target_ticks_per_dt+0xd4>)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6013      	str	r3, [r2, #0]
    target_right_ticks_dt = right_ticks;
 800142c:	4a05      	ldr	r2, [pc, #20]	@ (8001444 <control_set_target_ticks_per_dt+0xdc>)
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	6013      	str	r3, [r2, #0]
}
 8001432:	bf00      	nop
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	200002a8 	.word	0x200002a8
 8001440:	20000210 	.word	0x20000210
 8001444:	200002ac 	.word	0x200002ac
 8001448:	2000025c 	.word	0x2000025c

0800144c <control_sync_encoders>:

void control_sync_encoders(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
    // When another module resets encoder counters, realign our baselines
    // and skip one sample to avoid a large spurious delta fighting the PID.
    last_left_counts = motor_get_left_encoder_counts();
 8001450:	f001 feb8 	bl	80031c4 <motor_get_left_encoder_counts>
 8001454:	4603      	mov	r3, r0
 8001456:	4a06      	ldr	r2, [pc, #24]	@ (8001470 <control_sync_encoders+0x24>)
 8001458:	6013      	str	r3, [r2, #0]
    last_right_counts = motor_get_right_encoder_counts();
 800145a:	f001 fec1 	bl	80031e0 <motor_get_right_encoder_counts>
 800145e:	4603      	mov	r3, r0
 8001460:	4a04      	ldr	r2, [pc, #16]	@ (8001474 <control_sync_encoders+0x28>)
 8001462:	6013      	str	r3, [r2, #0]
    first_sample = 1;
 8001464:	4b04      	ldr	r3, [pc, #16]	@ (8001478 <control_sync_encoders+0x2c>)
 8001466:	2201      	movs	r2, #1
 8001468:	701a      	strb	r2, [r3, #0]
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	200002bc 	.word	0x200002bc
 8001474:	200002c0 	.word	0x200002c0
 8001478:	20000000 	.word	0x20000000

0800147c <control_step>:

// Runs at 100 Hz from TIM5 ISR
void control_step(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b08a      	sub	sp, #40	@ 0x28
 8001480:	af00      	add	r7, sp, #0
    // Measure delta counts every 10 ms
    int32_t cur_left = motor_get_left_encoder_counts();
 8001482:	f001 fe9f 	bl	80031c4 <motor_get_left_encoder_counts>
 8001486:	6238      	str	r0, [r7, #32]
    int32_t cur_right = motor_get_right_encoder_counts();
 8001488:	f001 feaa 	bl	80031e0 <motor_get_right_encoder_counts>
 800148c:	61f8      	str	r0, [r7, #28]

    int32_t dl = cur_left - last_left_counts;
 800148e:	4b52      	ldr	r3, [pc, #328]	@ (80015d8 <control_step+0x15c>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	6a3a      	ldr	r2, [r7, #32]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	61bb      	str	r3, [r7, #24]
    int32_t dr = cur_right - last_right_counts;
 8001498:	4b50      	ldr	r3, [pc, #320]	@ (80015dc <control_step+0x160>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	69fa      	ldr	r2, [r7, #28]
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	617b      	str	r3, [r7, #20]

    last_left_counts = cur_left;
 80014a2:	4a4d      	ldr	r2, [pc, #308]	@ (80015d8 <control_step+0x15c>)
 80014a4:	6a3b      	ldr	r3, [r7, #32]
 80014a6:	6013      	str	r3, [r2, #0]
    last_right_counts = cur_right;
 80014a8:	4a4c      	ldr	r2, [pc, #304]	@ (80015dc <control_step+0x160>)
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	6013      	str	r3, [r2, #0]

    if (first_sample) {
 80014ae:	4b4c      	ldr	r3, [pc, #304]	@ (80015e0 <control_step+0x164>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d003      	beq.n	80014be <control_step+0x42>
        // Skip control on first sample (no valid speed yet)
        first_sample = 0;
 80014b6:	4b4a      	ldr	r3, [pc, #296]	@ (80015e0 <control_step+0x164>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	701a      	strb	r2, [r3, #0]
        return;
 80014bc:	e088      	b.n	80015d0 <control_step+0x154>
    }

    // Latch measured values for diagnostics/UI
    meas_left_ticks_dt = dl;
 80014be:	4a49      	ldr	r2, [pc, #292]	@ (80015e4 <control_step+0x168>)
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	6013      	str	r3, [r2, #0]
    meas_right_ticks_dt = dr;
 80014c4:	4a48      	ldr	r2, [pc, #288]	@ (80015e8 <control_step+0x16c>)
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	6013      	str	r3, [r2, #0]

    // If targets are zero, unconditionally stop and clear integrators to avoid creep
    if (target_left_ticks_dt == 0 && target_right_ticks_dt == 0) {
 80014ca:	4b48      	ldr	r3, [pc, #288]	@ (80015ec <control_step+0x170>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d112      	bne.n	80014f8 <control_step+0x7c>
 80014d2:	4b47      	ldr	r3, [pc, #284]	@ (80015f0 <control_step+0x174>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d10e      	bne.n	80014f8 <control_step+0x7c>
        PID_clear(&pid_left);
 80014da:	4846      	ldr	r0, [pc, #280]	@ (80015f4 <control_step+0x178>)
 80014dc:	f002 fe8b 	bl	80041f6 <PID_clear>
        PID_clear(&pid_right);
 80014e0:	4845      	ldr	r0, [pc, #276]	@ (80015f8 <control_step+0x17c>)
 80014e2:	f002 fe88 	bl	80041f6 <PID_clear>
        last_cmd_left = 0;
 80014e6:	4b45      	ldr	r3, [pc, #276]	@ (80015fc <control_step+0x180>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	701a      	strb	r2, [r3, #0]
        last_cmd_right = 0;
 80014ec:	4b44      	ldr	r3, [pc, #272]	@ (8001600 <control_step+0x184>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	701a      	strb	r2, [r3, #0]
        motor_stop();
 80014f2:	f001 fe0f 	bl	8003114 <motor_stop>
        return;
 80014f6:	e06b      	b.n	80015d0 <control_step+0x154>
    }

    // Compute PID outputs (PWM percent)
    float out_l = PID_calc_with_dt(&pid_left, (float)dl, (float)target_left_ticks_dt);
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	ee07 3a90 	vmov	s15, r3
 80014fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001502:	4b3a      	ldr	r3, [pc, #232]	@ (80015ec <control_step+0x170>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	ee07 3a10 	vmov	s14, r3
 800150a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800150e:	eef0 0a47 	vmov.f32	s1, s14
 8001512:	eeb0 0a67 	vmov.f32	s0, s15
 8001516:	4837      	ldr	r0, [pc, #220]	@ (80015f4 <control_step+0x178>)
 8001518:	f002 fd70 	bl	8003ffc <PID_calc_with_dt>
 800151c:	ed87 0a04 	vstr	s0, [r7, #16]
    float out_r = PID_calc_with_dt(&pid_right, (float)dr, (float)target_right_ticks_dt);
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	ee07 3a90 	vmov	s15, r3
 8001526:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800152a:	4b31      	ldr	r3, [pc, #196]	@ (80015f0 <control_step+0x174>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	ee07 3a10 	vmov	s14, r3
 8001532:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001536:	eef0 0a47 	vmov.f32	s1, s14
 800153a:	eeb0 0a67 	vmov.f32	s0, s15
 800153e:	482e      	ldr	r0, [pc, #184]	@ (80015f8 <control_step+0x17c>)
 8001540:	f002 fd5c 	bl	8003ffc <PID_calc_with_dt>
 8001544:	ed87 0a03 	vstr	s0, [r7, #12]

    // Apply a small deadband so tiny outputs don't map to 54% PWM minimum
    int8_t cmd_l = (int8_t)(out_l);
 8001548:	edd7 7a04 	vldr	s15, [r7, #16]
 800154c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001550:	edc7 7a01 	vstr	s15, [r7, #4]
 8001554:	793b      	ldrb	r3, [r7, #4]
 8001556:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    int8_t cmd_r = (int8_t)(out_r);
 800155a:	edd7 7a03 	vldr	s15, [r7, #12]
 800155e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001562:	edc7 7a01 	vstr	s15, [r7, #4]
 8001566:	793b      	ldrb	r3, [r7, #4]
 8001568:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const int8_t pwm_deadband = 5; // percent
 800156c:	2305      	movs	r3, #5
 800156e:	72fb      	strb	r3, [r7, #11]
    if (cmd_l < pwm_deadband && cmd_l > -pwm_deadband) cmd_l = 0;
 8001570:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8001574:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001578:	429a      	cmp	r2, r3
 800157a:	da09      	bge.n	8001590 <control_step+0x114>
 800157c:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8001580:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001584:	425b      	negs	r3, r3
 8001586:	429a      	cmp	r2, r3
 8001588:	dd02      	ble.n	8001590 <control_step+0x114>
 800158a:	2300      	movs	r3, #0
 800158c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (cmd_r < pwm_deadband && cmd_r > -pwm_deadband) cmd_r = 0;
 8001590:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 8001594:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001598:	429a      	cmp	r2, r3
 800159a:	da09      	bge.n	80015b0 <control_step+0x134>
 800159c:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 80015a0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80015a4:	425b      	negs	r3, r3
 80015a6:	429a      	cmp	r2, r3
 80015a8:	dd02      	ble.n	80015b0 <control_step+0x134>
 80015aa:	2300      	movs	r3, #0
 80015ac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    last_cmd_left = cmd_l;
 80015b0:	4a12      	ldr	r2, [pc, #72]	@ (80015fc <control_step+0x180>)
 80015b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015b6:	7013      	strb	r3, [r2, #0]
    last_cmd_right = cmd_r;
 80015b8:	4a11      	ldr	r2, [pc, #68]	@ (8001600 <control_step+0x184>)
 80015ba:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80015be:	7013      	strb	r3, [r2, #0]
    motor_set_speeds(cmd_l, cmd_r);
 80015c0:	f997 2026 	ldrsb.w	r2, [r7, #38]	@ 0x26
 80015c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80015c8:	4611      	mov	r1, r2
 80015ca:	4618      	mov	r0, r3
 80015cc:	f001 fcd2 	bl	8002f74 <motor_set_speeds>
}
 80015d0:	3728      	adds	r7, #40	@ 0x28
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	200002bc 	.word	0x200002bc
 80015dc:	200002c0 	.word	0x200002c0
 80015e0:	20000000 	.word	0x20000000
 80015e4:	200002b0 	.word	0x200002b0
 80015e8:	200002b4 	.word	0x200002b4
 80015ec:	200002a8 	.word	0x200002a8
 80015f0:	200002ac 	.word	0x200002ac
 80015f4:	20000210 	.word	0x20000210
 80015f8:	2000025c 	.word	0x2000025c
 80015fc:	200002b8 	.word	0x200002b8
 8001600:	200002b9 	.word	0x200002b9

08001604 <HAL_TIM_PeriodElapsedCallback>:

// HAL weak callback override: dispatch TIM5 @ 100 Hz
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5) {
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a05      	ldr	r2, [pc, #20]	@ (8001628 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d102      	bne.n	800161c <HAL_TIM_PeriodElapsedCallback+0x18>
        control_due = 1;   // signal foreground to run control_step() at 100 Hz
 8001616:	4b05      	ldr	r3, [pc, #20]	@ (800162c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001618:	2201      	movs	r2, #1
 800161a:	701a      	strb	r2, [r3, #0]
    }
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr
 8001628:	40000c00 	.word	0x40000c00
 800162c:	200002c4 	.word	0x200002c4

08001630 <mag_cal_reset_>:
    uint8_t have_range;
} mag_calib_t;

static mag_calib_t s_mag_cal;

static void mag_cal_reset_(void){
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
    s_mag_cal.min_x = FLT_MAX;
 8001634:	4b0a      	ldr	r3, [pc, #40]	@ (8001660 <mag_cal_reset_+0x30>)
 8001636:	4a0b      	ldr	r2, [pc, #44]	@ (8001664 <mag_cal_reset_+0x34>)
 8001638:	601a      	str	r2, [r3, #0]
    s_mag_cal.max_x = -FLT_MAX;
 800163a:	4b09      	ldr	r3, [pc, #36]	@ (8001660 <mag_cal_reset_+0x30>)
 800163c:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8001640:	605a      	str	r2, [r3, #4]
    s_mag_cal.min_y = FLT_MAX;
 8001642:	4b07      	ldr	r3, [pc, #28]	@ (8001660 <mag_cal_reset_+0x30>)
 8001644:	4a07      	ldr	r2, [pc, #28]	@ (8001664 <mag_cal_reset_+0x34>)
 8001646:	609a      	str	r2, [r3, #8]
    s_mag_cal.max_y = -FLT_MAX;
 8001648:	4b05      	ldr	r3, [pc, #20]	@ (8001660 <mag_cal_reset_+0x30>)
 800164a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800164e:	60da      	str	r2, [r3, #12]
    s_mag_cal.have_range = 0;
 8001650:	4b03      	ldr	r3, [pc, #12]	@ (8001660 <mag_cal_reset_+0x30>)
 8001652:	2200      	movs	r2, #0
 8001654:	741a      	strb	r2, [r3, #16]
}
 8001656:	bf00      	nop
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	200002dc 	.word	0x200002dc
 8001664:	7f7fffff 	.word	0x7f7fffff

08001668 <wrap180>:

// Small deadband to squash tiny noise (in deg/s) when robot is still
#define GZ_DEADBAND_DPS  0.4f

// Wrap to [-180, 180]
static inline float wrap180(float a){
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	ed87 0a01 	vstr	s0, [r7, #4]
    if (a >  180.0f) a -= 360.0f;
 8001672:	edd7 7a01 	vldr	s15, [r7, #4]
 8001676:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80016cc <wrap180+0x64>
 800167a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800167e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001682:	dd07      	ble.n	8001694 <wrap180+0x2c>
 8001684:	edd7 7a01 	vldr	s15, [r7, #4]
 8001688:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80016d0 <wrap180+0x68>
 800168c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001690:	edc7 7a01 	vstr	s15, [r7, #4]
    if (a < -180.0f) a += 360.0f;
 8001694:	edd7 7a01 	vldr	s15, [r7, #4]
 8001698:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80016d4 <wrap180+0x6c>
 800169c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a4:	d507      	bpl.n	80016b6 <wrap180+0x4e>
 80016a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80016aa:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80016d0 <wrap180+0x68>
 80016ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016b2:	edc7 7a01 	vstr	s15, [r7, #4]
    return a;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	ee07 3a90 	vmov	s15, r3
}
 80016bc:	eeb0 0a67 	vmov.f32	s0, s15
 80016c0:	370c      	adds	r7, #12
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	43340000 	.word	0x43340000
 80016d0:	43b40000 	.word	0x43b40000
 80016d4:	c3340000 	.word	0xc3340000

080016d8 <imu_init>:

// =======================
// Public API
// =======================

void imu_init(I2C_HandleTypeDef *hi2c, uint8_t *out_addrSel){
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
    s_imu_i2c = hi2c;
 80016e2:	4a22      	ldr	r2, [pc, #136]	@ (800176c <imu_init+0x94>)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6013      	str	r3, [r2, #0]

    if (ICM20948_isI2cAddress1(hi2c))      s_addrSel = 0;
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff fc79 	bl	8000fe0 <ICM20948_isI2cAddress1>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d003      	beq.n	80016fc <imu_init+0x24>
 80016f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001770 <imu_init+0x98>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	701a      	strb	r2, [r3, #0]
 80016fa:	e00b      	b.n	8001714 <imu_init+0x3c>
    else if (ICM20948_isI2cAddress2(hi2c)) s_addrSel = 1;
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f7ff fc85 	bl	800100c <ICM20948_isI2cAddress2>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d003      	beq.n	8001710 <imu_init+0x38>
 8001708:	4b19      	ldr	r3, [pc, #100]	@ (8001770 <imu_init+0x98>)
 800170a:	2201      	movs	r2, #1
 800170c:	701a      	strb	r2, [r3, #0]
 800170e:	e001      	b.n	8001714 <imu_init+0x3c>
    else                                   Error_Handler();
 8001710:	f001 fc04 	bl	8002f1c <Error_Handler>

    if (out_addrSel) *out_addrSel = s_addrSel;
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d003      	beq.n	8001722 <imu_init+0x4a>
 800171a:	4b15      	ldr	r3, [pc, #84]	@ (8001770 <imu_init+0x98>)
 800171c:	781a      	ldrb	r2, [r3, #0]
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	701a      	strb	r2, [r3, #0]

    // Configure IMU with 2000 dps full-scale
    ICM20948_init(hi2c, s_addrSel, GYRO_FULL_SCALE_2000DPS);
 8001722:	4b13      	ldr	r3, [pc, #76]	@ (8001770 <imu_init+0x98>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	2206      	movs	r2, #6
 8001728:	4619      	mov	r1, r3
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f7ff fc84 	bl	8001038 <ICM20948_init>

    // Set optimized gyro bias based on measured drift performance
    // This eliminates the need for manual calibration during startup
    s_gyro_bias_z = 0.43f;  // Optimized bias for minimal drift (deg/s)
 8001730:	4b10      	ldr	r3, [pc, #64]	@ (8001774 <imu_init+0x9c>)
 8001732:	4a11      	ldr	r2, [pc, #68]	@ (8001778 <imu_init+0xa0>)
 8001734:	601a      	str	r2, [r3, #0]
    s_yaw_deg = 0.0f;
 8001736:	4b11      	ldr	r3, [pc, #68]	@ (800177c <imu_init+0xa4>)
 8001738:	f04f 0200 	mov.w	r2, #0
 800173c:	601a      	str	r2, [r3, #0]

    // Enable magnetometer (non-fatal if fails)
    if (ICM20948_mag_enable(hi2c, s_addrSel) == 0) {
 800173e:	4b0c      	ldr	r3, [pc, #48]	@ (8001770 <imu_init+0x98>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	4619      	mov	r1, r3
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f7ff fd3b 	bl	80011c0 <ICM20948_mag_enable>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d105      	bne.n	800175c <imu_init+0x84>
        s_mag_ready = 1;
 8001750:	4b0b      	ldr	r3, [pc, #44]	@ (8001780 <imu_init+0xa8>)
 8001752:	2201      	movs	r2, #1
 8001754:	701a      	strb	r2, [r3, #0]
        mag_cal_reset_();
 8001756:	f7ff ff6b 	bl	8001630 <mag_cal_reset_>
    } else {
        s_mag_ready = 0;
    }
}
 800175a:	e002      	b.n	8001762 <imu_init+0x8a>
        s_mag_ready = 0;
 800175c:	4b08      	ldr	r3, [pc, #32]	@ (8001780 <imu_init+0xa8>)
 800175e:	2200      	movs	r2, #0
 8001760:	701a      	strb	r2, [r3, #0]
}
 8001762:	bf00      	nop
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	200002c8 	.word	0x200002c8
 8001770:	200002cc 	.word	0x200002cc
 8001774:	200002d4 	.word	0x200002d4
 8001778:	3edc28f6 	.word	0x3edc28f6
 800177c:	200002d0 	.word	0x200002d0
 8001780:	200002d8 	.word	0x200002d8

08001784 <imu_get_yaw>:
    // After calibration we know the current orientation should be treated as
    // the zero reference for subsequent motion planning.
    s_yaw_deg = 0.0f;
}

float imu_get_yaw(void){
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
    return s_yaw_deg;
 8001788:	4b04      	ldr	r3, [pc, #16]	@ (800179c <imu_get_yaw+0x18>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	ee07 3a90 	vmov	s15, r3
}
 8001790:	eeb0 0a67 	vmov.f32	s0, s15
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	200002d0 	.word	0x200002d0

080017a0 <imu_zero_yaw>:

// Optional helper: zero current yaw (e.g., when you want "forward" to be current heading)
void imu_zero_yaw(void){
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
    s_yaw_deg = 0.0f;
 80017a4:	4b04      	ldr	r3, [pc, #16]	@ (80017b8 <imu_zero_yaw+0x18>)
 80017a6:	f04f 0200 	mov.w	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
}
 80017ac:	bf00      	nop
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	200002d0 	.word	0x200002d0

080017bc <imu_update_yaw_100Hz>:

    *gyroZ_dps = gz_dps;
}

// Call this at 100 Hz (every 10 ms): integrates Z rate into yaw (deg), wraps to [-180,180]
void imu_update_yaw_100Hz(void){
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
    int16_t gz_raw = 0;
 80017c2:	2300      	movs	r3, #0
 80017c4:	80fb      	strh	r3, [r7, #6]

    // Read raw Z at 2000 dps scale
    ICM20948_readGyroscope_Z(s_imu_i2c, s_addrSel, GYRO_FULL_SCALE_2000DPS, &gz_raw);
 80017c6:	4b28      	ldr	r3, [pc, #160]	@ (8001868 <imu_update_yaw_100Hz+0xac>)
 80017c8:	6818      	ldr	r0, [r3, #0]
 80017ca:	4b28      	ldr	r3, [pc, #160]	@ (800186c <imu_update_yaw_100Hz+0xb0>)
 80017cc:	7819      	ldrb	r1, [r3, #0]
 80017ce:	1dbb      	adds	r3, r7, #6
 80017d0:	2206      	movs	r2, #6
 80017d2:	f7ff fc9d 	bl	8001110 <ICM20948_readGyroscope_Z>

    // Convert raw -> deg/s
    const float LSB_PER_DPS = (float)GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS; // ~16.4
 80017d6:	4b26      	ldr	r3, [pc, #152]	@ (8001870 <imu_update_yaw_100Hz+0xb4>)
 80017d8:	60bb      	str	r3, [r7, #8]
    float yaw_rate_dps = ((float)gz_raw) / LSB_PER_DPS;
 80017da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017de:	ee07 3a90 	vmov	s15, r3
 80017e2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017e6:	ed97 7a02 	vldr	s14, [r7, #8]
 80017ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017ee:	edc7 7a03 	vstr	s15, [r7, #12]

    // Remove bias
    yaw_rate_dps -= s_gyro_bias_z;
 80017f2:	4b20      	ldr	r3, [pc, #128]	@ (8001874 <imu_update_yaw_100Hz+0xb8>)
 80017f4:	edd3 7a00 	vldr	s15, [r3]
 80017f8:	ed97 7a03 	vldr	s14, [r7, #12]
 80017fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001800:	edc7 7a03 	vstr	s15, [r7, #12]

    // Deadband
    if (yaw_rate_dps > -GZ_DEADBAND_DPS && yaw_rate_dps < GZ_DEADBAND_DPS) {
 8001804:	edd7 7a03 	vldr	s15, [r7, #12]
 8001808:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001878 <imu_update_yaw_100Hz+0xbc>
 800180c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001814:	dd0b      	ble.n	800182e <imu_update_yaw_100Hz+0x72>
 8001816:	edd7 7a03 	vldr	s15, [r7, #12]
 800181a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800187c <imu_update_yaw_100Hz+0xc0>
 800181e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001826:	d502      	bpl.n	800182e <imu_update_yaw_100Hz+0x72>
        yaw_rate_dps = 0.0f;
 8001828:	f04f 0300 	mov.w	r3, #0
 800182c:	60fb      	str	r3, [r7, #12]
    }

    // Integrate: yaw[k+1] = yaw[k] + rate * dt * scale_factor
    s_yaw_deg = wrap180(s_yaw_deg + yaw_rate_dps * IMU_DT_S * s_scale_factor);
 800182e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001832:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001880 <imu_update_yaw_100Hz+0xc4>
 8001836:	ee27 7a87 	vmul.f32	s14, s15, s14
 800183a:	4b12      	ldr	r3, [pc, #72]	@ (8001884 <imu_update_yaw_100Hz+0xc8>)
 800183c:	edd3 7a00 	vldr	s15, [r3]
 8001840:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001844:	4b10      	ldr	r3, [pc, #64]	@ (8001888 <imu_update_yaw_100Hz+0xcc>)
 8001846:	edd3 7a00 	vldr	s15, [r3]
 800184a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800184e:	eeb0 0a67 	vmov.f32	s0, s15
 8001852:	f7ff ff09 	bl	8001668 <wrap180>
 8001856:	eef0 7a40 	vmov.f32	s15, s0
 800185a:	4b0b      	ldr	r3, [pc, #44]	@ (8001888 <imu_update_yaw_100Hz+0xcc>)
 800185c:	edc3 7a00 	vstr	s15, [r3]
}
 8001860:	bf00      	nop
 8001862:	3710      	adds	r7, #16
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	200002c8 	.word	0x200002c8
 800186c:	200002cc 	.word	0x200002cc
 8001870:	41833333 	.word	0x41833333
 8001874:	200002d4 	.word	0x200002d4
 8001878:	becccccd 	.word	0xbecccccd
 800187c:	3ecccccd 	.word	0x3ecccccd
 8001880:	3c23d70a 	.word	0x3c23d70a
 8001884:	20000004 	.word	0x20000004
 8001888:	200002d0 	.word	0x200002d0

0800188c <Servo_Center>:

/** Write servo angle (100 to +100  maps to min..max around center) */
void Servo_WriteAngle(Servo *s, float deg);

/** Reset servo to center position */
static inline void Servo_Center(Servo *s) { Servo_WriteUS(s, s->center_us); }
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	8a5b      	ldrh	r3, [r3, #18]
 8001898:	4619      	mov	r1, r3
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f002 ff19 	bl	80046d2 <Servo_WriteUS>
 80018a0:	bf00      	nop
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <HAL_UART_RxCpltCallback>:
static uint8_t uart3_rx_byte = 0;

static void uart_send_response(const char *msg);

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a21      	ldr	r2, [pc, #132]	@ (800193c <HAL_UART_RxCpltCallback+0x94>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d13c      	bne.n	8001934 <HAL_UART_RxCpltCallback+0x8c>
  {
    char c = (char)uart3_rx_byte;
 80018ba:	4b21      	ldr	r3, [pc, #132]	@ (8001940 <HAL_UART_RxCpltCallback+0x98>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	73fb      	strb	r3, [r7, #15]

    if (c == '\r' || c == '\n') {
 80018c0:	7bfb      	ldrb	r3, [r7, #15]
 80018c2:	2b0d      	cmp	r3, #13
 80018c4:	d002      	beq.n	80018cc <HAL_UART_RxCpltCallback+0x24>
 80018c6:	7bfb      	ldrb	r3, [r7, #15]
 80018c8:	2b0a      	cmp	r3, #10
 80018ca:	d10f      	bne.n	80018ec <HAL_UART_RxCpltCallback+0x44>
      if (uart3_cmd_length > 0U) {
 80018cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001944 <HAL_UART_RxCpltCallback+0x9c>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d02a      	beq.n	800192a <HAL_UART_RxCpltCallback+0x82>
        uart3_cmd_buffer[uart3_cmd_length] = '\0';
 80018d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001944 <HAL_UART_RxCpltCallback+0x9c>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a1b      	ldr	r2, [pc, #108]	@ (8001948 <HAL_UART_RxCpltCallback+0xa0>)
 80018da:	2100      	movs	r1, #0
 80018dc:	54d1      	strb	r1, [r2, r3]
        uart_process_command(uart3_cmd_buffer);
 80018de:	481a      	ldr	r0, [pc, #104]	@ (8001948 <HAL_UART_RxCpltCallback+0xa0>)
 80018e0:	f000 fedc 	bl	800269c <uart_process_command>
        uart3_cmd_length = 0U;
 80018e4:	4b17      	ldr	r3, [pc, #92]	@ (8001944 <HAL_UART_RxCpltCallback+0x9c>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
      if (uart3_cmd_length > 0U) {
 80018ea:	e01e      	b.n	800192a <HAL_UART_RxCpltCallback+0x82>
      }
    } else {
      if (uart3_cmd_length < (UART_CMD_BUF_SIZE - 1U)) {
 80018ec:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <HAL_UART_RxCpltCallback+0x9c>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2b1e      	cmp	r3, #30
 80018f2:	d817      	bhi.n	8001924 <HAL_UART_RxCpltCallback+0x7c>
        uart3_cmd_buffer[uart3_cmd_length++] = c;
 80018f4:	4b13      	ldr	r3, [pc, #76]	@ (8001944 <HAL_UART_RxCpltCallback+0x9c>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	1c5a      	adds	r2, r3, #1
 80018fa:	4912      	ldr	r1, [pc, #72]	@ (8001944 <HAL_UART_RxCpltCallback+0x9c>)
 80018fc:	600a      	str	r2, [r1, #0]
 80018fe:	4912      	ldr	r1, [pc, #72]	@ (8001948 <HAL_UART_RxCpltCallback+0xa0>)
 8001900:	7bfa      	ldrb	r2, [r7, #15]
 8001902:	54ca      	strb	r2, [r1, r3]
        if (isprint((unsigned char)c)) {
 8001904:	7bfb      	ldrb	r3, [r7, #15]
 8001906:	3301      	adds	r3, #1
 8001908:	4a10      	ldr	r2, [pc, #64]	@ (800194c <HAL_UART_RxCpltCallback+0xa4>)
 800190a:	4413      	add	r3, r2
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	f003 0397 	and.w	r3, r3, #151	@ 0x97
 8001912:	2b00      	cmp	r3, #0
 8001914:	d009      	beq.n	800192a <HAL_UART_RxCpltCallback+0x82>
          g_uart_last_char = (uint8_t)c;
 8001916:	4a0e      	ldr	r2, [pc, #56]	@ (8001950 <HAL_UART_RxCpltCallback+0xa8>)
 8001918:	7bfb      	ldrb	r3, [r7, #15]
 800191a:	7013      	strb	r3, [r2, #0]
          g_uart_char_valid = 1U;
 800191c:	4b0d      	ldr	r3, [pc, #52]	@ (8001954 <HAL_UART_RxCpltCallback+0xac>)
 800191e:	2201      	movs	r2, #1
 8001920:	701a      	strb	r2, [r3, #0]
 8001922:	e002      	b.n	800192a <HAL_UART_RxCpltCallback+0x82>
        }
      } else {
        uart3_cmd_length = 0U;
 8001924:	4b07      	ldr	r3, [pc, #28]	@ (8001944 <HAL_UART_RxCpltCallback+0x9c>)
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
      }
    }

    HAL_UART_Receive_IT(&huart3, &uart3_rx_byte, 1);
 800192a:	2201      	movs	r2, #1
 800192c:	4904      	ldr	r1, [pc, #16]	@ (8001940 <HAL_UART_RxCpltCallback+0x98>)
 800192e:	480a      	ldr	r0, [pc, #40]	@ (8001958 <HAL_UART_RxCpltCallback+0xb0>)
 8001930:	f007 fc15 	bl	800915e <HAL_UART_Receive_IT>
  }
}
 8001934:	bf00      	nop
 8001936:	3710      	adds	r7, #16
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40004800 	.word	0x40004800
 8001940:	200005e0 	.word	0x200005e0
 8001944:	200005dc 	.word	0x200005dc
 8001948:	200005bc 	.word	0x200005bc
 800194c:	080116c1 	.word	0x080116c1
 8001950:	200005b9 	.word	0x200005b9
 8001954:	200005ba 	.word	0x200005ba
 8001958:	2000053c 	.word	0x2000053c

0800195c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3) {
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a07      	ldr	r2, [pc, #28]	@ (8001988 <HAL_UART_ErrorCallback+0x2c>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d107      	bne.n	800197e <HAL_UART_ErrorCallback+0x22>
    uart3_cmd_length = 0U;
 800196e:	4b07      	ldr	r3, [pc, #28]	@ (800198c <HAL_UART_ErrorCallback+0x30>)
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
    (void)HAL_UART_Receive_IT(&huart3, &uart3_rx_byte, 1);
 8001974:	2201      	movs	r2, #1
 8001976:	4906      	ldr	r1, [pc, #24]	@ (8001990 <HAL_UART_ErrorCallback+0x34>)
 8001978:	4806      	ldr	r0, [pc, #24]	@ (8001994 <HAL_UART_ErrorCallback+0x38>)
 800197a:	f007 fbf0 	bl	800915e <HAL_UART_Receive_IT>
  }
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40004800 	.word	0x40004800
 800198c:	200005dc 	.word	0x200005dc
 8001990:	200005e0 	.word	0x200005e0
 8001994:	2000053c 	.word	0x2000053c

08001998 <execute_turn_move>:
  motor_brake_ms(brake_ms);
  motor_stop();
}

static void execute_turn_move(char turn_opcode, uint32_t brake_ms)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	6039      	str	r1, [r7, #0]
 80019a2:	71fb      	strb	r3, [r7, #7]
  g_current_instr = turn_opcode;
 80019a4:	4a10      	ldr	r2, [pc, #64]	@ (80019e8 <execute_turn_move+0x50>)
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	7013      	strb	r3, [r2, #0]
  move_start_fast_turn(turn_opcode);
 80019aa:	79fb      	ldrb	r3, [r7, #7]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f001 fcf5 	bl	800339c <move_start_fast_turn>
  while (move_is_active()) {
 80019b2:	e002      	b.n	80019ba <execute_turn_move+0x22>
    osDelay(5);
 80019b4:	2005      	movs	r0, #5
 80019b6:	f008 fc69 	bl	800a28c <osDelay>
  while (move_is_active()) {
 80019ba:	f001 fc41 	bl	8003240 <move_is_active>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d1f7      	bne.n	80019b4 <execute_turn_move+0x1c>
  }
  g_current_instr = 0;
 80019c4:	4b08      	ldr	r3, [pc, #32]	@ (80019e8 <execute_turn_move+0x50>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	701a      	strb	r2, [r3, #0]
  control_set_target_ticks_per_dt(0, 0);
 80019ca:	2100      	movs	r1, #0
 80019cc:	2000      	movs	r0, #0
 80019ce:	f7ff fccb 	bl	8001368 <control_set_target_ticks_per_dt>
  motor_brake_ms(brake_ms);
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	4618      	mov	r0, r3
 80019d8:	f001 fbb8 	bl	800314c <motor_brake_ms>
  motor_stop();
 80019dc:	f001 fb9a 	bl	8003114 <motor_stop>
}
 80019e0:	bf00      	nop
 80019e2:	3708      	adds	r7, #8
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	200005ac 	.word	0x200005ac

080019ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019f2:	f003 fb1f 	bl	8005034 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019f6:	f000 f887 	bl	8001b08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019fa:	f000 fc1d 	bl	8002238 <MX_GPIO_Init>
  MX_TIM4_Init();
 80019fe:	f000 f9b7 	bl	8001d70 <MX_TIM4_Init>
  MX_TIM9_Init();
 8001a02:	f000 fb25 	bl	8002050 <MX_TIM9_Init>
  MX_TIM2_Init();
 8001a06:	f000 f90b 	bl	8001c20 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a0a:	f000 f95d 	bl	8001cc8 <MX_TIM3_Init>
  MX_TIM5_Init();
 8001a0e:	f000 fa31 	bl	8001e74 <MX_TIM5_Init>
  MX_TIM8_Init();
 8001a12:	f000 fa7d 	bl	8001f10 <MX_TIM8_Init>
  MX_I2C2_Init();
 8001a16:	f000 f8d5 	bl	8001bc4 <MX_I2C2_Init>
  MX_USART3_UART_Init();
 8001a1a:	f000 fbe3 	bl	80021e4 <MX_USART3_UART_Init>
  MX_TIM12_Init();
 8001a1e:	f000 fb85 	bl	800212c <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
OLED_Init();
 8001a22:	f002 f9f9 	bl	8003e18 <OLED_Init>
motor_init();          // Initialize motors (PWM + encoders)
 8001a26:	f001 fa7f 	bl	8002f28 <motor_init>
control_init();        // Start 100 Hz control loop
 8001a2a:	f7ff fc53 	bl	80012d4 <control_init>
ultrasonic_init(&htim12, GPIOB, GPIO_PIN_15);
 8001a2e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001a32:	4924      	ldr	r1, [pc, #144]	@ (8001ac4 <main+0xd8>)
 8001a34:	4824      	ldr	r0, [pc, #144]	@ (8001ac8 <main+0xdc>)
 8001a36:	f002 fc65 	bl	8004304 <ultrasonic_init>

// Initialize IMU (detects 0x68/0x69, sets 2000 dps; calibration happens later)
uint8_t icm_addrSel = 0;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	70fb      	strb	r3, [r7, #3]
imu_init(&hi2c2, &icm_addrSel);
 8001a3e:	1cfb      	adds	r3, r7, #3
 8001a40:	4619      	mov	r1, r3
 8001a42:	4822      	ldr	r0, [pc, #136]	@ (8001acc <main+0xe0>)
 8001a44:	f7ff fe48 	bl	80016d8 <imu_init>

// Arm first RX
HAL_UART_Receive_IT(&huart3, &uart3_rx_byte, 1);
 8001a48:	2201      	movs	r2, #1
 8001a4a:	4921      	ldr	r1, [pc, #132]	@ (8001ad0 <main+0xe4>)
 8001a4c:	4821      	ldr	r0, [pc, #132]	@ (8001ad4 <main+0xe8>)
 8001a4e:	f007 fb86 	bl	800915e <HAL_UART_Receive_IT>

// Optional startup message
const char *hello = "STM32 UART ready\r\n";
 8001a52:	4b21      	ldr	r3, [pc, #132]	@ (8001ad8 <main+0xec>)
 8001a54:	607b      	str	r3, [r7, #4]
HAL_UART_Transmit(&huart3, (uint8_t*)hello, strlen(hello), HAL_MAX_DELAY);
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f7fe fc0a 	bl	8000270 <strlen>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	b29a      	uxth	r2, r3
 8001a60:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a64:	6879      	ldr	r1, [r7, #4]
 8001a66:	481b      	ldr	r0, [pc, #108]	@ (8001ad4 <main+0xe8>)
 8001a68:	f007 faee 	bl	8009048 <HAL_UART_Transmit>
// (Optional) show which address was used on OLED/UART

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001a6c:	f008 fb32 	bl	800a0d4 <osKernelInitialize>
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  commandQueueHandle = osMessageQueueNew(16, sizeof(command_msg_t), &commandQueue_attributes);
 8001a70:	4a1a      	ldr	r2, [pc, #104]	@ (8001adc <main+0xf0>)
 8001a72:	2106      	movs	r1, #6
 8001a74:	2010      	movs	r0, #16
 8001a76:	f008 fc24 	bl	800a2c2 <osMessageQueueNew>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	4a18      	ldr	r2, [pc, #96]	@ (8001ae0 <main+0xf4>)
 8001a7e:	6013      	str	r3, [r2, #0]
  if (commandQueueHandle == NULL) {
 8001a80:	4b17      	ldr	r3, [pc, #92]	@ (8001ae0 <main+0xf4>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d101      	bne.n	8001a8c <main+0xa0>
    Error_Handler();
 8001a88:	f001 fa48 	bl	8002f1c <Error_Handler>
  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001a8c:	4a15      	ldr	r2, [pc, #84]	@ (8001ae4 <main+0xf8>)
 8001a8e:	2100      	movs	r1, #0
 8001a90:	4815      	ldr	r0, [pc, #84]	@ (8001ae8 <main+0xfc>)
 8001a92:	f008 fb69 	bl	800a168 <osThreadNew>
 8001a96:	4603      	mov	r3, r0
 8001a98:	4a14      	ldr	r2, [pc, #80]	@ (8001aec <main+0x100>)
 8001a9a:	6013      	str	r3, [r2, #0]

  /* creation of controlTask */
  controlTaskHandle = osThreadNew(control_task, NULL, &controlTask_attributes);
 8001a9c:	4a14      	ldr	r2, [pc, #80]	@ (8001af0 <main+0x104>)
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	4814      	ldr	r0, [pc, #80]	@ (8001af4 <main+0x108>)
 8001aa2:	f008 fb61 	bl	800a168 <osThreadNew>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	4a13      	ldr	r2, [pc, #76]	@ (8001af8 <main+0x10c>)
 8001aaa:	6013      	str	r3, [r2, #0]

  /* creation of oledTask */
  oledTaskHandle = osThreadNew(oled_task, NULL, &oledTask_attributes);
 8001aac:	4a13      	ldr	r2, [pc, #76]	@ (8001afc <main+0x110>)
 8001aae:	2100      	movs	r1, #0
 8001ab0:	4813      	ldr	r0, [pc, #76]	@ (8001b00 <main+0x114>)
 8001ab2:	f008 fb59 	bl	800a168 <osThreadNew>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	4a12      	ldr	r2, [pc, #72]	@ (8001b04 <main+0x118>)
 8001aba:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001abc:	f008 fb2e 	bl	800a11c <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  while (1)
 8001ac0:	bf00      	nop
 8001ac2:	e7fd      	b.n	8001ac0 <main+0xd4>
 8001ac4:	40020400 	.word	0x40020400
 8001ac8:	200004f4 	.word	0x200004f4
 8001acc:	200002f0 	.word	0x200002f0
 8001ad0:	200005e0 	.word	0x200005e0
 8001ad4:	2000053c 	.word	0x2000053c
 8001ad8:	080108e0 	.word	0x080108e0
 8001adc:	08010abc 	.word	0x08010abc
 8001ae0:	20000590 	.word	0x20000590
 8001ae4:	08010a50 	.word	0x08010a50
 8001ae8:	080029ed 	.word	0x080029ed
 8001aec:	20000584 	.word	0x20000584
 8001af0:	08010a74 	.word	0x08010a74
 8001af4:	08002d2d 	.word	0x08002d2d
 8001af8:	20000588 	.word	0x20000588
 8001afc:	08010a98 	.word	0x08010a98
 8001b00:	08002d55 	.word	0x08002d55
 8001b04:	2000058c 	.word	0x2000058c

08001b08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b094      	sub	sp, #80	@ 0x50
 8001b0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b0e:	f107 0320 	add.w	r3, r7, #32
 8001b12:	2230      	movs	r2, #48	@ 0x30
 8001b14:	2100      	movs	r1, #0
 8001b16:	4618      	mov	r0, r3
 8001b18:	f00c f820 	bl	800db5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b1c:	f107 030c 	add.w	r3, r7, #12
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]
 8001b2a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	60bb      	str	r3, [r7, #8]
 8001b30:	4b22      	ldr	r3, [pc, #136]	@ (8001bbc <SystemClock_Config+0xb4>)
 8001b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b34:	4a21      	ldr	r2, [pc, #132]	@ (8001bbc <SystemClock_Config+0xb4>)
 8001b36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b3c:	4b1f      	ldr	r3, [pc, #124]	@ (8001bbc <SystemClock_Config+0xb4>)
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b44:	60bb      	str	r3, [r7, #8]
 8001b46:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b48:	2300      	movs	r3, #0
 8001b4a:	607b      	str	r3, [r7, #4]
 8001b4c:	4b1c      	ldr	r3, [pc, #112]	@ (8001bc0 <SystemClock_Config+0xb8>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a1b      	ldr	r2, [pc, #108]	@ (8001bc0 <SystemClock_Config+0xb8>)
 8001b52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b56:	6013      	str	r3, [r2, #0]
 8001b58:	4b19      	ldr	r3, [pc, #100]	@ (8001bc0 <SystemClock_Config+0xb8>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b60:	607b      	str	r3, [r7, #4]
 8001b62:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b64:	2302      	movs	r3, #2
 8001b66:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b6c:	2310      	movs	r3, #16
 8001b6e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b70:	2300      	movs	r3, #0
 8001b72:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b74:	f107 0320 	add.w	r3, r7, #32
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f004 ffdd 	bl	8006b38 <HAL_RCC_OscConfig>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001b84:	f001 f9ca 	bl	8002f1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b88:	230f      	movs	r3, #15
 8001b8a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b94:	2300      	movs	r3, #0
 8001b96:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b9c:	f107 030c 	add.w	r3, r7, #12
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f005 fa40 	bl	8007028 <HAL_RCC_ClockConfig>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001bae:	f001 f9b5 	bl	8002f1c <Error_Handler>
  }
}
 8001bb2:	bf00      	nop
 8001bb4:	3750      	adds	r7, #80	@ 0x50
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40007000 	.word	0x40007000

08001bc4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001bc8:	4b12      	ldr	r3, [pc, #72]	@ (8001c14 <MX_I2C2_Init+0x50>)
 8001bca:	4a13      	ldr	r2, [pc, #76]	@ (8001c18 <MX_I2C2_Init+0x54>)
 8001bcc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001bce:	4b11      	ldr	r3, [pc, #68]	@ (8001c14 <MX_I2C2_Init+0x50>)
 8001bd0:	4a12      	ldr	r2, [pc, #72]	@ (8001c1c <MX_I2C2_Init+0x58>)
 8001bd2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c14 <MX_I2C2_Init+0x50>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001bda:	4b0e      	ldr	r3, [pc, #56]	@ (8001c14 <MX_I2C2_Init+0x50>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001be0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <MX_I2C2_Init+0x50>)
 8001be2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001be6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001be8:	4b0a      	ldr	r3, [pc, #40]	@ (8001c14 <MX_I2C2_Init+0x50>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001bee:	4b09      	ldr	r3, [pc, #36]	@ (8001c14 <MX_I2C2_Init+0x50>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bf4:	4b07      	ldr	r3, [pc, #28]	@ (8001c14 <MX_I2C2_Init+0x50>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bfa:	4b06      	ldr	r3, [pc, #24]	@ (8001c14 <MX_I2C2_Init+0x50>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c00:	4804      	ldr	r0, [pc, #16]	@ (8001c14 <MX_I2C2_Init+0x50>)
 8001c02:	f003 fe1f 	bl	8005844 <HAL_I2C_Init>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001c0c:	f001 f986 	bl	8002f1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001c10:	bf00      	nop
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	200002f0 	.word	0x200002f0
 8001c18:	40005800 	.word	0x40005800
 8001c1c:	000186a0 	.word	0x000186a0

08001c20 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08c      	sub	sp, #48	@ 0x30
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c26:	f107 030c 	add.w	r3, r7, #12
 8001c2a:	2224      	movs	r2, #36	@ 0x24
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f00b ff94 	bl	800db5c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c34:	1d3b      	adds	r3, r7, #4
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c3c:	4b21      	ldr	r3, [pc, #132]	@ (8001cc4 <MX_TIM2_Init+0xa4>)
 8001c3e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c42:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001c44:	4b1f      	ldr	r3, [pc, #124]	@ (8001cc4 <MX_TIM2_Init+0xa4>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4a:	4b1e      	ldr	r3, [pc, #120]	@ (8001cc4 <MX_TIM2_Init+0xa4>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001c50:	4b1c      	ldr	r3, [pc, #112]	@ (8001cc4 <MX_TIM2_Init+0xa4>)
 8001c52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c56:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c58:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc4 <MX_TIM2_Init+0xa4>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c5e:	4b19      	ldr	r3, [pc, #100]	@ (8001cc4 <MX_TIM2_Init+0xa4>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c64:	2303      	movs	r3, #3
 8001c66:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c70:	2300      	movs	r3, #0
 8001c72:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001c74:	230a      	movs	r3, #10
 8001c76:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c80:	2300      	movs	r3, #0
 8001c82:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001c84:	230a      	movs	r3, #10
 8001c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001c88:	f107 030c 	add.w	r3, r7, #12
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	480d      	ldr	r0, [pc, #52]	@ (8001cc4 <MX_TIM2_Init+0xa4>)
 8001c90:	f005 ffbc 	bl	8007c0c <HAL_TIM_Encoder_Init>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001c9a:	f001 f93f 	bl	8002f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ca6:	1d3b      	adds	r3, r7, #4
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4806      	ldr	r0, [pc, #24]	@ (8001cc4 <MX_TIM2_Init+0xa4>)
 8001cac:	f007 f89a 	bl	8008de4 <HAL_TIMEx_MasterConfigSynchronization>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001cb6:	f001 f931 	bl	8002f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cba:	bf00      	nop
 8001cbc:	3730      	adds	r7, #48	@ 0x30
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20000344 	.word	0x20000344

08001cc8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b08c      	sub	sp, #48	@ 0x30
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001cce:	f107 030c 	add.w	r3, r7, #12
 8001cd2:	2224      	movs	r2, #36	@ 0x24
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f00b ff40 	bl	800db5c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cdc:	1d3b      	adds	r3, r7, #4
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ce4:	4b20      	ldr	r3, [pc, #128]	@ (8001d68 <MX_TIM3_Init+0xa0>)
 8001ce6:	4a21      	ldr	r2, [pc, #132]	@ (8001d6c <MX_TIM3_Init+0xa4>)
 8001ce8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001cea:	4b1f      	ldr	r3, [pc, #124]	@ (8001d68 <MX_TIM3_Init+0xa0>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d68 <MX_TIM3_Init+0xa0>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d68 <MX_TIM3_Init+0xa0>)
 8001cf8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cfc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8001d68 <MX_TIM3_Init+0xa0>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d04:	4b18      	ldr	r3, [pc, #96]	@ (8001d68 <MX_TIM3_Init+0xa0>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d12:	2301      	movs	r3, #1
 8001d14:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d16:	2300      	movs	r3, #0
 8001d18:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001d1a:	230a      	movs	r3, #10
 8001d1c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d22:	2301      	movs	r3, #1
 8001d24:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d26:	2300      	movs	r3, #0
 8001d28:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001d2a:	230a      	movs	r3, #10
 8001d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001d2e:	f107 030c 	add.w	r3, r7, #12
 8001d32:	4619      	mov	r1, r3
 8001d34:	480c      	ldr	r0, [pc, #48]	@ (8001d68 <MX_TIM3_Init+0xa0>)
 8001d36:	f005 ff69 	bl	8007c0c <HAL_TIM_Encoder_Init>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001d40:	f001 f8ec 	bl	8002f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d44:	2300      	movs	r3, #0
 8001d46:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d4c:	1d3b      	adds	r3, r7, #4
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4805      	ldr	r0, [pc, #20]	@ (8001d68 <MX_TIM3_Init+0xa0>)
 8001d52:	f007 f847 	bl	8008de4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001d5c:	f001 f8de 	bl	8002f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d60:	bf00      	nop
 8001d62:	3730      	adds	r7, #48	@ 0x30
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	2000038c 	.word	0x2000038c
 8001d6c:	40000400 	.word	0x40000400

08001d70 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b08e      	sub	sp, #56	@ 0x38
 8001d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d76:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d84:	f107 0320 	add.w	r3, r7, #32
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d8e:	1d3b      	adds	r3, r7, #4
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	605a      	str	r2, [r3, #4]
 8001d96:	609a      	str	r2, [r3, #8]
 8001d98:	60da      	str	r2, [r3, #12]
 8001d9a:	611a      	str	r2, [r3, #16]
 8001d9c:	615a      	str	r2, [r3, #20]
 8001d9e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001da0:	4b32      	ldr	r3, [pc, #200]	@ (8001e6c <MX_TIM4_Init+0xfc>)
 8001da2:	4a33      	ldr	r2, [pc, #204]	@ (8001e70 <MX_TIM4_Init+0x100>)
 8001da4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001da6:	4b31      	ldr	r3, [pc, #196]	@ (8001e6c <MX_TIM4_Init+0xfc>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dac:	4b2f      	ldr	r3, [pc, #188]	@ (8001e6c <MX_TIM4_Init+0xfc>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 799;
 8001db2:	4b2e      	ldr	r3, [pc, #184]	@ (8001e6c <MX_TIM4_Init+0xfc>)
 8001db4:	f240 321f 	movw	r2, #799	@ 0x31f
 8001db8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dba:	4b2c      	ldr	r3, [pc, #176]	@ (8001e6c <MX_TIM4_Init+0xfc>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001dc0:	4b2a      	ldr	r3, [pc, #168]	@ (8001e6c <MX_TIM4_Init+0xfc>)
 8001dc2:	2280      	movs	r2, #128	@ 0x80
 8001dc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001dc6:	4829      	ldr	r0, [pc, #164]	@ (8001e6c <MX_TIM4_Init+0xfc>)
 8001dc8:	f005 fb0e 	bl	80073e8 <HAL_TIM_Base_Init>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001dd2:	f001 f8a3 	bl	8002f1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dda:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001ddc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001de0:	4619      	mov	r1, r3
 8001de2:	4822      	ldr	r0, [pc, #136]	@ (8001e6c <MX_TIM4_Init+0xfc>)
 8001de4:	f006 fa94 	bl	8008310 <HAL_TIM_ConfigClockSource>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001dee:	f001 f895 	bl	8002f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001df2:	481e      	ldr	r0, [pc, #120]	@ (8001e6c <MX_TIM4_Init+0xfc>)
 8001df4:	f005 fbb8 	bl	8007568 <HAL_TIM_PWM_Init>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001dfe:	f001 f88d 	bl	8002f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001e02:	2320      	movs	r3, #32
 8001e04:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e0a:	f107 0320 	add.w	r3, r7, #32
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4816      	ldr	r0, [pc, #88]	@ (8001e6c <MX_TIM4_Init+0xfc>)
 8001e12:	f006 ffe7 	bl	8008de4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001e1c:	f001 f87e 	bl	8002f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e20:	2360      	movs	r3, #96	@ 0x60
 8001e22:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e24:	2300      	movs	r3, #0
 8001e26:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e30:	1d3b      	adds	r3, r7, #4
 8001e32:	2208      	movs	r2, #8
 8001e34:	4619      	mov	r1, r3
 8001e36:	480d      	ldr	r0, [pc, #52]	@ (8001e6c <MX_TIM4_Init+0xfc>)
 8001e38:	f006 f9a8 	bl	800818c <HAL_TIM_PWM_ConfigChannel>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001e42:	f001 f86b 	bl	8002f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e46:	1d3b      	adds	r3, r7, #4
 8001e48:	220c      	movs	r2, #12
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4807      	ldr	r0, [pc, #28]	@ (8001e6c <MX_TIM4_Init+0xfc>)
 8001e4e:	f006 f99d 	bl	800818c <HAL_TIM_PWM_ConfigChannel>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001e58:	f001 f860 	bl	8002f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001e5c:	4803      	ldr	r0, [pc, #12]	@ (8001e6c <MX_TIM4_Init+0xfc>)
 8001e5e:	f002 feb3 	bl	8004bc8 <HAL_TIM_MspPostInit>

}
 8001e62:	bf00      	nop
 8001e64:	3738      	adds	r7, #56	@ 0x38
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	200003d4 	.word	0x200003d4
 8001e70:	40000800 	.word	0x40000800

08001e74 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e7a:	f107 0308 	add.w	r3, r7, #8
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
 8001e84:	609a      	str	r2, [r3, #8]
 8001e86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e88:	463b      	mov	r3, r7
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001e90:	4b1d      	ldr	r3, [pc, #116]	@ (8001f08 <MX_TIM5_Init+0x94>)
 8001e92:	4a1e      	ldr	r2, [pc, #120]	@ (8001f0c <MX_TIM5_Init+0x98>)
 8001e94:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1599;
 8001e96:	4b1c      	ldr	r3, [pc, #112]	@ (8001f08 <MX_TIM5_Init+0x94>)
 8001e98:	f240 623f 	movw	r2, #1599	@ 0x63f
 8001e9c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001f08 <MX_TIM5_Init+0x94>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 99;
 8001ea4:	4b18      	ldr	r3, [pc, #96]	@ (8001f08 <MX_TIM5_Init+0x94>)
 8001ea6:	2263      	movs	r2, #99	@ 0x63
 8001ea8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eaa:	4b17      	ldr	r3, [pc, #92]	@ (8001f08 <MX_TIM5_Init+0x94>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb0:	4b15      	ldr	r3, [pc, #84]	@ (8001f08 <MX_TIM5_Init+0x94>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001eb6:	4814      	ldr	r0, [pc, #80]	@ (8001f08 <MX_TIM5_Init+0x94>)
 8001eb8:	f005 fa96 	bl	80073e8 <HAL_TIM_Base_Init>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001ec2:	f001 f82b 	bl	8002f1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ec6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001eca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001ecc:	f107 0308 	add.w	r3, r7, #8
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	480d      	ldr	r0, [pc, #52]	@ (8001f08 <MX_TIM5_Init+0x94>)
 8001ed4:	f006 fa1c 	bl	8008310 <HAL_TIM_ConfigClockSource>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001ede:	f001 f81d 	bl	8002f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001eea:	463b      	mov	r3, r7
 8001eec:	4619      	mov	r1, r3
 8001eee:	4806      	ldr	r0, [pc, #24]	@ (8001f08 <MX_TIM5_Init+0x94>)
 8001ef0:	f006 ff78 	bl	8008de4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001efa:	f001 f80f 	bl	8002f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001efe:	bf00      	nop
 8001f00:	3718      	adds	r7, #24
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	2000041c 	.word	0x2000041c
 8001f0c:	40000c00 	.word	0x40000c00

08001f10 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b096      	sub	sp, #88	@ 0x58
 8001f14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f16:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	605a      	str	r2, [r3, #4]
 8001f20:	609a      	str	r2, [r3, #8]
 8001f22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f24:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f32:	2200      	movs	r2, #0
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	605a      	str	r2, [r3, #4]
 8001f38:	609a      	str	r2, [r3, #8]
 8001f3a:	60da      	str	r2, [r3, #12]
 8001f3c:	611a      	str	r2, [r3, #16]
 8001f3e:	615a      	str	r2, [r3, #20]
 8001f40:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f42:	1d3b      	adds	r3, r7, #4
 8001f44:	2220      	movs	r2, #32
 8001f46:	2100      	movs	r1, #0
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f00b fe07 	bl	800db5c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001f4e:	4b3e      	ldr	r3, [pc, #248]	@ (8002048 <MX_TIM8_Init+0x138>)
 8001f50:	4a3e      	ldr	r2, [pc, #248]	@ (800204c <MX_TIM8_Init+0x13c>)
 8001f52:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 15;
 8001f54:	4b3c      	ldr	r3, [pc, #240]	@ (8002048 <MX_TIM8_Init+0x138>)
 8001f56:	220f      	movs	r2, #15
 8001f58:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f5a:	4b3b      	ldr	r3, [pc, #236]	@ (8002048 <MX_TIM8_Init+0x138>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 8001f60:	4b39      	ldr	r3, [pc, #228]	@ (8002048 <MX_TIM8_Init+0x138>)
 8001f62:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001f66:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f68:	4b37      	ldr	r3, [pc, #220]	@ (8002048 <MX_TIM8_Init+0x138>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001f6e:	4b36      	ldr	r3, [pc, #216]	@ (8002048 <MX_TIM8_Init+0x138>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f74:	4b34      	ldr	r3, [pc, #208]	@ (8002048 <MX_TIM8_Init+0x138>)
 8001f76:	2280      	movs	r2, #128	@ 0x80
 8001f78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001f7a:	4833      	ldr	r0, [pc, #204]	@ (8002048 <MX_TIM8_Init+0x138>)
 8001f7c:	f005 fa34 	bl	80073e8 <HAL_TIM_Base_Init>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001f86:	f000 ffc9 	bl	8002f1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001f90:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001f94:	4619      	mov	r1, r3
 8001f96:	482c      	ldr	r0, [pc, #176]	@ (8002048 <MX_TIM8_Init+0x138>)
 8001f98:	f006 f9ba 	bl	8008310 <HAL_TIM_ConfigClockSource>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001fa2:	f000 ffbb 	bl	8002f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001fa6:	4828      	ldr	r0, [pc, #160]	@ (8002048 <MX_TIM8_Init+0x138>)
 8001fa8:	f005 fade 	bl	8007568 <HAL_TIM_PWM_Init>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001fb2:	f000 ffb3 	bl	8002f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001fbe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4820      	ldr	r0, [pc, #128]	@ (8002048 <MX_TIM8_Init+0x138>)
 8001fc6:	f006 ff0d 	bl	8008de4 <HAL_TIMEx_MasterConfigSynchronization>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001fd0:	f000 ffa4 	bl	8002f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fd4:	2360      	movs	r3, #96	@ 0x60
 8001fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001fec:	2300      	movs	r3, #0
 8001fee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ff0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4813      	ldr	r0, [pc, #76]	@ (8002048 <MX_TIM8_Init+0x138>)
 8001ffa:	f006 f8c7 	bl	800818c <HAL_TIM_PWM_ConfigChannel>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8002004:	f000 ff8a 	bl	8002f1c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002008:	2300      	movs	r3, #0
 800200a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800200c:	2300      	movs	r3, #0
 800200e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002010:	2300      	movs	r3, #0
 8002012:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002014:	2300      	movs	r3, #0
 8002016:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002018:	2300      	movs	r3, #0
 800201a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800201c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002020:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002022:	2300      	movs	r3, #0
 8002024:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002026:	1d3b      	adds	r3, r7, #4
 8002028:	4619      	mov	r1, r3
 800202a:	4807      	ldr	r0, [pc, #28]	@ (8002048 <MX_TIM8_Init+0x138>)
 800202c:	f006 ff56 	bl	8008edc <HAL_TIMEx_ConfigBreakDeadTime>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 8002036:	f000 ff71 	bl	8002f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800203a:	4803      	ldr	r0, [pc, #12]	@ (8002048 <MX_TIM8_Init+0x138>)
 800203c:	f002 fdc4 	bl	8004bc8 <HAL_TIM_MspPostInit>

}
 8002040:	bf00      	nop
 8002042:	3758      	adds	r7, #88	@ 0x58
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	20000464 	.word	0x20000464
 800204c:	40010400 	.word	0x40010400

08002050 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08c      	sub	sp, #48	@ 0x30
 8002054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002056:	f107 0320 	add.w	r3, r7, #32
 800205a:	2200      	movs	r2, #0
 800205c:	601a      	str	r2, [r3, #0]
 800205e:	605a      	str	r2, [r3, #4]
 8002060:	609a      	str	r2, [r3, #8]
 8002062:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002064:	1d3b      	adds	r3, r7, #4
 8002066:	2200      	movs	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
 800206a:	605a      	str	r2, [r3, #4]
 800206c:	609a      	str	r2, [r3, #8]
 800206e:	60da      	str	r2, [r3, #12]
 8002070:	611a      	str	r2, [r3, #16]
 8002072:	615a      	str	r2, [r3, #20]
 8002074:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002076:	4b2b      	ldr	r3, [pc, #172]	@ (8002124 <MX_TIM9_Init+0xd4>)
 8002078:	4a2b      	ldr	r2, [pc, #172]	@ (8002128 <MX_TIM9_Init+0xd8>)
 800207a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 800207c:	4b29      	ldr	r3, [pc, #164]	@ (8002124 <MX_TIM9_Init+0xd4>)
 800207e:	2200      	movs	r2, #0
 8002080:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002082:	4b28      	ldr	r3, [pc, #160]	@ (8002124 <MX_TIM9_Init+0xd4>)
 8002084:	2200      	movs	r2, #0
 8002086:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 799;
 8002088:	4b26      	ldr	r3, [pc, #152]	@ (8002124 <MX_TIM9_Init+0xd4>)
 800208a:	f240 321f 	movw	r2, #799	@ 0x31f
 800208e:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002090:	4b24      	ldr	r3, [pc, #144]	@ (8002124 <MX_TIM9_Init+0xd4>)
 8002092:	2200      	movs	r2, #0
 8002094:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002096:	4b23      	ldr	r3, [pc, #140]	@ (8002124 <MX_TIM9_Init+0xd4>)
 8002098:	2280      	movs	r2, #128	@ 0x80
 800209a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800209c:	4821      	ldr	r0, [pc, #132]	@ (8002124 <MX_TIM9_Init+0xd4>)
 800209e:	f005 f9a3 	bl	80073e8 <HAL_TIM_Base_Init>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 80020a8:	f000 ff38 	bl	8002f1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020b0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80020b2:	f107 0320 	add.w	r3, r7, #32
 80020b6:	4619      	mov	r1, r3
 80020b8:	481a      	ldr	r0, [pc, #104]	@ (8002124 <MX_TIM9_Init+0xd4>)
 80020ba:	f006 f929 	bl	8008310 <HAL_TIM_ConfigClockSource>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 80020c4:	f000 ff2a 	bl	8002f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80020c8:	4816      	ldr	r0, [pc, #88]	@ (8002124 <MX_TIM9_Init+0xd4>)
 80020ca:	f005 fa4d 	bl	8007568 <HAL_TIM_PWM_Init>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 80020d4:	f000 ff22 	bl	8002f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020d8:	2360      	movs	r3, #96	@ 0x60
 80020da:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80020dc:	2300      	movs	r3, #0
 80020de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020e0:	2300      	movs	r3, #0
 80020e2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020e4:	2300      	movs	r3, #0
 80020e6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020e8:	1d3b      	adds	r3, r7, #4
 80020ea:	2200      	movs	r2, #0
 80020ec:	4619      	mov	r1, r3
 80020ee:	480d      	ldr	r0, [pc, #52]	@ (8002124 <MX_TIM9_Init+0xd4>)
 80020f0:	f006 f84c 	bl	800818c <HAL_TIM_PWM_ConfigChannel>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 80020fa:	f000 ff0f 	bl	8002f1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020fe:	1d3b      	adds	r3, r7, #4
 8002100:	2204      	movs	r2, #4
 8002102:	4619      	mov	r1, r3
 8002104:	4807      	ldr	r0, [pc, #28]	@ (8002124 <MX_TIM9_Init+0xd4>)
 8002106:	f006 f841 	bl	800818c <HAL_TIM_PWM_ConfigChannel>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8002110:	f000 ff04 	bl	8002f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8002114:	4803      	ldr	r0, [pc, #12]	@ (8002124 <MX_TIM9_Init+0xd4>)
 8002116:	f002 fd57 	bl	8004bc8 <HAL_TIM_MspPostInit>

}
 800211a:	bf00      	nop
 800211c:	3730      	adds	r7, #48	@ 0x30
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	200004ac 	.word	0x200004ac
 8002128:	40014000 	.word	0x40014000

0800212c <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b088      	sub	sp, #32
 8002130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002132:	f107 0310 	add.w	r3, r7, #16
 8002136:	2200      	movs	r2, #0
 8002138:	601a      	str	r2, [r3, #0]
 800213a:	605a      	str	r2, [r3, #4]
 800213c:	609a      	str	r2, [r3, #8]
 800213e:	60da      	str	r2, [r3, #12]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002140:	463b      	mov	r3, r7
 8002142:	2200      	movs	r2, #0
 8002144:	601a      	str	r2, [r3, #0]
 8002146:	605a      	str	r2, [r3, #4]
 8002148:	609a      	str	r2, [r3, #8]
 800214a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800214c:	4b23      	ldr	r3, [pc, #140]	@ (80021dc <MX_TIM12_Init+0xb0>)
 800214e:	4a24      	ldr	r2, [pc, #144]	@ (80021e0 <MX_TIM12_Init+0xb4>)
 8002150:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 15;
 8002152:	4b22      	ldr	r3, [pc, #136]	@ (80021dc <MX_TIM12_Init+0xb0>)
 8002154:	220f      	movs	r2, #15
 8002156:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002158:	4b20      	ldr	r3, [pc, #128]	@ (80021dc <MX_TIM12_Init+0xb0>)
 800215a:	2200      	movs	r2, #0
 800215c:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800215e:	4b1f      	ldr	r3, [pc, #124]	@ (80021dc <MX_TIM12_Init+0xb0>)
 8002160:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002164:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002166:	4b1d      	ldr	r3, [pc, #116]	@ (80021dc <MX_TIM12_Init+0xb0>)
 8002168:	2200      	movs	r2, #0
 800216a:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800216c:	4b1b      	ldr	r3, [pc, #108]	@ (80021dc <MX_TIM12_Init+0xb0>)
 800216e:	2200      	movs	r2, #0
 8002170:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8002172:	481a      	ldr	r0, [pc, #104]	@ (80021dc <MX_TIM12_Init+0xb0>)
 8002174:	f005 f938 	bl	80073e8 <HAL_TIM_Base_Init>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <MX_TIM12_Init+0x56>
  {
    Error_Handler();
 800217e:	f000 fecd 	bl	8002f1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002182:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002186:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8002188:	f107 0310 	add.w	r3, r7, #16
 800218c:	4619      	mov	r1, r3
 800218e:	4813      	ldr	r0, [pc, #76]	@ (80021dc <MX_TIM12_Init+0xb0>)
 8002190:	f006 f8be 	bl	8008310 <HAL_TIM_ConfigClockSource>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_TIM12_Init+0x72>
  {
    Error_Handler();
 800219a:	f000 febf 	bl	8002f1c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim12) != HAL_OK)
 800219e:	480f      	ldr	r0, [pc, #60]	@ (80021dc <MX_TIM12_Init+0xb0>)
 80021a0:	f005 fb04 	bl	80077ac <HAL_TIM_IC_Init>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <MX_TIM12_Init+0x82>
  {
    Error_Handler();
 80021aa:	f000 feb7 	bl	8002f1c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80021ae:	230a      	movs	r3, #10
 80021b0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80021b2:	2301      	movs	r3, #1
 80021b4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80021b6:	2300      	movs	r3, #0
 80021b8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80021ba:	2300      	movs	r3, #0
 80021bc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80021be:	463b      	mov	r3, r7
 80021c0:	2200      	movs	r2, #0
 80021c2:	4619      	mov	r1, r3
 80021c4:	4805      	ldr	r0, [pc, #20]	@ (80021dc <MX_TIM12_Init+0xb0>)
 80021c6:	f005 ff45 	bl	8008054 <HAL_TIM_IC_ConfigChannel>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <MX_TIM12_Init+0xa8>
  {
    Error_Handler();
 80021d0:	f000 fea4 	bl	8002f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 80021d4:	bf00      	nop
 80021d6:	3720      	adds	r7, #32
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	200004f4 	.word	0x200004f4
 80021e0:	40001800 	.word	0x40001800

080021e4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80021e8:	4b11      	ldr	r3, [pc, #68]	@ (8002230 <MX_USART3_UART_Init+0x4c>)
 80021ea:	4a12      	ldr	r2, [pc, #72]	@ (8002234 <MX_USART3_UART_Init+0x50>)
 80021ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80021ee:	4b10      	ldr	r3, [pc, #64]	@ (8002230 <MX_USART3_UART_Init+0x4c>)
 80021f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80021f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002230 <MX_USART3_UART_Init+0x4c>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80021fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002230 <MX_USART3_UART_Init+0x4c>)
 80021fe:	2200      	movs	r2, #0
 8002200:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002202:	4b0b      	ldr	r3, [pc, #44]	@ (8002230 <MX_USART3_UART_Init+0x4c>)
 8002204:	2200      	movs	r2, #0
 8002206:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002208:	4b09      	ldr	r3, [pc, #36]	@ (8002230 <MX_USART3_UART_Init+0x4c>)
 800220a:	220c      	movs	r2, #12
 800220c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800220e:	4b08      	ldr	r3, [pc, #32]	@ (8002230 <MX_USART3_UART_Init+0x4c>)
 8002210:	2200      	movs	r2, #0
 8002212:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002214:	4b06      	ldr	r3, [pc, #24]	@ (8002230 <MX_USART3_UART_Init+0x4c>)
 8002216:	2200      	movs	r2, #0
 8002218:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800221a:	4805      	ldr	r0, [pc, #20]	@ (8002230 <MX_USART3_UART_Init+0x4c>)
 800221c:	f006 fec4 	bl	8008fa8 <HAL_UART_Init>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002226:	f000 fe79 	bl	8002f1c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800222a:	bf00      	nop
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	2000053c 	.word	0x2000053c
 8002234:	40004800 	.word	0x40004800

08002238 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b08a      	sub	sp, #40	@ 0x28
 800223c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800223e:	f107 0314 	add.w	r3, r7, #20
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
 8002246:	605a      	str	r2, [r3, #4]
 8002248:	609a      	str	r2, [r3, #8]
 800224a:	60da      	str	r2, [r3, #12]
 800224c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800224e:	2300      	movs	r3, #0
 8002250:	613b      	str	r3, [r7, #16]
 8002252:	4b54      	ldr	r3, [pc, #336]	@ (80023a4 <MX_GPIO_Init+0x16c>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002256:	4a53      	ldr	r2, [pc, #332]	@ (80023a4 <MX_GPIO_Init+0x16c>)
 8002258:	f043 0310 	orr.w	r3, r3, #16
 800225c:	6313      	str	r3, [r2, #48]	@ 0x30
 800225e:	4b51      	ldr	r3, [pc, #324]	@ (80023a4 <MX_GPIO_Init+0x16c>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002262:	f003 0310 	and.w	r3, r3, #16
 8002266:	613b      	str	r3, [r7, #16]
 8002268:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800226a:	2300      	movs	r3, #0
 800226c:	60fb      	str	r3, [r7, #12]
 800226e:	4b4d      	ldr	r3, [pc, #308]	@ (80023a4 <MX_GPIO_Init+0x16c>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002272:	4a4c      	ldr	r2, [pc, #304]	@ (80023a4 <MX_GPIO_Init+0x16c>)
 8002274:	f043 0302 	orr.w	r3, r3, #2
 8002278:	6313      	str	r3, [r2, #48]	@ 0x30
 800227a:	4b4a      	ldr	r3, [pc, #296]	@ (80023a4 <MX_GPIO_Init+0x16c>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	60bb      	str	r3, [r7, #8]
 800228a:	4b46      	ldr	r3, [pc, #280]	@ (80023a4 <MX_GPIO_Init+0x16c>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	4a45      	ldr	r2, [pc, #276]	@ (80023a4 <MX_GPIO_Init+0x16c>)
 8002290:	f043 0308 	orr.w	r3, r3, #8
 8002294:	6313      	str	r3, [r2, #48]	@ 0x30
 8002296:	4b43      	ldr	r3, [pc, #268]	@ (80023a4 <MX_GPIO_Init+0x16c>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	f003 0308 	and.w	r3, r3, #8
 800229e:	60bb      	str	r3, [r7, #8]
 80022a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022a2:	2300      	movs	r3, #0
 80022a4:	607b      	str	r3, [r7, #4]
 80022a6:	4b3f      	ldr	r3, [pc, #252]	@ (80023a4 <MX_GPIO_Init+0x16c>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022aa:	4a3e      	ldr	r2, [pc, #248]	@ (80023a4 <MX_GPIO_Init+0x16c>)
 80022ac:	f043 0304 	orr.w	r3, r3, #4
 80022b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b2:	4b3c      	ldr	r3, [pc, #240]	@ (80023a4 <MX_GPIO_Init+0x16c>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	f003 0304 	and.w	r3, r3, #4
 80022ba:	607b      	str	r3, [r7, #4]
 80022bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	603b      	str	r3, [r7, #0]
 80022c2:	4b38      	ldr	r3, [pc, #224]	@ (80023a4 <MX_GPIO_Init+0x16c>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c6:	4a37      	ldr	r2, [pc, #220]	@ (80023a4 <MX_GPIO_Init+0x16c>)
 80022c8:	f043 0301 	orr.w	r3, r3, #1
 80022cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ce:	4b35      	ldr	r3, [pc, #212]	@ (80023a4 <MX_GPIO_Init+0x16c>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	603b      	str	r3, [r7, #0]
 80022d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80022da:	2200      	movs	r2, #0
 80022dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022e0:	4831      	ldr	r0, [pc, #196]	@ (80023a8 <MX_GPIO_Init+0x170>)
 80022e2:	f003 fa95 	bl	8005810 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80022e6:	2200      	movs	r2, #0
 80022e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022ec:	482f      	ldr	r0, [pc, #188]	@ (80023ac <MX_GPIO_Init+0x174>)
 80022ee:	f003 fa8f 	bl	8005810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(trigger_pin_GPIO_Port, trigger_pin_Pin, GPIO_PIN_RESET);
 80022f2:	2200      	movs	r2, #0
 80022f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022f8:	482c      	ldr	r0, [pc, #176]	@ (80023ac <MX_GPIO_Init+0x174>)
 80022fa:	f003 fa89 	bl	8005810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin, GPIO_PIN_RESET);
 80022fe:	2200      	movs	r2, #0
 8002300:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 8002304:	482a      	ldr	r0, [pc, #168]	@ (80023b0 <MX_GPIO_Init+0x178>)
 8002306:	f003 fa83 	bl	8005810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 800230a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800230e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002310:	2301      	movs	r3, #1
 8002312:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002314:	2300      	movs	r3, #0
 8002316:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002318:	2300      	movs	r3, #0
 800231a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 800231c:	f107 0314 	add.w	r3, r7, #20
 8002320:	4619      	mov	r1, r3
 8002322:	4821      	ldr	r0, [pc, #132]	@ (80023a8 <MX_GPIO_Init+0x170>)
 8002324:	f003 f8c0 	bl	80054a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : trigger_pin_Pin */
  GPIO_InitStruct.Pin = trigger_pin_Pin;
 8002328:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800232c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800232e:	2301      	movs	r3, #1
 8002330:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002336:	2300      	movs	r3, #0
 8002338:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(trigger_pin_GPIO_Port, &GPIO_InitStruct);
 800233a:	f107 0314 	add.w	r3, r7, #20
 800233e:	4619      	mov	r1, r3
 8002340:	481a      	ldr	r0, [pc, #104]	@ (80023ac <MX_GPIO_Init+0x174>)
 8002342:	f003 f8b1 	bl	80054a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin OLED_RES_Pin OLED_SDA_Pin OLED_SCL_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin;
 8002346:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 800234a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800234c:	2301      	movs	r3, #1
 800234e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002350:	2300      	movs	r3, #0
 8002352:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002354:	2300      	movs	r3, #0
 8002356:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002358:	f107 0314 	add.w	r3, r7, #20
 800235c:	4619      	mov	r1, r3
 800235e:	4814      	ldr	r0, [pc, #80]	@ (80023b0 <MX_GPIO_Init+0x178>)
 8002360:	f003 f8a2 	bl	80054a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 (Ultrasonic Trigger) */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002364:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002368:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800236a:	2301      	movs	r3, #1
 800236c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236e:	2300      	movs	r3, #0
 8002370:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002372:	2300      	movs	r3, #0
 8002374:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002376:	f107 0314 	add.w	r3, r7, #20
 800237a:	4619      	mov	r1, r3
 800237c:	480b      	ldr	r0, [pc, #44]	@ (80023ac <MX_GPIO_Init+0x174>)
 800237e:	f003 f893 	bl	80054a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8002382:	2301      	movs	r3, #1
 8002384:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002386:	2300      	movs	r3, #0
 8002388:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238a:	2300      	movs	r3, #0
 800238c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800238e:	f107 0314 	add.w	r3, r7, #20
 8002392:	4619      	mov	r1, r3
 8002394:	4804      	ldr	r0, [pc, #16]	@ (80023a8 <MX_GPIO_Init+0x170>)
 8002396:	f003 f887 	bl	80054a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800239a:	bf00      	nop
 800239c:	3728      	adds	r7, #40	@ 0x28
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	40023800 	.word	0x40023800
 80023a8:	40021000 	.word	0x40021000
 80023ac:	40020400 	.word	0x40020400
 80023b0:	40020c00 	.word	0x40020c00

080023b4 <oled_draw_default_layout>:

/* USER CODE BEGIN 4 */
/* USER CODE BEGIN PV */
// UI helpers for progress display
static void oled_draw_default_layout(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  OLED_Clear();
 80023b8:	f001 fc0a 	bl	8003bd0 <OLED_Clear>
  OLED_ShowString(0, 0, (uint8_t*)"Dist(cm):");
 80023bc:	4a09      	ldr	r2, [pc, #36]	@ (80023e4 <oled_draw_default_layout+0x30>)
 80023be:	2100      	movs	r1, #0
 80023c0:	2000      	movs	r0, #0
 80023c2:	f001 fcf7 	bl	8003db4 <OLED_ShowString>
  OLED_ShowString(0, 24, (uint8_t*)"RX char:");
 80023c6:	4a08      	ldr	r2, [pc, #32]	@ (80023e8 <oled_draw_default_layout+0x34>)
 80023c8:	2118      	movs	r1, #24
 80023ca:	2000      	movs	r0, #0
 80023cc:	f001 fcf2 	bl	8003db4 <OLED_ShowString>
  OLED_ShowString(0, 48, (uint8_t*)"Cmd: ");
 80023d0:	4a06      	ldr	r2, [pc, #24]	@ (80023ec <oled_draw_default_layout+0x38>)
 80023d2:	2130      	movs	r1, #48	@ 0x30
 80023d4:	2000      	movs	r0, #0
 80023d6:	f001 fced 	bl	8003db4 <OLED_ShowString>
  OLED_Refresh_Gram();
 80023da:	f001 fb73 	bl	8003ac4 <OLED_Refresh_Gram>
}
 80023de:	bf00      	nop
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	080108f4 	.word	0x080108f4
 80023e8:	08010900 	.word	0x08010900
 80023ec:	0801090c 	.word	0x0801090c

080023f0 <format_rate_line>:

static void format_rate_line(char *out, size_t len, const char *label, float value)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b08c      	sub	sp, #48	@ 0x30
 80023f4:	af04      	add	r7, sp, #16
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	60b9      	str	r1, [r7, #8]
 80023fa:	607a      	str	r2, [r7, #4]
 80023fc:	ed87 0a00 	vstr	s0, [r7]
  int value10 = (int)(value * 10.0f + (value >= 0.0f ? 0.5f : -0.5f));
 8002400:	edd7 7a00 	vldr	s15, [r7]
 8002404:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002408:	ee67 7a87 	vmul.f32	s15, s15, s14
 800240c:	ed97 7a00 	vldr	s14, [r7]
 8002410:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002418:	db02      	blt.n	8002420 <format_rate_line+0x30>
 800241a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800241e:	e001      	b.n	8002424 <format_rate_line+0x34>
 8002420:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002424:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002428:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800242c:	ee17 3a90 	vmov	r3, s15
 8002430:	61fb      	str	r3, [r7, #28]
  int sign = (value10 < 0) ? -1 : 1;
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	2b00      	cmp	r3, #0
 8002436:	da02      	bge.n	800243e <format_rate_line+0x4e>
 8002438:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800243c:	e000      	b.n	8002440 <format_rate_line+0x50>
 800243e:	2301      	movs	r3, #1
 8002440:	61bb      	str	r3, [r7, #24]
  if (value10 < 0) value10 = -value10;
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	2b00      	cmp	r3, #0
 8002446:	da02      	bge.n	800244e <format_rate_line+0x5e>
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	425b      	negs	r3, r3
 800244c:	61fb      	str	r3, [r7, #28]
  int whole = value10 / 10;
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	4a14      	ldr	r2, [pc, #80]	@ (80024a4 <format_rate_line+0xb4>)
 8002452:	fb82 1203 	smull	r1, r2, r2, r3
 8002456:	1092      	asrs	r2, r2, #2
 8002458:	17db      	asrs	r3, r3, #31
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	617b      	str	r3, [r7, #20]
  int tenth = value10 % 10;
 800245e:	69fa      	ldr	r2, [r7, #28]
 8002460:	4b10      	ldr	r3, [pc, #64]	@ (80024a4 <format_rate_line+0xb4>)
 8002462:	fb83 1302 	smull	r1, r3, r3, r2
 8002466:	1099      	asrs	r1, r3, #2
 8002468:	17d3      	asrs	r3, r2, #31
 800246a:	1ac9      	subs	r1, r1, r3
 800246c:	460b      	mov	r3, r1
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	440b      	add	r3, r1
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	613b      	str	r3, [r7, #16]
  (void)snprintf(out, len, "%s:%c%d.%d dps", label, (sign < 0) ? '-' : ' ', whole, tenth);
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	2b00      	cmp	r3, #0
 800247c:	da01      	bge.n	8002482 <format_rate_line+0x92>
 800247e:	232d      	movs	r3, #45	@ 0x2d
 8002480:	e000      	b.n	8002484 <format_rate_line+0x94>
 8002482:	2320      	movs	r3, #32
 8002484:	693a      	ldr	r2, [r7, #16]
 8002486:	9202      	str	r2, [sp, #8]
 8002488:	697a      	ldr	r2, [r7, #20]
 800248a:	9201      	str	r2, [sp, #4]
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a05      	ldr	r2, [pc, #20]	@ (80024a8 <format_rate_line+0xb8>)
 8002492:	68b9      	ldr	r1, [r7, #8]
 8002494:	68f8      	ldr	r0, [r7, #12]
 8002496:	f00b f9e5 	bl	800d864 <sniprintf>
}
 800249a:	bf00      	nop
 800249c:	3720      	adds	r7, #32
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	66666667 	.word	0x66666667
 80024a8:	08010914 	.word	0x08010914

080024ac <oled_show_avg_screen>:

static void oled_show_avg_screen(float left_rate, float right_rate)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b08e      	sub	sp, #56	@ 0x38
 80024b0:	af02      	add	r7, sp, #8
 80024b2:	ed87 0a01 	vstr	s0, [r7, #4]
 80024b6:	edc7 0a00 	vstr	s1, [r7]
  char line[21];

  OLED_Clear();
 80024ba:	f001 fb89 	bl	8003bd0 <OLED_Clear>
  OLED_ShowString(0, 0, (uint8_t*)"Servo Avg Rate");
 80024be:	4a5a      	ldr	r2, [pc, #360]	@ (8002628 <oled_show_avg_screen+0x17c>)
 80024c0:	2100      	movs	r1, #0
 80024c2:	2000      	movs	r0, #0
 80024c4:	f001 fc76 	bl	8003db4 <OLED_ShowString>

  if (fabsf(left_rate) > 0.01f) {
 80024c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80024cc:	eef0 7ae7 	vabs.f32	s15, s15
 80024d0:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 800262c <oled_show_avg_screen+0x180>
 80024d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024dc:	dd09      	ble.n	80024f2 <oled_show_avg_screen+0x46>
    format_rate_line(line, sizeof(line), "Left", left_rate);
 80024de:	f107 0308 	add.w	r3, r7, #8
 80024e2:	ed97 0a01 	vldr	s0, [r7, #4]
 80024e6:	4a52      	ldr	r2, [pc, #328]	@ (8002630 <oled_show_avg_screen+0x184>)
 80024e8:	2115      	movs	r1, #21
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff ff80 	bl	80023f0 <format_rate_line>
 80024f0:	e006      	b.n	8002500 <oled_show_avg_screen+0x54>
  } else {
    (void)snprintf(line, sizeof(line), "Left:    ---");
 80024f2:	f107 0308 	add.w	r3, r7, #8
 80024f6:	4a4f      	ldr	r2, [pc, #316]	@ (8002634 <oled_show_avg_screen+0x188>)
 80024f8:	2115      	movs	r1, #21
 80024fa:	4618      	mov	r0, r3
 80024fc:	f00b f9b2 	bl	800d864 <sniprintf>
  }
  OLED_ShowString(0, 16, (uint8_t*)line);
 8002500:	f107 0308 	add.w	r3, r7, #8
 8002504:	461a      	mov	r2, r3
 8002506:	2110      	movs	r1, #16
 8002508:	2000      	movs	r0, #0
 800250a:	f001 fc53 	bl	8003db4 <OLED_ShowString>

  if (fabsf(right_rate) > 0.01f) {
 800250e:	edd7 7a00 	vldr	s15, [r7]
 8002512:	eef0 7ae7 	vabs.f32	s15, s15
 8002516:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800262c <oled_show_avg_screen+0x180>
 800251a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800251e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002522:	dd09      	ble.n	8002538 <oled_show_avg_screen+0x8c>
    format_rate_line(line, sizeof(line), "Right", right_rate);
 8002524:	f107 0308 	add.w	r3, r7, #8
 8002528:	ed97 0a00 	vldr	s0, [r7]
 800252c:	4a42      	ldr	r2, [pc, #264]	@ (8002638 <oled_show_avg_screen+0x18c>)
 800252e:	2115      	movs	r1, #21
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff ff5d 	bl	80023f0 <format_rate_line>
 8002536:	e006      	b.n	8002546 <oled_show_avg_screen+0x9a>
  } else {
    (void)snprintf(line, sizeof(line), "Right:   ---");
 8002538:	f107 0308 	add.w	r3, r7, #8
 800253c:	4a3f      	ldr	r2, [pc, #252]	@ (800263c <oled_show_avg_screen+0x190>)
 800253e:	2115      	movs	r1, #21
 8002540:	4618      	mov	r0, r3
 8002542:	f00b f98f 	bl	800d864 <sniprintf>
  }
  OLED_ShowString(0, 32, (uint8_t*)line);
 8002546:	f107 0308 	add.w	r3, r7, #8
 800254a:	461a      	mov	r2, r3
 800254c:	2120      	movs	r1, #32
 800254e:	2000      	movs	r0, #0
 8002550:	f001 fc30 	bl	8003db4 <OLED_ShowString>

  if (fabsf(left_rate) > 0.01f && fabsf(right_rate) > 0.01f) {
 8002554:	edd7 7a01 	vldr	s15, [r7, #4]
 8002558:	eef0 7ae7 	vabs.f32	s15, s15
 800255c:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800262c <oled_show_avg_screen+0x180>
 8002560:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002568:	dd49      	ble.n	80025fe <oled_show_avg_screen+0x152>
 800256a:	edd7 7a00 	vldr	s15, [r7]
 800256e:	eef0 7ae7 	vabs.f32	s15, s15
 8002572:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800262c <oled_show_avg_screen+0x180>
 8002576:	eef4 7ac7 	vcmpe.f32	s15, s14
 800257a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800257e:	dd3e      	ble.n	80025fe <oled_show_avg_screen+0x152>
    float ratio = left_rate / right_rate;
 8002580:	edd7 6a01 	vldr	s13, [r7, #4]
 8002584:	ed97 7a00 	vldr	s14, [r7]
 8002588:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800258c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    int ratio100 = (int)(ratio * 100.0f + (ratio >= 0.0f ? 0.5f : -0.5f));
 8002590:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002594:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002640 <oled_show_avg_screen+0x194>
 8002598:	ee67 7a87 	vmul.f32	s15, s15, s14
 800259c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80025a0:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80025a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025a8:	db02      	blt.n	80025b0 <oled_show_avg_screen+0x104>
 80025aa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80025ae:	e001      	b.n	80025b4 <oled_show_avg_screen+0x108>
 80025b0:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80025b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025bc:	ee17 3a90 	vmov	r3, s15
 80025c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    int ratio_int = ratio100 / 100;
 80025c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025c4:	4a1f      	ldr	r2, [pc, #124]	@ (8002644 <oled_show_avg_screen+0x198>)
 80025c6:	fb82 1203 	smull	r1, r2, r2, r3
 80025ca:	1152      	asrs	r2, r2, #5
 80025cc:	17db      	asrs	r3, r3, #31
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	627b      	str	r3, [r7, #36]	@ 0x24
    int ratio_frac = ratio100 % 100;
 80025d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025d4:	4a1b      	ldr	r2, [pc, #108]	@ (8002644 <oled_show_avg_screen+0x198>)
 80025d6:	fb82 1203 	smull	r1, r2, r2, r3
 80025da:	1151      	asrs	r1, r2, #5
 80025dc:	17da      	asrs	r2, r3, #31
 80025de:	1a8a      	subs	r2, r1, r2
 80025e0:	2164      	movs	r1, #100	@ 0x64
 80025e2:	fb01 f202 	mul.w	r2, r1, r2
 80025e6:	1a9b      	subs	r3, r3, r2
 80025e8:	623b      	str	r3, [r7, #32]
    (void)snprintf(line, sizeof(line), "Ratio: %d.%02d", ratio_int, ratio_frac);
 80025ea:	f107 0008 	add.w	r0, r7, #8
 80025ee:	6a3b      	ldr	r3, [r7, #32]
 80025f0:	9300      	str	r3, [sp, #0]
 80025f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f4:	4a14      	ldr	r2, [pc, #80]	@ (8002648 <oled_show_avg_screen+0x19c>)
 80025f6:	2115      	movs	r1, #21
 80025f8:	f00b f934 	bl	800d864 <sniprintf>
  if (fabsf(left_rate) > 0.01f && fabsf(right_rate) > 0.01f) {
 80025fc:	e006      	b.n	800260c <oled_show_avg_screen+0x160>
  } else {
    (void)snprintf(line, sizeof(line), "Ratio:   ---");
 80025fe:	f107 0308 	add.w	r3, r7, #8
 8002602:	4a12      	ldr	r2, [pc, #72]	@ (800264c <oled_show_avg_screen+0x1a0>)
 8002604:	2115      	movs	r1, #21
 8002606:	4618      	mov	r0, r3
 8002608:	f00b f92c 	bl	800d864 <sniprintf>
  }
  OLED_ShowString(0, 48, (uint8_t*)line);
 800260c:	f107 0308 	add.w	r3, r7, #8
 8002610:	461a      	mov	r2, r3
 8002612:	2130      	movs	r1, #48	@ 0x30
 8002614:	2000      	movs	r0, #0
 8002616:	f001 fbcd 	bl	8003db4 <OLED_ShowString>
  OLED_Refresh_Gram();
 800261a:	f001 fa53 	bl	8003ac4 <OLED_Refresh_Gram>
}
 800261e:	bf00      	nop
 8002620:	3730      	adds	r7, #48	@ 0x30
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	08010924 	.word	0x08010924
 800262c:	3c23d70a 	.word	0x3c23d70a
 8002630:	08010934 	.word	0x08010934
 8002634:	0801093c 	.word	0x0801093c
 8002638:	0801094c 	.word	0x0801094c
 800263c:	08010954 	.word	0x08010954
 8002640:	42c80000 	.word	0x42c80000
 8002644:	51eb851f 	.word	0x51eb851f
 8002648:	08010964 	.word	0x08010964
 800264c:	08010974 	.word	0x08010974

08002650 <uart_send_response>:

static void uart_send_response(const char *msg)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  if (msg == NULL) {
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d015      	beq.n	800268a <uart_send_response+0x3a>
    return;
  }

  size_t len = strlen(msg);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7fd fe06 	bl	8000270 <strlen>
 8002664:	60f8      	str	r0, [r7, #12]
  if (len == 0U) {
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d010      	beq.n	800268e <uart_send_response+0x3e>
    return;
  }

  if (len > UINT16_MAX) {
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002672:	d302      	bcc.n	800267a <uart_send_response+0x2a>
    len = UINT16_MAX;
 8002674:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002678:	60fb      	str	r3, [r7, #12]
  }

  (void)HAL_UART_Transmit(&huart3, (uint8_t *)msg, (uint16_t)len, 100);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	b29a      	uxth	r2, r3
 800267e:	2364      	movs	r3, #100	@ 0x64
 8002680:	6879      	ldr	r1, [r7, #4]
 8002682:	4805      	ldr	r0, [pc, #20]	@ (8002698 <uart_send_response+0x48>)
 8002684:	f006 fce0 	bl	8009048 <HAL_UART_Transmit>
 8002688:	e002      	b.n	8002690 <uart_send_response+0x40>
    return;
 800268a:	bf00      	nop
 800268c:	e000      	b.n	8002690 <uart_send_response+0x40>
    return;
 800268e:	bf00      	nop
}
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	2000053c 	.word	0x2000053c

0800269c <uart_process_command>:

static void uart_process_command(const char *cmd)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b0ac      	sub	sp, #176	@ 0xb0
 80026a0:	af02      	add	r7, sp, #8
 80026a2:	6078      	str	r0, [r7, #4]
  if (cmd == NULL) {
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	f000 8188 	beq.w	80029bc <uart_process_command+0x320>
    return;
  }

  if (commandQueueHandle == NULL) {
 80026ac:	4bc5      	ldr	r3, [pc, #788]	@ (80029c4 <uart_process_command+0x328>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d103      	bne.n	80026bc <uart_process_command+0x20>
    uart_send_response("err:init\r\n");
 80026b4:	48c4      	ldr	r0, [pc, #784]	@ (80029c8 <uart_process_command+0x32c>)
 80026b6:	f7ff ffcb 	bl	8002650 <uart_send_response>
    return;
 80026ba:	e180      	b.n	80029be <uart_process_command+0x322>
  }

  char norm[UART_CMD_BUF_SIZE];
  size_t norm_len = 0U;
 80026bc:	2300      	movs	r3, #0
 80026be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  size_t raw_len = strlen(cmd);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f7fd fdd4 	bl	8000270 <strlen>
 80026c8:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
  for (size_t i = 0U; i < raw_len && norm_len < (UART_CMD_BUF_SIZE - 1U); ++i) {
 80026cc:	2300      	movs	r3, #0
 80026ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80026d2:	e040      	b.n	8002756 <uart_process_command+0xba>
    unsigned char uc = (unsigned char)cmd[i];
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80026da:	4413      	add	r3, r2
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (uc == '\r' || uc == '\n') {
 80026e2:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80026e6:	2b0d      	cmp	r3, #13
 80026e8:	d02d      	beq.n	8002746 <uart_process_command+0xaa>
 80026ea:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80026ee:	2b0a      	cmp	r3, #10
 80026f0:	d029      	beq.n	8002746 <uart_process_command+0xaa>
      continue;
    }
    if (isspace(uc)) {
 80026f2:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80026f6:	3301      	adds	r3, #1
 80026f8:	4ab4      	ldr	r2, [pc, #720]	@ (80029cc <uart_process_command+0x330>)
 80026fa:	4413      	add	r3, r2
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	f003 0308 	and.w	r3, r3, #8
 8002702:	2b00      	cmp	r3, #0
 8002704:	d121      	bne.n	800274a <uart_process_command+0xae>
      continue;
    }
    norm[norm_len++] = (char)toupper(uc);
 8002706:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800270a:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800270e:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8002712:	3301      	adds	r3, #1
 8002714:	4aad      	ldr	r2, [pc, #692]	@ (80029cc <uart_process_command+0x330>)
 8002716:	4413      	add	r3, r2
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	f003 0303 	and.w	r3, r3, #3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d104      	bne.n	800272c <uart_process_command+0x90>
 8002722:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8002726:	f1a3 0220 	sub.w	r2, r3, #32
 800272a:	e001      	b.n	8002730 <uart_process_command+0x94>
 800272c:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 8002730:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002734:	1c59      	adds	r1, r3, #1
 8002736:	f8c7 10a4 	str.w	r1, [r7, #164]	@ 0xa4
 800273a:	b2d2      	uxtb	r2, r2
 800273c:	33a8      	adds	r3, #168	@ 0xa8
 800273e:	443b      	add	r3, r7
 8002740:	f803 2c48 	strb.w	r2, [r3, #-72]
 8002744:	e002      	b.n	800274c <uart_process_command+0xb0>
      continue;
 8002746:	bf00      	nop
 8002748:	e000      	b.n	800274c <uart_process_command+0xb0>
      continue;
 800274a:	bf00      	nop
  for (size_t i = 0U; i < raw_len && norm_len < (UART_CMD_BUF_SIZE - 1U); ++i) {
 800274c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002750:	3301      	adds	r3, #1
 8002752:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002756:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800275a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800275e:	429a      	cmp	r2, r3
 8002760:	d203      	bcs.n	800276a <uart_process_command+0xce>
 8002762:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002766:	2b1e      	cmp	r3, #30
 8002768:	d9b4      	bls.n	80026d4 <uart_process_command+0x38>
  }
  norm[norm_len] = '\0';
 800276a:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 800276e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002772:	4413      	add	r3, r2
 8002774:	2200      	movs	r2, #0
 8002776:	701a      	strb	r2, [r3, #0]

  if (norm_len == 0U) {
 8002778:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800277c:	2b00      	cmp	r3, #0
 800277e:	d103      	bne.n	8002788 <uart_process_command+0xec>
    uart_send_response("err:empty\r\n");
 8002780:	4893      	ldr	r0, [pc, #588]	@ (80029d0 <uart_process_command+0x334>)
 8002782:	f7ff ff65 	bl	8002650 <uart_send_response>
    return;
 8002786:	e11a      	b.n	80029be <uart_process_command+0x322>
  }

  if (norm_len == 1U) {
 8002788:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800278c:	2b01      	cmp	r3, #1
 800278e:	d103      	bne.n	8002798 <uart_process_command+0xfc>
    uart_send_response("err:cmd\r\n");
 8002790:	4890      	ldr	r0, [pc, #576]	@ (80029d4 <uart_process_command+0x338>)
 8002792:	f7ff ff5d 	bl	8002650 <uart_send_response>
    return;
 8002796:	e112      	b.n	80029be <uart_process_command+0x322>
  }

  if (norm_len >= 2U) {
 8002798:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800279c:	2b01      	cmp	r3, #1
 800279e:	d958      	bls.n	8002852 <uart_process_command+0x1b6>
    char c0 = norm[0];
 80027a0:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 80027a4:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
    char c1 = norm[1];
 80027a8:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 80027ac:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
    if ((c0 == 'F' || c0 == 'B') && (c1 == 'R' || c1 == 'L')) {
 80027b0:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 80027b4:	2b46      	cmp	r3, #70	@ 0x46
 80027b6:	d003      	beq.n	80027c0 <uart_process_command+0x124>
 80027b8:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 80027bc:	2b42      	cmp	r3, #66	@ 0x42
 80027be:	d148      	bne.n	8002852 <uart_process_command+0x1b6>
 80027c0:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 80027c4:	2b52      	cmp	r3, #82	@ 0x52
 80027c6:	d003      	beq.n	80027d0 <uart_process_command+0x134>
 80027c8:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 80027cc:	2b4c      	cmp	r3, #76	@ 0x4c
 80027ce:	d140      	bne.n	8002852 <uart_process_command+0x1b6>
      char turn_cmd;
      if (c0 == 'F') {
 80027d0:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 80027d4:	2b46      	cmp	r3, #70	@ 0x46
 80027d6:	d109      	bne.n	80027ec <uart_process_command+0x150>
        turn_cmd = (c1 == 'R') ? 'R' : 'L';
 80027d8:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 80027dc:	2b52      	cmp	r3, #82	@ 0x52
 80027de:	d101      	bne.n	80027e4 <uart_process_command+0x148>
 80027e0:	2352      	movs	r3, #82	@ 0x52
 80027e2:	e000      	b.n	80027e6 <uart_process_command+0x14a>
 80027e4:	234c      	movs	r3, #76	@ 0x4c
 80027e6:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 80027ea:	e008      	b.n	80027fe <uart_process_command+0x162>
      } else {
        turn_cmd = (c1 == 'R') ? 'r' : 'l';
 80027ec:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 80027f0:	2b52      	cmp	r3, #82	@ 0x52
 80027f2:	d101      	bne.n	80027f8 <uart_process_command+0x15c>
 80027f4:	2372      	movs	r3, #114	@ 0x72
 80027f6:	e000      	b.n	80027fa <uart_process_command+0x15e>
 80027f8:	236c      	movs	r3, #108	@ 0x6c
 80027fa:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
      }

      command_msg_t msg = {
 80027fe:	2301      	movs	r3, #1
 8002800:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002804:	235a      	movs	r3, #90	@ 0x5a
 8002806:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8002808:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800280c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        .type = CMD_TYPE_TURN,
        .value_cm = 90,
        .opcode = turn_cmd
      };

      if (osMessageQueuePut(commandQueueHandle, &msg, 0U, 0U) != osOK) {
 8002810:	4b6c      	ldr	r3, [pc, #432]	@ (80029c4 <uart_process_command+0x328>)
 8002812:	6818      	ldr	r0, [r3, #0]
 8002814:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8002818:	2300      	movs	r3, #0
 800281a:	2200      	movs	r2, #0
 800281c:	f007 fdc4 	bl	800a3a8 <osMessageQueuePut>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d003      	beq.n	800282e <uart_process_command+0x192>
        uart_send_response("err:queue\r\n");
 8002826:	486c      	ldr	r0, [pc, #432]	@ (80029d8 <uart_process_command+0x33c>)
 8002828:	f7ff ff12 	bl	8002650 <uart_send_response>
 800282c:	e0c7      	b.n	80029be <uart_process_command+0x322>
      } else {
        char resp[24];
        (void)snprintf(resp, sizeof(resp), "ok %c%c\r\n", c0, c1);
 800282e:	f897 208d 	ldrb.w	r2, [r7, #141]	@ 0x8d
 8002832:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8002836:	f107 000c 	add.w	r0, r7, #12
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	4613      	mov	r3, r2
 800283e:	4a67      	ldr	r2, [pc, #412]	@ (80029dc <uart_process_command+0x340>)
 8002840:	2118      	movs	r1, #24
 8002842:	f00b f80f 	bl	800d864 <sniprintf>
        uart_send_response(resp);
 8002846:	f107 030c 	add.w	r3, r7, #12
 800284a:	4618      	mov	r0, r3
 800284c:	f7ff ff00 	bl	8002650 <uart_send_response>
 8002850:	e0b5      	b.n	80029be <uart_process_command+0x322>
      }
      return;
    }
  }

  char opcode = norm[0];
 8002852:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8002856:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
  if (opcode != 'F' && opcode != 'B') {
 800285a:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800285e:	2b46      	cmp	r3, #70	@ 0x46
 8002860:	d007      	beq.n	8002872 <uart_process_command+0x1d6>
 8002862:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8002866:	2b42      	cmp	r3, #66	@ 0x42
 8002868:	d003      	beq.n	8002872 <uart_process_command+0x1d6>
    uart_send_response("err:cmd\r\n");
 800286a:	485a      	ldr	r0, [pc, #360]	@ (80029d4 <uart_process_command+0x338>)
 800286c:	f7ff fef0 	bl	8002650 <uart_send_response>
    return;
 8002870:	e0a5      	b.n	80029be <uart_process_command+0x322>
  }

  size_t pos = 1U;
 8002872:	2301      	movs	r3, #1
 8002874:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  while (pos < norm_len && norm[pos] == opcode) {
 8002878:	e004      	b.n	8002884 <uart_process_command+0x1e8>
    pos++;
 800287a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800287e:	3301      	adds	r3, #1
 8002880:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  while (pos < norm_len && norm[pos] == opcode) {
 8002884:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8002888:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800288c:	429a      	cmp	r2, r3
 800288e:	d209      	bcs.n	80028a4 <uart_process_command+0x208>
 8002890:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8002894:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002898:	4413      	add	r3, r2
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	f897 208b 	ldrb.w	r2, [r7, #139]	@ 0x8b
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d0ea      	beq.n	800287a <uart_process_command+0x1de>
  }

  if (pos >= norm_len) {
 80028a4:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80028a8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d303      	bcc.n	80028b8 <uart_process_command+0x21c>
    uart_send_response("err:value\r\n");
 80028b0:	484b      	ldr	r0, [pc, #300]	@ (80029e0 <uart_process_command+0x344>)
 80028b2:	f7ff fecd 	bl	8002650 <uart_send_response>
    return;
 80028b6:	e082      	b.n	80029be <uart_process_command+0x322>
  }

  char num_buf[12];
  size_t num_len = 0U;
 80028b8:	2300      	movs	r3, #0
 80028ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  while (pos < norm_len) {
 80028be:	e02d      	b.n	800291c <uart_process_command+0x280>
    char ch = norm[pos];
 80028c0:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 80028c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80028c8:	4413      	add	r3, r2
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
    if (!isdigit((unsigned char)ch)) {
 80028d0:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 80028d4:	3301      	adds	r3, #1
 80028d6:	4a3d      	ldr	r2, [pc, #244]	@ (80029cc <uart_process_command+0x330>)
 80028d8:	4413      	add	r3, r2
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	f003 0304 	and.w	r3, r3, #4
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d103      	bne.n	80028ec <uart_process_command+0x250>
      uart_send_response("err:value\r\n");
 80028e4:	483e      	ldr	r0, [pc, #248]	@ (80029e0 <uart_process_command+0x344>)
 80028e6:	f7ff feb3 	bl	8002650 <uart_send_response>
      return;
 80028ea:	e068      	b.n	80029be <uart_process_command+0x322>
    }
    if (num_len >= sizeof(num_buf) - 1U) {
 80028ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80028f0:	2b0a      	cmp	r3, #10
 80028f2:	d903      	bls.n	80028fc <uart_process_command+0x260>
      uart_send_response("err:range\r\n");
 80028f4:	483b      	ldr	r0, [pc, #236]	@ (80029e4 <uart_process_command+0x348>)
 80028f6:	f7ff feab 	bl	8002650 <uart_send_response>
      return;
 80028fa:	e060      	b.n	80029be <uart_process_command+0x322>
    }
    num_buf[num_len++] = ch;
 80028fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002900:	1c5a      	adds	r2, r3, #1
 8002902:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002906:	33a8      	adds	r3, #168	@ 0xa8
 8002908:	443b      	add	r3, r7
 800290a:	f897 2083 	ldrb.w	r2, [r7, #131]	@ 0x83
 800290e:	f803 2c54 	strb.w	r2, [r3, #-84]
    pos++;
 8002912:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002916:	3301      	adds	r3, #1
 8002918:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  while (pos < norm_len) {
 800291c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8002920:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002924:	429a      	cmp	r2, r3
 8002926:	d3cb      	bcc.n	80028c0 <uart_process_command+0x224>
  }
  num_buf[num_len] = '\0';
 8002928:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 800292c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002930:	4413      	add	r3, r2
 8002932:	2200      	movs	r2, #0
 8002934:	701a      	strb	r2, [r3, #0]

  long dist = strtol(num_buf, NULL, 10);
 8002936:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800293a:	220a      	movs	r2, #10
 800293c:	2100      	movs	r1, #0
 800293e:	4618      	mov	r0, r3
 8002940:	f00b f8e4 	bl	800db0c <strtol>
 8002944:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (dist <= 0L || dist > 1000L) {
 8002948:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800294c:	2b00      	cmp	r3, #0
 800294e:	dd04      	ble.n	800295a <uart_process_command+0x2be>
 8002950:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002954:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002958:	dd03      	ble.n	8002962 <uart_process_command+0x2c6>
    uart_send_response("err:range\r\n");
 800295a:	4822      	ldr	r0, [pc, #136]	@ (80029e4 <uart_process_command+0x348>)
 800295c:	f7ff fe78 	bl	8002650 <uart_send_response>
    return;
 8002960:	e02d      	b.n	80029be <uart_process_command+0x322>
  }

  command_msg_t msg = {
 8002962:	2300      	movs	r3, #0
 8002964:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
    .type = CMD_TYPE_MOVE,
    .value_cm = (int16_t)dist,
 8002968:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800296c:	b21b      	sxth	r3, r3
  command_msg_t msg = {
 800296e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002972:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8002976:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    .opcode = opcode
  };

  if (osMessageQueuePut(commandQueueHandle, &msg, 0U, 0U) != osOK) {
 800297a:	4b12      	ldr	r3, [pc, #72]	@ (80029c4 <uart_process_command+0x328>)
 800297c:	6818      	ldr	r0, [r3, #0]
 800297e:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8002982:	2300      	movs	r3, #0
 8002984:	2200      	movs	r2, #0
 8002986:	f007 fd0f 	bl	800a3a8 <osMessageQueuePut>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d003      	beq.n	8002998 <uart_process_command+0x2fc>
    uart_send_response("err:queue\r\n");
 8002990:	4811      	ldr	r0, [pc, #68]	@ (80029d8 <uart_process_command+0x33c>)
 8002992:	f7ff fe5d 	bl	8002650 <uart_send_response>
    return;
 8002996:	e012      	b.n	80029be <uart_process_command+0x322>
  }

  char resp[32];
  (void)snprintf(resp, sizeof(resp), "ok %c %ld\r\n", opcode, dist);
 8002998:	f897 208b 	ldrb.w	r2, [r7, #139]	@ 0x8b
 800299c:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80029a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029a4:	9300      	str	r3, [sp, #0]
 80029a6:	4613      	mov	r3, r2
 80029a8:	4a0f      	ldr	r2, [pc, #60]	@ (80029e8 <uart_process_command+0x34c>)
 80029aa:	2120      	movs	r1, #32
 80029ac:	f00a ff5a 	bl	800d864 <sniprintf>
  uart_send_response(resp);
 80029b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7ff fe4b 	bl	8002650 <uart_send_response>
 80029ba:	e000      	b.n	80029be <uart_process_command+0x322>
    return;
 80029bc:	bf00      	nop
}
 80029be:	37a8      	adds	r7, #168	@ 0xa8
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	20000590 	.word	0x20000590
 80029c8:	08010984 	.word	0x08010984
 80029cc:	080116c1 	.word	0x080116c1
 80029d0:	08010990 	.word	0x08010990
 80029d4:	0801099c 	.word	0x0801099c
 80029d8:	080109a8 	.word	0x080109a8
 80029dc:	080109b4 	.word	0x080109b4
 80029e0:	080109c0 	.word	0x080109c0
 80029e4:	080109cc 	.word	0x080109cc
 80029e8:	080109d8 	.word	0x080109d8

080029ec <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b0aa      	sub	sp, #168	@ 0xa8
 80029f0:	af02      	add	r7, sp, #8
 80029f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  // Initialize servo on TIM8 CH1. Compute tick_us from current timer clock and prescaler.
  {
    uint32_t pclk2 = HAL_RCC_GetPCLK2Freq();
 80029f4:	f004 fce4 	bl	80073c0 <HAL_RCC_GetPCLK2Freq>
 80029f8:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
    uint32_t timclk = pclk2; // APB2 prescaler = 1
 80029fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a00:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    float tick_us = ((float)(htim8.Init.Prescaler + 1U)) * (1000000.0f / (float)timclk);
 8002a04:	4bbe      	ldr	r3, [pc, #760]	@ (8002d00 <StartDefaultTask+0x314>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	3301      	adds	r3, #1
 8002a0a:	ee07 3a90 	vmov	s15, r3
 8002a0e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a12:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a16:	ee07 3a90 	vmov	s15, r3
 8002a1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a1e:	ed9f 6ab9 	vldr	s12, [pc, #740]	@ 8002d04 <StartDefaultTask+0x318>
 8002a22:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002a26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a2a:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
    // Example with HSI=16MHz, APB2=16MHz, PSC=319 => tick_us ~ 20.0, ARR=999 => 50 Hz PWM

  // L/R Turn radius at 100% ~ 25-30cm
  // Servo calibration: SERVO_LEFT_LIMIT_US..SERVO_RIGHT_LIMIT_US
  Servo_Attach(&global_steer, &htim8, TIM_CHANNEL_1, tick_us,
 8002a2e:	f640 2382 	movw	r3, #2690	@ 0xa82
 8002a32:	9301      	str	r3, [sp, #4]
 8002a34:	f240 53e4 	movw	r3, #1508	@ 0x5e4
 8002a38:	9300      	str	r3, [sp, #0]
 8002a3a:	f240 433c 	movw	r3, #1084	@ 0x43c
 8002a3e:	ed97 0a24 	vldr	s0, [r7, #144]	@ 0x90
 8002a42:	2200      	movs	r2, #0
 8002a44:	49ae      	ldr	r1, [pc, #696]	@ (8002d00 <StartDefaultTask+0x314>)
 8002a46:	48b0      	ldr	r0, [pc, #704]	@ (8002d08 <StartDefaultTask+0x31c>)
 8002a48:	f001 fdf6 	bl	8004638 <Servo_Attach>
               SERVO_LEFT_LIMIT_US, SERVO_CENTER_US, SERVO_RIGHT_LIMIT_US);
  }

  if (Servo_Start(&global_steer) != HAL_OK) {
 8002a4c:	48ae      	ldr	r0, [pc, #696]	@ (8002d08 <StartDefaultTask+0x31c>)
 8002a4e:	f001 fe1c 	bl	800468a <Servo_Start>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d004      	beq.n	8002a62 <StartDefaultTask+0x76>
    for(;;) { osDelay(1000); }
 8002a58:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a5c:	f007 fc16 	bl	800a28c <osDelay>
 8002a60:	e7fa      	b.n	8002a58 <StartDefaultTask+0x6c>
  }
  
  // Center servo to perfect alignment position
  Servo_Center(&global_steer);
 8002a62:	48a9      	ldr	r0, [pc, #676]	@ (8002d08 <StartDefaultTask+0x31c>)
 8002a64:	f7fe ff12 	bl	800188c <Servo_Center>

  // Wait for the user button before starting motion commands.
  g_user_start_requested = 0;
 8002a68:	4ba8      	ldr	r3, [pc, #672]	@ (8002d0c <StartDefaultTask+0x320>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	701a      	strb	r2, [r3, #0]
  uint8_t prev_pressed = user_is_pressed();
 8002a6e:	f002 faa7 	bl	8004fc0 <user_is_pressed>
 8002a72:	4603      	mov	r3, r0
 8002a74:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
  while (!g_user_start_requested) {
 8002a78:	e016      	b.n	8002aa8 <StartDefaultTask+0xbc>
    uint8_t pressed = user_is_pressed();
 8002a7a:	f002 faa1 	bl	8004fc0 <user_is_pressed>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
    if (!prev_pressed && pressed) {
 8002a84:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d106      	bne.n	8002a9a <StartDefaultTask+0xae>
 8002a8c:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d002      	beq.n	8002a9a <StartDefaultTask+0xae>
      g_user_start_requested = 1;
 8002a94:	4b9d      	ldr	r3, [pc, #628]	@ (8002d0c <StartDefaultTask+0x320>)
 8002a96:	2201      	movs	r2, #1
 8002a98:	701a      	strb	r2, [r3, #0]
    }
    prev_pressed = pressed;
 8002a9a:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 8002a9e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
    osDelay(10);
 8002aa2:	200a      	movs	r0, #10
 8002aa4:	f007 fbf2 	bl	800a28c <osDelay>
  while (!g_user_start_requested) {
 8002aa8:	4b98      	ldr	r3, [pc, #608]	@ (8002d0c <StartDefaultTask+0x320>)
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d0e3      	beq.n	8002a7a <StartDefaultTask+0x8e>
  }

  // Give the operator a short buffer, then zero the yaw for the run
  g_is_calibrating = 1;
 8002ab2:	4b97      	ldr	r3, [pc, #604]	@ (8002d10 <StartDefaultTask+0x324>)
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	701a      	strb	r2, [r3, #0]
  osDelay(1000);
 8002ab8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002abc:	f007 fbe6 	bl	800a28c <osDelay>
  motor_stop();
 8002ac0:	f000 fb28 	bl	8003114 <motor_stop>
  
  // Gyro bias is now automatically set during IMU initialization (0.43 deg/s)
  // Just zero the yaw for the current run
  imu_zero_yaw();
 8002ac4:	f7fe fe6c 	bl	80017a0 <imu_zero_yaw>
  g_is_calibrating = 0;
 8002ac8:	4b91      	ldr	r3, [pc, #580]	@ (8002d10 <StartDefaultTask+0x324>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	701a      	strb	r2, [r3, #0]

  Servo_Center(&global_steer);
 8002ace:	488e      	ldr	r0, [pc, #568]	@ (8002d08 <StartDefaultTask+0x31c>)
 8002ad0:	f7fe fedc 	bl	800188c <Servo_Center>
  control_set_target_ticks_per_dt(0, 0);
 8002ad4:	2100      	movs	r1, #0
 8002ad6:	2000      	movs	r0, #0
 8002ad8:	f7fe fc46 	bl	8001368 <control_set_target_ticks_per_dt>
  motor_stop();
 8002adc:	f000 fb1a 	bl	8003114 <motor_stop>
  g_current_instr = 0;
 8002ae0:	4b8c      	ldr	r3, [pc, #560]	@ (8002d14 <StartDefaultTask+0x328>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	701a      	strb	r2, [r3, #0]

  // First press: 90 left turn
  execute_turn_move('L', 50);
 8002ae6:	2132      	movs	r1, #50	@ 0x32
 8002ae8:	204c      	movs	r0, #76	@ 0x4c
 8002aea:	f7fe ff55 	bl	8001998 <execute_turn_move>

  // Wait for a second button press to trigger the return rotation.
  g_user_start_requested = 0;
 8002aee:	4b87      	ldr	r3, [pc, #540]	@ (8002d0c <StartDefaultTask+0x320>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	701a      	strb	r2, [r3, #0]
  prev_pressed = user_is_pressed();
 8002af4:	f002 fa64 	bl	8004fc0 <user_is_pressed>
 8002af8:	4603      	mov	r3, r0
 8002afa:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
  while (!g_user_start_requested) {
 8002afe:	e016      	b.n	8002b2e <StartDefaultTask+0x142>
    uint8_t pressed = user_is_pressed();
 8002b00:	f002 fa5e 	bl	8004fc0 <user_is_pressed>
 8002b04:	4603      	mov	r3, r0
 8002b06:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
    if (!prev_pressed && pressed) {
 8002b0a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d106      	bne.n	8002b20 <StartDefaultTask+0x134>
 8002b12:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d002      	beq.n	8002b20 <StartDefaultTask+0x134>
      g_user_start_requested = 1;
 8002b1a:	4b7c      	ldr	r3, [pc, #496]	@ (8002d0c <StartDefaultTask+0x320>)
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	701a      	strb	r2, [r3, #0]
    }
    prev_pressed = pressed;
 8002b20:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8002b24:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
    osDelay(10);
 8002b28:	200a      	movs	r0, #10
 8002b2a:	f007 fbaf 	bl	800a28c <osDelay>
  while (!g_user_start_requested) {
 8002b2e:	4b77      	ldr	r3, [pc, #476]	@ (8002d0c <StartDefaultTask+0x320>)
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d0e3      	beq.n	8002b00 <StartDefaultTask+0x114>
  }

  // Second press: 90 right turn
  execute_turn_move('R', 50);
 8002b38:	2132      	movs	r1, #50	@ 0x32
 8002b3a:	2052      	movs	r0, #82	@ 0x52
 8002b3c:	f7fe ff2c 	bl	8001998 <execute_turn_move>

  for(;;) {
    command_msg_t msg;
    if (osMessageQueueGet(commandQueueHandle, &msg, NULL, osWaitForever) != osOK) {
 8002b40:	4b75      	ldr	r3, [pc, #468]	@ (8002d18 <StartDefaultTask+0x32c>)
 8002b42:	6818      	ldr	r0, [r3, #0]
 8002b44:	f107 017c 	add.w	r1, r7, #124	@ 0x7c
 8002b48:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f007 fc8b 	bl	800a468 <osMessageQueueGet>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	f040 80d0 	bne.w	8002cfa <StartDefaultTask+0x30e>
      continue;
    }

    if (msg.type == CMD_TYPE_MOVE) {
 8002b5a:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d165      	bne.n	8002c2e <StartDefaultTask+0x242>
      float dist_cm = (msg.opcode == 'B') ? -(float)msg.value_cm : (float)msg.value_cm;
 8002b62:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8002b66:	2b42      	cmp	r3, #66	@ 0x42
 8002b68:	d108      	bne.n	8002b7c <StartDefaultTask+0x190>
 8002b6a:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8002b6e:	ee07 3a90 	vmov	s15, r3
 8002b72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b76:	eef1 7a67 	vneg.f32	s15, s15
 8002b7a:	e005      	b.n	8002b88 <StartDefaultTask+0x19c>
 8002b7c:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8002b80:	ee07 3a90 	vmov	s15, r3
 8002b84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b88:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
      g_current_instr = (dist_cm >= 0.0f) ? 'S' : 's';
 8002b8c:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002b90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b98:	db01      	blt.n	8002b9e <StartDefaultTask+0x1b2>
 8002b9a:	2253      	movs	r2, #83	@ 0x53
 8002b9c:	e000      	b.n	8002ba0 <StartDefaultTask+0x1b4>
 8002b9e:	2273      	movs	r2, #115	@ 0x73
 8002ba0:	4b5c      	ldr	r3, [pc, #368]	@ (8002d14 <StartDefaultTask+0x328>)
 8002ba2:	701a      	strb	r2, [r3, #0]
      char dbg[32];
      (void)snprintf(dbg, sizeof(dbg), "exec %c %d\r\n", msg.opcode, (int)msg.value_cm);
 8002ba4:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8002ba8:	461a      	mov	r2, r3
 8002baa:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8002bae:	f107 000c 	add.w	r0, r7, #12
 8002bb2:	9300      	str	r3, [sp, #0]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	4a59      	ldr	r2, [pc, #356]	@ (8002d1c <StartDefaultTask+0x330>)
 8002bb8:	2120      	movs	r1, #32
 8002bba:	f00a fe53 	bl	800d864 <sniprintf>
      uart_send_response(dbg);
 8002bbe:	f107 030c 	add.w	r3, r7, #12
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7ff fd44 	bl	8002650 <uart_send_response>
      move_start_straight(dist_cm);
 8002bc8:	ed97 0a22 	vldr	s0, [r7, #136]	@ 0x88
 8002bcc:	f000 fb44 	bl	8003258 <move_start_straight>
      while (move_is_active()) {
 8002bd0:	e002      	b.n	8002bd8 <StartDefaultTask+0x1ec>
        osDelay(5);
 8002bd2:	2005      	movs	r0, #5
 8002bd4:	f007 fb5a 	bl	800a28c <osDelay>
      while (move_is_active()) {
 8002bd8:	f000 fb32 	bl	8003240 <move_is_active>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1f7      	bne.n	8002bd2 <StartDefaultTask+0x1e6>
      }
      control_set_target_ticks_per_dt(0, 0);
 8002be2:	2100      	movs	r1, #0
 8002be4:	2000      	movs	r0, #0
 8002be6:	f7fe fbbf 	bl	8001368 <control_set_target_ticks_per_dt>
      motor_brake_ms(50);
 8002bea:	2032      	movs	r0, #50	@ 0x32
 8002bec:	f000 faae 	bl	800314c <motor_brake_ms>
      motor_stop();
 8002bf0:	f000 fa90 	bl	8003114 <motor_stop>
      Servo_Center(&global_steer);
 8002bf4:	4844      	ldr	r0, [pc, #272]	@ (8002d08 <StartDefaultTask+0x31c>)
 8002bf6:	f7fe fe49 	bl	800188c <Servo_Center>
      char done_msg[32];
      char dir = (msg.opcode == 'B') ? 'B' : 'F';
 8002bfa:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8002bfe:	2b42      	cmp	r3, #66	@ 0x42
 8002c00:	d101      	bne.n	8002c06 <StartDefaultTask+0x21a>
 8002c02:	2342      	movs	r3, #66	@ 0x42
 8002c04:	e000      	b.n	8002c08 <StartDefaultTask+0x21c>
 8002c06:	2346      	movs	r3, #70	@ 0x46
 8002c08:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      (void)snprintf(done_msg, sizeof(done_msg), "done %c %d\r\n", dir, (int)msg.value_cm);
 8002c0c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002c10:	f9b7 207e 	ldrsh.w	r2, [r7, #126]	@ 0x7e
 8002c14:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8002c18:	9200      	str	r2, [sp, #0]
 8002c1a:	4a41      	ldr	r2, [pc, #260]	@ (8002d20 <StartDefaultTask+0x334>)
 8002c1c:	2120      	movs	r1, #32
 8002c1e:	f00a fe21 	bl	800d864 <sniprintf>
      uart_send_response(done_msg);
 8002c22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff fd12 	bl	8002650 <uart_send_response>
 8002c2c:	e059      	b.n	8002ce2 <StartDefaultTask+0x2f6>
    } else if (msg.type == CMD_TYPE_TURN) {
 8002c2e:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d155      	bne.n	8002ce2 <StartDefaultTask+0x2f6>
      g_current_instr = msg.opcode;
 8002c36:	f897 2080 	ldrb.w	r2, [r7, #128]	@ 0x80
 8002c3a:	4b36      	ldr	r3, [pc, #216]	@ (8002d14 <StartDefaultTask+0x328>)
 8002c3c:	701a      	strb	r2, [r3, #0]
      char dbg[24];
      (void)snprintf(dbg, sizeof(dbg), "exec turn %c\r\n", msg.opcode);
 8002c3e:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8002c42:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8002c46:	4a37      	ldr	r2, [pc, #220]	@ (8002d24 <StartDefaultTask+0x338>)
 8002c48:	2118      	movs	r1, #24
 8002c4a:	f00a fe0b 	bl	800d864 <sniprintf>
      uart_send_response(dbg);
 8002c4e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7ff fcfc 	bl	8002650 <uart_send_response>
      move_start_fast_turn(msg.opcode);
 8002c58:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f000 fb9d 	bl	800339c <move_start_fast_turn>
      while (move_is_active()) {
 8002c62:	e002      	b.n	8002c6a <StartDefaultTask+0x27e>
        osDelay(5);
 8002c64:	2005      	movs	r0, #5
 8002c66:	f007 fb11 	bl	800a28c <osDelay>
      while (move_is_active()) {
 8002c6a:	f000 fae9 	bl	8003240 <move_is_active>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d1f7      	bne.n	8002c64 <StartDefaultTask+0x278>
      }
      control_set_target_ticks_per_dt(0, 0);
 8002c74:	2100      	movs	r1, #0
 8002c76:	2000      	movs	r0, #0
 8002c78:	f7fe fb76 	bl	8001368 <control_set_target_ticks_per_dt>
      motor_brake_ms(50);
 8002c7c:	2032      	movs	r0, #50	@ 0x32
 8002c7e:	f000 fa65 	bl	800314c <motor_brake_ms>
      motor_stop();
 8002c82:	f000 fa47 	bl	8003114 <motor_stop>
      Servo_Center(&global_steer);
 8002c86:	4820      	ldr	r0, [pc, #128]	@ (8002d08 <StartDefaultTask+0x31c>)
 8002c88:	f7fe fe00 	bl	800188c <Servo_Center>
      char primary = (msg.opcode == 'r' || msg.opcode == 'l') ? 'B' : 'F';
 8002c8c:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8002c90:	2b72      	cmp	r3, #114	@ 0x72
 8002c92:	d003      	beq.n	8002c9c <StartDefaultTask+0x2b0>
 8002c94:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8002c98:	2b6c      	cmp	r3, #108	@ 0x6c
 8002c9a:	d101      	bne.n	8002ca0 <StartDefaultTask+0x2b4>
 8002c9c:	2342      	movs	r3, #66	@ 0x42
 8002c9e:	e000      	b.n	8002ca2 <StartDefaultTask+0x2b6>
 8002ca0:	2346      	movs	r3, #70	@ 0x46
 8002ca2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      char secondary = (msg.opcode == 'r' || msg.opcode == 'R') ? 'R' : 'L';
 8002ca6:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8002caa:	2b72      	cmp	r3, #114	@ 0x72
 8002cac:	d003      	beq.n	8002cb6 <StartDefaultTask+0x2ca>
 8002cae:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8002cb2:	2b52      	cmp	r3, #82	@ 0x52
 8002cb4:	d101      	bne.n	8002cba <StartDefaultTask+0x2ce>
 8002cb6:	2352      	movs	r3, #82	@ 0x52
 8002cb8:	e000      	b.n	8002cbc <StartDefaultTask+0x2d0>
 8002cba:	234c      	movs	r3, #76	@ 0x4c
 8002cbc:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
      char done_msg[24];
      (void)snprintf(done_msg, sizeof(done_msg), "done %c%c\r\n", primary, secondary);
 8002cc0:	f897 208f 	ldrb.w	r2, [r7, #143]	@ 0x8f
 8002cc4:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8002cc8:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8002ccc:	9300      	str	r3, [sp, #0]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	4a15      	ldr	r2, [pc, #84]	@ (8002d28 <StartDefaultTask+0x33c>)
 8002cd2:	2118      	movs	r1, #24
 8002cd4:	f00a fdc6 	bl	800d864 <sniprintf>
      uart_send_response(done_msg);
 8002cd8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7ff fcb7 	bl	8002650 <uart_send_response>
    }

    g_current_instr = 0;
 8002ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8002d14 <StartDefaultTask+0x328>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	701a      	strb	r2, [r3, #0]
    Servo_Center(&global_steer);
 8002ce8:	4807      	ldr	r0, [pc, #28]	@ (8002d08 <StartDefaultTask+0x31c>)
 8002cea:	f7fe fdcf 	bl	800188c <Servo_Center>
    motor_stop();
 8002cee:	f000 fa11 	bl	8003114 <motor_stop>
    osDelay(20);
 8002cf2:	2014      	movs	r0, #20
 8002cf4:	f007 faca 	bl	800a28c <osDelay>
 8002cf8:	e722      	b.n	8002b40 <StartDefaultTask+0x154>
      continue;
 8002cfa:	bf00      	nop
  for(;;) {
 8002cfc:	e720      	b.n	8002b40 <StartDefaultTask+0x154>
 8002cfe:	bf00      	nop
 8002d00:	20000464 	.word	0x20000464
 8002d04:	49742400 	.word	0x49742400
 8002d08:	20000594 	.word	0x20000594
 8002d0c:	200005ad 	.word	0x200005ad
 8002d10:	200005ae 	.word	0x200005ae
 8002d14:	200005ac 	.word	0x200005ac
 8002d18:	20000590 	.word	0x20000590
 8002d1c:	080109e4 	.word	0x080109e4
 8002d20:	080109f4 	.word	0x080109f4
 8002d24:	08010a04 	.word	0x08010a04
 8002d28:	08010a14 	.word	0x08010a14

08002d2c <control_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_control_task */
void control_task(void *argument)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN control_task */
  for(;;) {
    if (control_is_due()) {
 8002d34:	f7fe fab6 	bl	80012a4 <control_is_due>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d005      	beq.n	8002d4a <control_task+0x1e>
      control_step();
 8002d3e:	f7fe fb9d 	bl	800147c <control_step>
      move_tick_100Hz();
 8002d42:	f000 fbb1 	bl	80034a8 <move_tick_100Hz>
      control_clear_due();
 8002d46:	f7fe fab9 	bl	80012bc <control_clear_due>
    }
    osDelay(1);
 8002d4a:	2001      	movs	r0, #1
 8002d4c:	f007 fa9e 	bl	800a28c <osDelay>
    if (control_is_due()) {
 8002d50:	e7f0      	b.n	8002d34 <control_task+0x8>
	...

08002d54 <oled_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_oled_task */
void oled_task(void *argument)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b092      	sub	sp, #72	@ 0x48
 8002d58:	af02      	add	r7, sp, #8
 8002d5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN oled_task */
  // Update OLED at ~5 Hz; initialize static layout once, then update dynamic values only
  uint32_t last_tick = HAL_GetTick();
 8002d5c:	f002 f9d0 	bl	8005100 <HAL_GetTick>
 8002d60:	63f8      	str	r0, [r7, #60]	@ 0x3c
  uint8_t showing_results = 0U;
 8002d62:	2300      	movs	r3, #0
 8002d64:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

  oled_draw_default_layout();
 8002d68:	f7ff fb24 	bl	80023b4 <oled_draw_default_layout>

  for(;;)
  {
    uint8_t show_results = g_show_results;
 8002d6c:	4b60      	ldr	r3, [pc, #384]	@ (8002ef0 <oled_task+0x19c>)
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (show_results) {
 8002d74:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d016      	beq.n	8002daa <oled_task+0x56>
      if (!showing_results) {
 8002d7c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d10e      	bne.n	8002da2 <oled_task+0x4e>
        oled_show_avg_screen(g_left_avg_rate, g_right_avg_rate);
 8002d84:	4b5b      	ldr	r3, [pc, #364]	@ (8002ef4 <oled_task+0x1a0>)
 8002d86:	edd3 7a00 	vldr	s15, [r3]
 8002d8a:	4b5b      	ldr	r3, [pc, #364]	@ (8002ef8 <oled_task+0x1a4>)
 8002d8c:	ed93 7a00 	vldr	s14, [r3]
 8002d90:	eef0 0a47 	vmov.f32	s1, s14
 8002d94:	eeb0 0a67 	vmov.f32	s0, s15
 8002d98:	f7ff fb88 	bl	80024ac <oled_show_avg_screen>
        showing_results = 1U;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
      }
      osDelay(50);
 8002da2:	2032      	movs	r0, #50	@ 0x32
 8002da4:	f007 fa72 	bl	800a28c <osDelay>
      continue;
 8002da8:	e0a1      	b.n	8002eee <oled_task+0x19a>
    } else if (showing_results) {
 8002daa:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d007      	beq.n	8002dc2 <oled_task+0x6e>
      showing_results = 0U;
 8002db2:	2300      	movs	r3, #0
 8002db4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
      oled_draw_default_layout();
 8002db8:	f7ff fafc 	bl	80023b4 <oled_draw_default_layout>
      last_tick = HAL_GetTick();
 8002dbc:	f002 f9a0 	bl	8005100 <HAL_GetTick>
 8002dc0:	63f8      	str	r0, [r7, #60]	@ 0x3c
    }

    uint32_t now = HAL_GetTick();
 8002dc2:	f002 f99d 	bl	8005100 <HAL_GetTick>
 8002dc6:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (now - last_tick >= 200) { // Update at 5 Hz
 8002dc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2bc7      	cmp	r3, #199	@ 0xc7
 8002dd0:	f240 808a 	bls.w	8002ee8 <oled_task+0x194>
      last_tick = now;
 8002dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c

      // --- SENSOR LOGIC ---
      ultrasonic_trigger();
 8002dd8:	f001 faa8 	bl	800432c <ultrasonic_trigger>
      osDelay(50); // Wait for measurement
 8002ddc:	2032      	movs	r0, #50	@ 0x32
 8002dde:	f007 fa55 	bl	800a28c <osDelay>
      float distance = ultrasonic_get_distance_cm();
 8002de2:	f001 fb0f 	bl	8004404 <ultrasonic_get_distance_cm>
 8002de6:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
      // --- END SENSOR LOGIC ---

      char buf[16];

      int dist10 = (int)(distance * 10.0f + (distance >= 0.0f ? 0.5f : -0.5f));
 8002dea:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002dee:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002df2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002df6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002dfa:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e02:	db02      	blt.n	8002e0a <oled_task+0xb6>
 8002e04:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002e08:	e001      	b.n	8002e0e <oled_task+0xba>
 8002e0a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002e0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e16:	ee17 3a90 	vmov	r3, s15
 8002e1a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (dist10 < 0) dist10 = 0;
 8002e1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	da01      	bge.n	8002e26 <oled_task+0xd2>
 8002e22:	2300      	movs	r3, #0
 8002e24:	637b      	str	r3, [r7, #52]	@ 0x34
      int dist_int = dist10 / 10;
 8002e26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e28:	4a34      	ldr	r2, [pc, #208]	@ (8002efc <oled_task+0x1a8>)
 8002e2a:	fb82 1203 	smull	r1, r2, r2, r3
 8002e2e:	1092      	asrs	r2, r2, #2
 8002e30:	17db      	asrs	r3, r3, #31
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	627b      	str	r3, [r7, #36]	@ 0x24
      int dist_tenth = dist10 % 10;
 8002e36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e38:	4b30      	ldr	r3, [pc, #192]	@ (8002efc <oled_task+0x1a8>)
 8002e3a:	fb83 1302 	smull	r1, r3, r3, r2
 8002e3e:	1099      	asrs	r1, r3, #2
 8002e40:	17d3      	asrs	r3, r2, #31
 8002e42:	1ac9      	subs	r1, r1, r3
 8002e44:	460b      	mov	r3, r1
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	440b      	add	r3, r1
 8002e4a:	005b      	lsls	r3, r3, #1
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	623b      	str	r3, [r7, #32]
      (void)snprintf(buf, sizeof(buf), "%3d.%1d", dist_int, dist_tenth);
 8002e50:	f107 000c 	add.w	r0, r7, #12
 8002e54:	6a3b      	ldr	r3, [r7, #32]
 8002e56:	9300      	str	r3, [sp, #0]
 8002e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5a:	4a29      	ldr	r2, [pc, #164]	@ (8002f00 <oled_task+0x1ac>)
 8002e5c:	2110      	movs	r1, #16
 8002e5e:	f00a fd01 	bl	800d864 <sniprintf>
      OLED_ShowString(72, 0, (uint8_t*)"       ");
 8002e62:	4a28      	ldr	r2, [pc, #160]	@ (8002f04 <oled_task+0x1b0>)
 8002e64:	2100      	movs	r1, #0
 8002e66:	2048      	movs	r0, #72	@ 0x48
 8002e68:	f000 ffa4 	bl	8003db4 <OLED_ShowString>
      OLED_ShowString(72, 0, (uint8_t*)buf);
 8002e6c:	f107 030c 	add.w	r3, r7, #12
 8002e70:	461a      	mov	r2, r3
 8002e72:	2100      	movs	r1, #0
 8002e74:	2048      	movs	r0, #72	@ 0x48
 8002e76:	f000 ff9d 	bl	8003db4 <OLED_ShowString>

      uint8_t rx_valid = g_uart_char_valid;
 8002e7a:	4b23      	ldr	r3, [pc, #140]	@ (8002f08 <oled_task+0x1b4>)
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	77fb      	strb	r3, [r7, #31]
      uint8_t rx_char = g_uart_last_char;
 8002e80:	4b22      	ldr	r3, [pc, #136]	@ (8002f0c <oled_task+0x1b8>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	77bb      	strb	r3, [r7, #30]
      if (rx_valid) {
 8002e86:	7ffb      	ldrb	r3, [r7, #31]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00d      	beq.n	8002ea8 <oled_task+0x154>
        OLED_ShowString(72, 24, (uint8_t*)"   ");
 8002e8c:	4a20      	ldr	r2, [pc, #128]	@ (8002f10 <oled_task+0x1bc>)
 8002e8e:	2118      	movs	r1, #24
 8002e90:	2048      	movs	r0, #72	@ 0x48
 8002e92:	f000 ff8f 	bl	8003db4 <OLED_ShowString>
        OLED_ShowChar(72, 24, (char)rx_char, 12, 1);
 8002e96:	7fba      	ldrb	r2, [r7, #30]
 8002e98:	2301      	movs	r3, #1
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	230c      	movs	r3, #12
 8002e9e:	2118      	movs	r1, #24
 8002ea0:	2048      	movs	r0, #72	@ 0x48
 8002ea2:	f000 ff15 	bl	8003cd0 <OLED_ShowChar>
 8002ea6:	e004      	b.n	8002eb2 <oled_task+0x15e>
      } else {
        OLED_ShowString(72, 24, (uint8_t*)" - ");
 8002ea8:	4a1a      	ldr	r2, [pc, #104]	@ (8002f14 <oled_task+0x1c0>)
 8002eaa:	2118      	movs	r1, #24
 8002eac:	2048      	movs	r0, #72	@ 0x48
 8002eae:	f000 ff81 	bl	8003db4 <OLED_ShowString>
      }

      char cmd_char = g_current_instr;
 8002eb2:	4b19      	ldr	r3, [pc, #100]	@ (8002f18 <oled_task+0x1c4>)
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	777b      	strb	r3, [r7, #29]
      if (cmd_char) {
 8002eb8:	7f7b      	ldrb	r3, [r7, #29]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d00d      	beq.n	8002eda <oled_task+0x186>
        OLED_ShowString(48, 48, (uint8_t*)"   ");
 8002ebe:	4a14      	ldr	r2, [pc, #80]	@ (8002f10 <oled_task+0x1bc>)
 8002ec0:	2130      	movs	r1, #48	@ 0x30
 8002ec2:	2030      	movs	r0, #48	@ 0x30
 8002ec4:	f000 ff76 	bl	8003db4 <OLED_ShowString>
        OLED_ShowChar(48, 48, cmd_char, 12, 1);
 8002ec8:	7f7a      	ldrb	r2, [r7, #29]
 8002eca:	2301      	movs	r3, #1
 8002ecc:	9300      	str	r3, [sp, #0]
 8002ece:	230c      	movs	r3, #12
 8002ed0:	2130      	movs	r1, #48	@ 0x30
 8002ed2:	2030      	movs	r0, #48	@ 0x30
 8002ed4:	f000 fefc 	bl	8003cd0 <OLED_ShowChar>
 8002ed8:	e004      	b.n	8002ee4 <oled_task+0x190>
      } else {
        OLED_ShowString(48, 48, (uint8_t*)" - ");
 8002eda:	4a0e      	ldr	r2, [pc, #56]	@ (8002f14 <oled_task+0x1c0>)
 8002edc:	2130      	movs	r1, #48	@ 0x30
 8002ede:	2030      	movs	r0, #48	@ 0x30
 8002ee0:	f000 ff68 	bl	8003db4 <OLED_ShowString>
      OLED_ShowNumber(16, 48, (uint32_t)(mL < 0 ? -mL : mL), 4, 12);
      OLED_ShowNumber(56, 48, (uint32_t)(mR < 0 ? -mR : mR), 4, 12);
      */

      // Refresh
      OLED_Refresh_Gram();
 8002ee4:	f000 fdee 	bl	8003ac4 <OLED_Refresh_Gram>
    }
    osDelay(5);
 8002ee8:	2005      	movs	r0, #5
 8002eea:	f007 f9cf 	bl	800a28c <osDelay>
  {
 8002eee:	e73d      	b.n	8002d6c <oled_task+0x18>
 8002ef0:	200005b8 	.word	0x200005b8
 8002ef4:	200005b0 	.word	0x200005b0
 8002ef8:	200005b4 	.word	0x200005b4
 8002efc:	66666667 	.word	0x66666667
 8002f00:	08010a20 	.word	0x08010a20
 8002f04:	08010a28 	.word	0x08010a28
 8002f08:	200005ba 	.word	0x200005ba
 8002f0c:	200005b9 	.word	0x200005b9
 8002f10:	08010a30 	.word	0x08010a30
 8002f14:	08010a34 	.word	0x08010a34
 8002f18:	200005ac 	.word	0x200005ac

08002f1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f20:	b672      	cpsid	i
}
 8002f22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f24:	bf00      	nop
 8002f26:	e7fd      	b.n	8002f24 <Error_Handler+0x8>

08002f28 <motor_init>:
extern TIM_HandleTypeDef htim9; // Motor B (Right) PWM on PE5, PE6

// --- Constants ---
#define MIN_MOTOR_SPEED_PERCENT 54.0f

void motor_init(void) {
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // Motor A IN1 (PB9)
 8002f2c:	210c      	movs	r1, #12
 8002f2e:	480d      	ldr	r0, [pc, #52]	@ (8002f64 <motor_init+0x3c>)
 8002f30:	f004 fb74 	bl	800761c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); // Motor A IN2 (PB8)
 8002f34:	2108      	movs	r1, #8
 8002f36:	480b      	ldr	r0, [pc, #44]	@ (8002f64 <motor_init+0x3c>)
 8002f38:	f004 fb70 	bl	800761c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // Motor B IN1 (PE5)
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	480a      	ldr	r0, [pc, #40]	@ (8002f68 <motor_init+0x40>)
 8002f40:	f004 fb6c 	bl	800761c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2); // Motor B IN2 (PE6)
 8002f44:	2104      	movs	r1, #4
 8002f46:	4808      	ldr	r0, [pc, #32]	@ (8002f68 <motor_init+0x40>)
 8002f48:	f004 fb68 	bl	800761c <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Motor A (Left)
 8002f4c:	213c      	movs	r1, #60	@ 0x3c
 8002f4e:	4807      	ldr	r0, [pc, #28]	@ (8002f6c <motor_init+0x44>)
 8002f50:	f004 ff02 	bl	8007d58 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Motor B (Right)
 8002f54:	213c      	movs	r1, #60	@ 0x3c
 8002f56:	4806      	ldr	r0, [pc, #24]	@ (8002f70 <motor_init+0x48>)
 8002f58:	f004 fefe 	bl	8007d58 <HAL_TIM_Encoder_Start>

    motor_stop();
 8002f5c:	f000 f8da 	bl	8003114 <motor_stop>
}
 8002f60:	bf00      	nop
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	200003d4 	.word	0x200003d4
 8002f68:	200004ac 	.word	0x200004ac
 8002f6c:	20000344 	.word	0x20000344
 8002f70:	2000038c 	.word	0x2000038c

08002f74 <motor_set_speeds>:

void motor_set_speeds(int8_t left_speed_percent, int8_t right_speed_percent) {
 8002f74:	b480      	push	{r7}
 8002f76:	b089      	sub	sp, #36	@ 0x24
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	460a      	mov	r2, r1
 8002f7e:	71fb      	strb	r3, [r7, #7]
 8002f80:	4613      	mov	r3, r2
 8002f82:	71bb      	strb	r3, [r7, #6]
    float scaled_speedL;
    float scaled_speedR;
    uint32_t pulseL;
    uint32_t pulseR;

    if (left_speed_percent > 100)  left_speed_percent  = 100;
 8002f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f88:	2b64      	cmp	r3, #100	@ 0x64
 8002f8a:	dd01      	ble.n	8002f90 <motor_set_speeds+0x1c>
 8002f8c:	2364      	movs	r3, #100	@ 0x64
 8002f8e:	71fb      	strb	r3, [r7, #7]
    if (left_speed_percent < -100) left_speed_percent  = -100;
 8002f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f94:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8002f98:	da01      	bge.n	8002f9e <motor_set_speeds+0x2a>
 8002f9a:	239c      	movs	r3, #156	@ 0x9c
 8002f9c:	71fb      	strb	r3, [r7, #7]
    if (right_speed_percent > 100) right_speed_percent = 100;
 8002f9e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002fa2:	2b64      	cmp	r3, #100	@ 0x64
 8002fa4:	dd01      	ble.n	8002faa <motor_set_speeds+0x36>
 8002fa6:	2364      	movs	r3, #100	@ 0x64
 8002fa8:	71bb      	strb	r3, [r7, #6]
    if (right_speed_percent < -100)right_speed_percent = -100;
 8002faa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002fae:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8002fb2:	da01      	bge.n	8002fb8 <motor_set_speeds+0x44>
 8002fb4:	239c      	movs	r3, #156	@ 0x9c
 8002fb6:	71bb      	strb	r3, [r7, #6]

    // Use each timer's own ARR
    arrL = __HAL_TIM_GET_AUTORELOAD(&htim4); // TIM4 (Left)
 8002fb8:	4b51      	ldr	r3, [pc, #324]	@ (8003100 <motor_set_speeds+0x18c>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fbe:	61fb      	str	r3, [r7, #28]
    arrR = __HAL_TIM_GET_AUTORELOAD(&htim9); // TIM9 (Right)
 8002fc0:	4b50      	ldr	r3, [pc, #320]	@ (8003104 <motor_set_speeds+0x190>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc6:	61bb      	str	r3, [r7, #24]

    // --- Left Motor (TIM4) ---
    if (left_speed_percent == 0) {
 8002fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d108      	bne.n	8002fe2 <motor_set_speeds+0x6e>
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8002fd0:	4b4b      	ldr	r3, [pc, #300]	@ (8003100 <motor_set_speeds+0x18c>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8002fd8:	4b49      	ldr	r3, [pc, #292]	@ (8003100 <motor_set_speeds+0x18c>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002fe0:	e03d      	b.n	800305e <motor_set_speeds+0xea>
    } else {
        scaled_speedL = MIN_MOTOR_SPEED_PERCENT + (fabsf((float)left_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 8002fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe6:	ee07 3a90 	vmov	s15, r3
 8002fea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fee:	eeb0 7ae7 	vabs.f32	s14, s15
 8002ff2:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8003108 <motor_set_speeds+0x194>
 8002ff6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ffa:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800310c <motor_set_speeds+0x198>
 8002ffe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003002:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8003110 <motor_set_speeds+0x19c>
 8003006:	ee77 7a87 	vadd.f32	s15, s15, s14
 800300a:	edc7 7a05 	vstr	s15, [r7, #20]
        pulseL = (uint32_t)((scaled_speedL * (float)(arrL + 1)) / 100.0f);
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	3301      	adds	r3, #1
 8003012:	ee07 3a90 	vmov	s15, r3
 8003016:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800301a:	edd7 7a05 	vldr	s15, [r7, #20]
 800301e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003022:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8003108 <motor_set_speeds+0x194>
 8003026:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800302a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800302e:	ee17 3a90 	vmov	r3, s15
 8003032:	613b      	str	r3, [r7, #16]

        if (left_speed_percent > 0) {           // Forward
 8003034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003038:	2b00      	cmp	r3, #0
 800303a:	dd08      	ble.n	800304e <motor_set_speeds+0xda>
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, pulseL); // IN1 = PWM
 800303c:	4b30      	ldr	r3, [pc, #192]	@ (8003100 <motor_set_speeds+0x18c>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	693a      	ldr	r2, [r7, #16]
 8003042:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);      // IN2 = 0
 8003044:	4b2e      	ldr	r3, [pc, #184]	@ (8003100 <motor_set_speeds+0x18c>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2200      	movs	r2, #0
 800304a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800304c:	e007      	b.n	800305e <motor_set_speeds+0xea>
        } else {                                  // Reverse
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);      // IN1 = 0
 800304e:	4b2c      	ldr	r3, [pc, #176]	@ (8003100 <motor_set_speeds+0x18c>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2200      	movs	r2, #0
 8003054:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, pulseL); // IN2 = PWM
 8003056:	4b2a      	ldr	r3, [pc, #168]	@ (8003100 <motor_set_speeds+0x18c>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
    }

    // --- Right Motor (TIM9) ---
    if (right_speed_percent == 0) {
 800305e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d108      	bne.n	8003078 <motor_set_speeds+0x104>
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8003066:	4b27      	ldr	r3, [pc, #156]	@ (8003104 <motor_set_speeds+0x190>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2200      	movs	r2, #0
 800306c:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 800306e:	4b25      	ldr	r3, [pc, #148]	@ (8003104 <motor_set_speeds+0x190>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2200      	movs	r2, #0
 8003074:	639a      	str	r2, [r3, #56]	@ 0x38
        } else {                                   // Reverse
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulseR); // IN1 = PWM
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // IN2 = 0
        }
    }
}
 8003076:	e03d      	b.n	80030f4 <motor_set_speeds+0x180>
        scaled_speedR = MIN_MOTOR_SPEED_PERCENT + (fabsf((float)right_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 8003078:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800307c:	ee07 3a90 	vmov	s15, r3
 8003080:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003084:	eeb0 7ae7 	vabs.f32	s14, s15
 8003088:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8003108 <motor_set_speeds+0x194>
 800308c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003090:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800310c <motor_set_speeds+0x198>
 8003094:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003098:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003110 <motor_set_speeds+0x19c>
 800309c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80030a0:	edc7 7a03 	vstr	s15, [r7, #12]
        pulseR = (uint32_t)((scaled_speedR * (float)(arrR + 1)) / 100.0f);
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	3301      	adds	r3, #1
 80030a8:	ee07 3a90 	vmov	s15, r3
 80030ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80030b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80030b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030b8:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8003108 <motor_set_speeds+0x194>
 80030bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030c4:	ee17 3a90 	vmov	r3, s15
 80030c8:	60bb      	str	r3, [r7, #8]
        if (right_speed_percent > 0) {            // Forward
 80030ca:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	dd08      	ble.n	80030e4 <motor_set_speeds+0x170>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);      // IN1 = 0
 80030d2:	4b0c      	ldr	r3, [pc, #48]	@ (8003104 <motor_set_speeds+0x190>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2200      	movs	r2, #0
 80030d8:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, pulseR); // IN2 = PWM
 80030da:	4b0a      	ldr	r3, [pc, #40]	@ (8003104 <motor_set_speeds+0x190>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68ba      	ldr	r2, [r7, #8]
 80030e0:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80030e2:	e007      	b.n	80030f4 <motor_set_speeds+0x180>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulseR); // IN1 = PWM
 80030e4:	4b07      	ldr	r3, [pc, #28]	@ (8003104 <motor_set_speeds+0x190>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68ba      	ldr	r2, [r7, #8]
 80030ea:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // IN2 = 0
 80030ec:	4b05      	ldr	r3, [pc, #20]	@ (8003104 <motor_set_speeds+0x190>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2200      	movs	r2, #0
 80030f2:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80030f4:	bf00      	nop
 80030f6:	3724      	adds	r7, #36	@ 0x24
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr
 8003100:	200003d4 	.word	0x200003d4
 8003104:	200004ac 	.word	0x200004ac
 8003108:	42c80000 	.word	0x42c80000
 800310c:	42380000 	.word	0x42380000
 8003110:	42580000 	.word	0x42580000

08003114 <motor_stop>:


void motor_stop(void) {
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8003118:	4b0a      	ldr	r3, [pc, #40]	@ (8003144 <motor_stop+0x30>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2200      	movs	r2, #0
 800311e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8003120:	4b08      	ldr	r3, [pc, #32]	@ (8003144 <motor_stop+0x30>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2200      	movs	r2, #0
 8003126:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8003128:	4b07      	ldr	r3, [pc, #28]	@ (8003148 <motor_stop+0x34>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2200      	movs	r2, #0
 800312e:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8003130:	4b05      	ldr	r3, [pc, #20]	@ (8003148 <motor_stop+0x34>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2200      	movs	r2, #0
 8003136:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003138:	bf00      	nop
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	200003d4 	.word	0x200003d4
 8003148:	200004ac 	.word	0x200004ac

0800314c <motor_brake_ms>:

void motor_brake_ms(uint16_t ms) {
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	4603      	mov	r3, r0
 8003154:	80fb      	strh	r3, [r7, #6]
    // Set both inputs HIGH on each H-bridge to short-brake
    uint32_t arrL = __HAL_TIM_GET_AUTORELOAD(&htim4);
 8003156:	4b19      	ldr	r3, [pc, #100]	@ (80031bc <motor_brake_ms+0x70>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800315c:	60fb      	str	r3, [r7, #12]
    uint32_t arrR = __HAL_TIM_GET_AUTORELOAD(&htim9);
 800315e:	4b18      	ldr	r3, [pc, #96]	@ (80031c0 <motor_brake_ms+0x74>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003164:	60bb      	str	r3, [r7, #8]

    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, arrL); // IN1 = 100%
 8003166:	4b15      	ldr	r3, [pc, #84]	@ (80031bc <motor_brake_ms+0x70>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	68fa      	ldr	r2, [r7, #12]
 800316c:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, arrL); // IN2 = 100%
 800316e:	4b13      	ldr	r3, [pc, #76]	@ (80031bc <motor_brake_ms+0x70>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, arrR); // IN1 = 100%
 8003176:	4b12      	ldr	r3, [pc, #72]	@ (80031c0 <motor_brake_ms+0x74>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	68ba      	ldr	r2, [r7, #8]
 800317c:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, arrR); // IN2 = 100%
 800317e:	4b10      	ldr	r3, [pc, #64]	@ (80031c0 <motor_brake_ms+0x74>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	68ba      	ldr	r2, [r7, #8]
 8003184:	639a      	str	r2, [r3, #56]	@ 0x38

    if (ms > 0) {
 8003186:	88fb      	ldrh	r3, [r7, #6]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d003      	beq.n	8003194 <motor_brake_ms+0x48>
        HAL_Delay(ms);
 800318c:	88fb      	ldrh	r3, [r7, #6]
 800318e:	4618      	mov	r0, r3
 8003190:	f001 ffc2 	bl	8005118 <HAL_Delay>
    }

    // Release to zero to avoid heating the bridge
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8003194:	4b09      	ldr	r3, [pc, #36]	@ (80031bc <motor_brake_ms+0x70>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2200      	movs	r2, #0
 800319a:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 800319c:	4b07      	ldr	r3, [pc, #28]	@ (80031bc <motor_brake_ms+0x70>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2200      	movs	r2, #0
 80031a2:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 80031a4:	4b06      	ldr	r3, [pc, #24]	@ (80031c0 <motor_brake_ms+0x74>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2200      	movs	r2, #0
 80031aa:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 80031ac:	4b04      	ldr	r3, [pc, #16]	@ (80031c0 <motor_brake_ms+0x74>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2200      	movs	r2, #0
 80031b2:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80031b4:	bf00      	nop
 80031b6:	3710      	adds	r7, #16
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	200003d4 	.word	0x200003d4
 80031c0:	200004ac 	.word	0x200004ac

080031c4 <motor_get_left_encoder_counts>:

int32_t motor_get_left_encoder_counts(void) {
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0
    return (int16_t)__HAL_TIM_GET_COUNTER(&htim2);
 80031c8:	4b04      	ldr	r3, [pc, #16]	@ (80031dc <motor_get_left_encoder_counts+0x18>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ce:	b21b      	sxth	r3, r3
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	20000344 	.word	0x20000344

080031e0 <motor_get_right_encoder_counts>:

// Right motor is reversed, so return the negative.
int32_t motor_get_right_encoder_counts(void) {
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
	return -((int16_t)__HAL_TIM_GET_COUNTER(&htim3));
 80031e4:	4b04      	ldr	r3, [pc, #16]	@ (80031f8 <motor_get_right_encoder_counts+0x18>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ea:	b21b      	sxth	r3, r3
 80031ec:	425b      	negs	r3, r3
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr
 80031f8:	2000038c 	.word	0x2000038c

080031fc <motor_reset_encoders>:

void motor_reset_encoders(void) {
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8003200:	4b06      	ldr	r3, [pc, #24]	@ (800321c <motor_reset_encoders+0x20>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2200      	movs	r2, #0
 8003206:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 8003208:	4b05      	ldr	r3, [pc, #20]	@ (8003220 <motor_reset_encoders+0x24>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2200      	movs	r2, #0
 800320e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8003210:	bf00      	nop
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	20000344 	.word	0x20000344
 8003220:	2000038c 	.word	0x2000038c

08003224 <Servo_Center>:
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	8a5b      	ldrh	r3, [r3, #18]
 8003230:	4619      	mov	r1, r3
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f001 fa4d 	bl	80046d2 <Servo_WriteUS>
 8003238:	bf00      	nop
 800323a:	3708      	adds	r7, #8
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <move_is_active>:

// =================================================================================
// P U B L I C   A P I
// =================================================================================

uint8_t move_is_active(void) {
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
  return ms.active;
 8003244:	4b03      	ldr	r3, [pc, #12]	@ (8003254 <move_is_active+0x14>)
 8003246:	781b      	ldrb	r3, [r3, #0]
}
 8003248:	4618      	mov	r0, r3
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	200005e4 	.word	0x200005e4

08003258 <move_start_straight>:
  ms.mode = MOVE_IDLE;
  control_set_target_ticks_per_dt(0, 0);
  motor_stop();
}

void move_start_straight(float distance_cm) {
 8003258:	b580      	push	{r7, lr}
 800325a:	b086      	sub	sp, #24
 800325c:	af00      	add	r7, sp, #0
 800325e:	ed87 0a01 	vstr	s0, [r7, #4]
  // 1. Reset hardware and state
  motor_reset_encoders();
 8003262:	f7ff ffcb 	bl	80031fc <motor_reset_encoders>
  control_sync_encoders();
 8003266:	f7fe f8f1 	bl	800144c <control_sync_encoders>
  imu_zero_yaw(); // Ensure we start with a target heading of 0 degrees
 800326a:	f7fe fa99 	bl	80017a0 <imu_zero_yaw>
  ms.active = 1;
 800326e:	4b46      	ldr	r3, [pc, #280]	@ (8003388 <move_start_straight+0x130>)
 8003270:	2201      	movs	r2, #1
 8003272:	701a      	strb	r2, [r3, #0]
  ms.mode = MOVE_STRAIGHT;
 8003274:	4b44      	ldr	r3, [pc, #272]	@ (8003388 <move_start_straight+0x130>)
 8003276:	2201      	movs	r2, #1
 8003278:	705a      	strb	r2, [r3, #1]
  ms.dir = (distance_cm >= 0.0f) ? 1 : -1;
 800327a:	edd7 7a01 	vldr	s15, [r7, #4]
 800327e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003286:	db01      	blt.n	800328c <move_start_straight+0x34>
 8003288:	2201      	movs	r2, #1
 800328a:	e001      	b.n	8003290 <move_start_straight+0x38>
 800328c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003290:	4b3d      	ldr	r3, [pc, #244]	@ (8003388 <move_start_straight+0x130>)
 8003292:	709a      	strb	r2, [r3, #2]

  // Center steering for straight driving
  Servo_Center(&global_steer);
 8003294:	483d      	ldr	r0, [pc, #244]	@ (800338c <move_start_straight+0x134>)
 8003296:	f7ff ffc5 	bl	8003224 <Servo_Center>

  // 2. Calculate target distances in encoder ticks
  ms.total_ticks_abs = (int32_t)lroundf(fabsf(distance_cm) * TICKS_PER_CM);
 800329a:	edd7 7a01 	vldr	s15, [r7, #4]
 800329e:	eef0 7ae7 	vabs.f32	s15, s15
 80032a2:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8003390 <move_start_straight+0x138>
 80032a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032aa:	eeb0 0a67 	vmov.f32	s0, s15
 80032ae:	f00c fe7b 	bl	800ffa8 <lroundf>
 80032b2:	4603      	mov	r3, r0
 80032b4:	4a34      	ldr	r2, [pc, #208]	@ (8003388 <move_start_straight+0x130>)
 80032b6:	6053      	str	r3, [r2, #4]
  if (ms.total_ticks_abs < 10) { // Avoid trivial movements
 80032b8:	4b33      	ldr	r3, [pc, #204]	@ (8003388 <move_start_straight+0x130>)
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	2b09      	cmp	r3, #9
 80032be:	dc03      	bgt.n	80032c8 <move_start_straight+0x70>
    ms.active = 0;
 80032c0:	4b31      	ldr	r3, [pc, #196]	@ (8003388 <move_start_straight+0x130>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	701a      	strb	r2, [r3, #0]
    return;
 80032c6:	e05c      	b.n	8003382 <move_start_straight+0x12a>
  }

  // 3. Define the motion profile key points using fixed distances (in cm)
  float accel_cm = (g_accel_dist_cm < 0.0f) ? 0.0f : g_accel_dist_cm;
 80032c8:	4b32      	ldr	r3, [pc, #200]	@ (8003394 <move_start_straight+0x13c>)
 80032ca:	edd3 7a00 	vldr	s15, [r3]
 80032ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032d6:	d502      	bpl.n	80032de <move_start_straight+0x86>
 80032d8:	f04f 0300 	mov.w	r3, #0
 80032dc:	e001      	b.n	80032e2 <move_start_straight+0x8a>
 80032de:	4b2d      	ldr	r3, [pc, #180]	@ (8003394 <move_start_straight+0x13c>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	60fb      	str	r3, [r7, #12]
  float decel_cm = (g_decel_dist_cm < 0.0f) ? 0.0f : g_decel_dist_cm;
 80032e4:	4b2c      	ldr	r3, [pc, #176]	@ (8003398 <move_start_straight+0x140>)
 80032e6:	edd3 7a00 	vldr	s15, [r3]
 80032ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032f2:	d502      	bpl.n	80032fa <move_start_straight+0xa2>
 80032f4:	f04f 0300 	mov.w	r3, #0
 80032f8:	e001      	b.n	80032fe <move_start_straight+0xa6>
 80032fa:	4b27      	ldr	r3, [pc, #156]	@ (8003398 <move_start_straight+0x140>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	60bb      	str	r3, [r7, #8]
  int32_t accel_ticks = (int32_t)lroundf(accel_cm * TICKS_PER_CM);
 8003300:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8003390 <move_start_straight+0x138>
 8003304:	edd7 7a03 	vldr	s15, [r7, #12]
 8003308:	ee67 7a27 	vmul.f32	s15, s14, s15
 800330c:	eeb0 0a67 	vmov.f32	s0, s15
 8003310:	f00c fe4a 	bl	800ffa8 <lroundf>
 8003314:	6178      	str	r0, [r7, #20]
  int32_t decel_ticks = (int32_t)lroundf(decel_cm * TICKS_PER_CM);
 8003316:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8003390 <move_start_straight+0x138>
 800331a:	edd7 7a02 	vldr	s15, [r7, #8]
 800331e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003322:	eeb0 0a67 	vmov.f32	s0, s15
 8003326:	f00c fe3f 	bl	800ffa8 <lroundf>
 800332a:	6138      	str	r0, [r7, #16]
  if (accel_ticks < 0) accel_ticks = 0;
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	2b00      	cmp	r3, #0
 8003330:	da01      	bge.n	8003336 <move_start_straight+0xde>
 8003332:	2300      	movs	r3, #0
 8003334:	617b      	str	r3, [r7, #20]
  if (decel_ticks < 0) decel_ticks = 0;
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	2b00      	cmp	r3, #0
 800333a:	da01      	bge.n	8003340 <move_start_straight+0xe8>
 800333c:	2300      	movs	r3, #0
 800333e:	613b      	str	r3, [r7, #16]

  // If total distance is too short, use a symmetric triangle (accel then decel)
  if (ms.total_ticks_abs <= (accel_ticks + decel_ticks)) {
 8003340:	4b11      	ldr	r3, [pc, #68]	@ (8003388 <move_start_straight+0x130>)
 8003342:	685a      	ldr	r2, [r3, #4]
 8003344:	6979      	ldr	r1, [r7, #20]
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	440b      	add	r3, r1
 800334a:	429a      	cmp	r2, r3
 800334c:	dc0c      	bgt.n	8003368 <move_start_straight+0x110>
    ms.accel_end_ticks   = ms.total_ticks_abs / 2;
 800334e:	4b0e      	ldr	r3, [pc, #56]	@ (8003388 <move_start_straight+0x130>)
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	0fda      	lsrs	r2, r3, #31
 8003354:	4413      	add	r3, r2
 8003356:	105b      	asrs	r3, r3, #1
 8003358:	461a      	mov	r2, r3
 800335a:	4b0b      	ldr	r3, [pc, #44]	@ (8003388 <move_start_straight+0x130>)
 800335c:	609a      	str	r2, [r3, #8]
    ms.decel_start_ticks = ms.accel_end_ticks;
 800335e:	4b0a      	ldr	r3, [pc, #40]	@ (8003388 <move_start_straight+0x130>)
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	4a09      	ldr	r2, [pc, #36]	@ (8003388 <move_start_straight+0x130>)
 8003364:	60d3      	str	r3, [r2, #12]
 8003366:	e008      	b.n	800337a <move_start_straight+0x122>
  } else {
    ms.accel_end_ticks   = accel_ticks;
 8003368:	4a07      	ldr	r2, [pc, #28]	@ (8003388 <move_start_straight+0x130>)
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	6093      	str	r3, [r2, #8]
    ms.decel_start_ticks = ms.total_ticks_abs - decel_ticks;
 800336e:	4b06      	ldr	r3, [pc, #24]	@ (8003388 <move_start_straight+0x130>)
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	4a04      	ldr	r2, [pc, #16]	@ (8003388 <move_start_straight+0x130>)
 8003378:	60d3      	str	r3, [r2, #12]
  }

  // 4. Set initial speed target (zero, the tick function will handle the rest)
  control_set_target_ticks_per_dt(0, 0);
 800337a:	2100      	movs	r1, #0
 800337c:	2000      	movs	r0, #0
 800337e:	f7fd fff3 	bl	8001368 <control_set_target_ticks_per_dt>
}
 8003382:	3718      	adds	r7, #24
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	200005e4 	.word	0x200005e4
 800338c:	20000594 	.word	0x20000594
 8003390:	42967949 	.word	0x42967949
 8003394:	20000008 	.word	0x20000008
 8003398:	2000000c 	.word	0x2000000c

0800339c <move_start_fast_turn>:
                                  TURN_MIN_TICKS_PER_DT * ms.drive_sign);
}

// Start a fast turn (higher speed)
void move_start_fast_turn(char dir_char)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	4603      	mov	r3, r0
 80033a4:	71fb      	strb	r3, [r7, #7]
  // Prepare state
  motor_reset_encoders();   // not strictly needed for turn, but keeps odom clean
 80033a6:	f7ff ff29 	bl	80031fc <motor_reset_encoders>
  control_sync_encoders();
 80033aa:	f7fe f84f 	bl	800144c <control_sync_encoders>
  imu_zero_yaw();           // measure delta from current heading
 80033ae:	f7fe f9f7 	bl	80017a0 <imu_zero_yaw>
  ms.active = 1;
 80033b2:	4b38      	ldr	r3, [pc, #224]	@ (8003494 <move_start_fast_turn+0xf8>)
 80033b4:	2201      	movs	r2, #1
 80033b6:	701a      	strb	r2, [r3, #0]
  ms.mode = MOVE_TURN;
 80033b8:	4b36      	ldr	r3, [pc, #216]	@ (8003494 <move_start_fast_turn+0xf8>)
 80033ba:	2202      	movs	r2, #2
 80033bc:	705a      	strb	r2, [r3, #1]
  // Determine turn side and drive direction
  if (dir_char == 'L') {
 80033be:	79fb      	ldrb	r3, [r7, #7]
 80033c0:	2b4c      	cmp	r3, #76	@ 0x4c
 80033c2:	d106      	bne.n	80033d2 <move_start_fast_turn+0x36>
    ms.turn_sign = +1; // left
 80033c4:	4b33      	ldr	r3, [pc, #204]	@ (8003494 <move_start_fast_turn+0xf8>)
 80033c6:	2201      	movs	r2, #1
 80033c8:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = +1; // forward
 80033ca:	4b32      	ldr	r3, [pc, #200]	@ (8003494 <move_start_fast_turn+0xf8>)
 80033cc:	2201      	movs	r2, #1
 80033ce:	745a      	strb	r2, [r3, #17]
 80033d0:	e019      	b.n	8003406 <move_start_fast_turn+0x6a>
  } else if (dir_char == 'R') {
 80033d2:	79fb      	ldrb	r3, [r7, #7]
 80033d4:	2b52      	cmp	r3, #82	@ 0x52
 80033d6:	d106      	bne.n	80033e6 <move_start_fast_turn+0x4a>
    ms.turn_sign = -1; // right
 80033d8:	4b2e      	ldr	r3, [pc, #184]	@ (8003494 <move_start_fast_turn+0xf8>)
 80033da:	22ff      	movs	r2, #255	@ 0xff
 80033dc:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = +1; // forward
 80033de:	4b2d      	ldr	r3, [pc, #180]	@ (8003494 <move_start_fast_turn+0xf8>)
 80033e0:	2201      	movs	r2, #1
 80033e2:	745a      	strb	r2, [r3, #17]
 80033e4:	e00f      	b.n	8003406 <move_start_fast_turn+0x6a>
  } else if (dir_char == 'l') {
 80033e6:	79fb      	ldrb	r3, [r7, #7]
 80033e8:	2b6c      	cmp	r3, #108	@ 0x6c
 80033ea:	d106      	bne.n	80033fa <move_start_fast_turn+0x5e>
    ms.turn_sign = +1; // left yaw target
 80033ec:	4b29      	ldr	r3, [pc, #164]	@ (8003494 <move_start_fast_turn+0xf8>)
 80033ee:	2201      	movs	r2, #1
 80033f0:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = -1; // backward motion
 80033f2:	4b28      	ldr	r3, [pc, #160]	@ (8003494 <move_start_fast_turn+0xf8>)
 80033f4:	22ff      	movs	r2, #255	@ 0xff
 80033f6:	745a      	strb	r2, [r3, #17]
 80033f8:	e005      	b.n	8003406 <move_start_fast_turn+0x6a>
  } else { // 'r'
    ms.turn_sign = -1; // right yaw target
 80033fa:	4b26      	ldr	r3, [pc, #152]	@ (8003494 <move_start_fast_turn+0xf8>)
 80033fc:	22ff      	movs	r2, #255	@ 0xff
 80033fe:	741a      	strb	r2, [r3, #16]
    ms.drive_sign = -1; // backward motion
 8003400:	4b24      	ldr	r3, [pc, #144]	@ (8003494 <move_start_fast_turn+0xf8>)
 8003402:	22ff      	movs	r2, #255	@ 0xff
 8003404:	745a      	strb	r2, [r3, #17]
  }
  // Yaw target sign flips when reversing: steering left in reverse yields rightward yaw
  float yaw_target = TURN_YAW_TARGET_DEG * (float)ms.turn_sign;
 8003406:	4b23      	ldr	r3, [pc, #140]	@ (8003494 <move_start_fast_turn+0xf8>)
 8003408:	f993 3010 	ldrsb.w	r3, [r3, #16]
 800340c:	ee07 3a90 	vmov	s15, r3
 8003410:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003414:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8003498 <move_start_fast_turn+0xfc>
 8003418:	ee67 7a87 	vmul.f32	s15, s15, s14
 800341c:	edc7 7a03 	vstr	s15, [r7, #12]
  if (ms.drive_sign < 0) yaw_target = -yaw_target;
 8003420:	4b1c      	ldr	r3, [pc, #112]	@ (8003494 <move_start_fast_turn+0xf8>)
 8003422:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8003426:	2b00      	cmp	r3, #0
 8003428:	da05      	bge.n	8003436 <move_start_fast_turn+0x9a>
 800342a:	edd7 7a03 	vldr	s15, [r7, #12]
 800342e:	eef1 7a67 	vneg.f32	s15, s15
 8003432:	edc7 7a03 	vstr	s15, [r7, #12]
  ms.yaw_target_deg = yaw_target;
 8003436:	4a17      	ldr	r2, [pc, #92]	@ (8003494 <move_start_fast_turn+0xf8>)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6153      	str	r3, [r2, #20]

  // Set steering angle for Ackermann turn
  // negative = left, positive = right; keep same mechanical direction even when reversing
  float steer_angle = (ms.turn_sign > 0) ? -STEER_ANGLE_MAG : +STEER_ANGLE_MAG;
 800343c:	4b15      	ldr	r3, [pc, #84]	@ (8003494 <move_start_fast_turn+0xf8>)
 800343e:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8003442:	2b00      	cmp	r3, #0
 8003444:	dd01      	ble.n	800344a <move_start_fast_turn+0xae>
 8003446:	4b15      	ldr	r3, [pc, #84]	@ (800349c <move_start_fast_turn+0x100>)
 8003448:	e000      	b.n	800344c <move_start_fast_turn+0xb0>
 800344a:	4b15      	ldr	r3, [pc, #84]	@ (80034a0 <move_start_fast_turn+0x104>)
 800344c:	60bb      	str	r3, [r7, #8]
  Servo_WriteAngle(&global_steer, steer_angle);
 800344e:	ed97 0a02 	vldr	s0, [r7, #8]
 8003452:	4814      	ldr	r0, [pc, #80]	@ (80034a4 <move_start_fast_turn+0x108>)
 8003454:	f001 f988 	bl	8004768 <Servo_WriteAngle>
  ms.steer_cmd = steer_angle;
 8003458:	4a0e      	ldr	r2, [pc, #56]	@ (8003494 <move_start_fast_turn+0xf8>)
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	6193      	str	r3, [r2, #24]
  ms.spinup_total_ticks = 50; // shorter spinup for fast turns
 800345e:	4b0d      	ldr	r3, [pc, #52]	@ (8003494 <move_start_fast_turn+0xf8>)
 8003460:	2232      	movs	r2, #50	@ 0x32
 8003462:	83da      	strh	r2, [r3, #30]
  ms.spinup_ticks_left = 50;
 8003464:	4b0b      	ldr	r3, [pc, #44]	@ (8003494 <move_start_fast_turn+0xf8>)
 8003466:	2232      	movs	r2, #50	@ 0x32
 8003468:	839a      	strh	r2, [r3, #28]
  ms.fast_turn = 1; // fast turn
 800346a:	4b0a      	ldr	r3, [pc, #40]	@ (8003494 <move_start_fast_turn+0xf8>)
 800346c:	2201      	movs	r2, #1
 800346e:	f883 2020 	strb.w	r2, [r3, #32]

  // Initial wheel targets: both wheels same sign (Ackermann forward/backward arc)
  control_set_target_ticks_per_dt(TURN_MIN_TICKS_PER_DT * ms.drive_sign,
 8003472:	4b08      	ldr	r3, [pc, #32]	@ (8003494 <move_start_fast_turn+0xf8>)
 8003474:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8003478:	009b      	lsls	r3, r3, #2
                                  TURN_MIN_TICKS_PER_DT * ms.drive_sign);
 800347a:	4a06      	ldr	r2, [pc, #24]	@ (8003494 <move_start_fast_turn+0xf8>)
 800347c:	f992 2011 	ldrsb.w	r2, [r2, #17]
 8003480:	0092      	lsls	r2, r2, #2
  control_set_target_ticks_per_dt(TURN_MIN_TICKS_PER_DT * ms.drive_sign,
 8003482:	4611      	mov	r1, r2
 8003484:	4618      	mov	r0, r3
 8003486:	f7fd ff6f 	bl	8001368 <control_set_target_ticks_per_dt>
}
 800348a:	bf00      	nop
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	200005e4 	.word	0x200005e4
 8003498:	42b40000 	.word	0x42b40000
 800349c:	c2c80000 	.word	0xc2c80000
 80034a0:	42c80000 	.word	0x42c80000
 80034a4:	20000594 	.word	0x20000594

080034a8 <move_tick_100Hz>:
}



// Call this function at exactly 100 Hz (every 10ms)
void move_tick_100Hz(void) {
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b0a6      	sub	sp, #152	@ 0x98
 80034ac:	af00      	add	r7, sp, #0
  // Always integrate yaw so UI sees live orientation even when idle
  imu_update_yaw_100Hz();
 80034ae:	f7fe f985 	bl	80017bc <imu_update_yaw_100Hz>
  if (!ms.active) return; // no active motion plan; nothing else to do
 80034b2:	4bbc      	ldr	r3, [pc, #752]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	f000 82fa 	beq.w	8003ab0 <move_tick_100Hz+0x608>

  float current_yaw = imu_get_yaw();
 80034bc:	f7fe f962 	bl	8001784 <imu_get_yaw>
 80034c0:	ed87 0a18 	vstr	s0, [r7, #96]	@ 0x60

  // Branch by mode
  if (ms.mode == MOVE_TURN) {
 80034c4:	4bb7      	ldr	r3, [pc, #732]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 80034c6:	785b      	ldrb	r3, [r3, #1]
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	f040 8207 	bne.w	80038dc <move_tick_100Hz+0x434>
    // Compute remaining angle to target
    float err = ms.yaw_target_deg - current_yaw; // degrees
 80034ce:	4bb5      	ldr	r3, [pc, #724]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 80034d0:	ed93 7a05 	vldr	s14, [r3, #20]
 80034d4:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80034d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034dc:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

    // If within tolerance, stop
    if (fabsf(err) <= TURN_YAW_TOLERANCE_DEG) {
 80034e0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80034e4:	eef0 7ae7 	vabs.f32	s15, s15
 80034e8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80034ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034f4:	d812      	bhi.n	800351c <move_tick_100Hz+0x74>
      ms.active = 0;
 80034f6:	4bab      	ldr	r3, [pc, #684]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 80034f8:	2200      	movs	r2, #0
 80034fa:	701a      	strb	r2, [r3, #0]
      ms.mode = MOVE_IDLE;
 80034fc:	4ba9      	ldr	r3, [pc, #676]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 80034fe:	2200      	movs	r2, #0
 8003500:	705a      	strb	r2, [r3, #1]
      control_set_target_ticks_per_dt(0, 0);
 8003502:	2100      	movs	r1, #0
 8003504:	2000      	movs	r0, #0
 8003506:	f7fd ff2f 	bl	8001368 <control_set_target_ticks_per_dt>
      // Center steering on completion
      Servo_Center(&global_steer);
 800350a:	48a7      	ldr	r0, [pc, #668]	@ (80037a8 <move_tick_100Hz+0x300>)
 800350c:	f7ff fe8a 	bl	8003224 <Servo_Center>
      motor_brake_ms(50);
 8003510:	2032      	movs	r0, #50	@ 0x32
 8003512:	f7ff fe1b 	bl	800314c <motor_brake_ms>
      motor_stop();
 8003516:	f7ff fdfd 	bl	8003114 <motor_stop>
      return;
 800351a:	e2ca      	b.n	8003ab2 <move_tick_100Hz+0x60a>
    }

    // Scale per-wheel ticks as we approach target for smooth stop
    int32_t base;
    float aerr = fabsf(err);
 800351c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8003520:	eef0 7ae7 	vabs.f32	s15, s15
 8003524:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    
    if (ms.spinup_ticks_left > 0) {
 8003528:	4b9e      	ldr	r3, [pc, #632]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 800352a:	8b9b      	ldrh	r3, [r3, #28]
 800352c:	2b00      	cmp	r3, #0
 800352e:	f000 809b 	beq.w	8003668 <move_tick_100Hz+0x1c0>
      uint16_t total = ms.spinup_total_ticks;
 8003532:	4b9c      	ldr	r3, [pc, #624]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 8003534:	8bdb      	ldrh	r3, [r3, #30]
 8003536:	867b      	strh	r3, [r7, #50]	@ 0x32
      if (total == 0) {
 8003538:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800353a:	2b00      	cmp	r3, #0
 800353c:	d103      	bne.n	8003546 <move_tick_100Hz+0x9e>
        base = TURN_MIN_TICKS_PER_DT;
 800353e:	2304      	movs	r3, #4
 8003540:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003544:	e089      	b.n	800365a <move_tick_100Hz+0x1b2>
      } else {
        uint16_t step_idx = (total > ms.spinup_ticks_left) ? (total - ms.spinup_ticks_left) : 0; // 0-based elapsed steps
 8003546:	4b97      	ldr	r3, [pc, #604]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 8003548:	8b9b      	ldrh	r3, [r3, #28]
 800354a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800354c:	429a      	cmp	r2, r3
 800354e:	d905      	bls.n	800355c <move_tick_100Hz+0xb4>
 8003550:	4b94      	ldr	r3, [pc, #592]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 8003552:	8b9b      	ldrh	r3, [r3, #28]
 8003554:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	b29b      	uxth	r3, r3
 800355a:	e000      	b.n	800355e <move_tick_100Hz+0xb6>
 800355c:	2300      	movs	r3, #0
 800355e:	863b      	strh	r3, [r7, #48]	@ 0x30
        uint16_t first_phase = (uint16_t)((total + 1U) / 2U); // ceil(total/2)
 8003560:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003562:	3301      	adds	r3, #1
 8003564:	085b      	lsrs	r3, r3, #1
 8003566:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        if (step_idx < first_phase) {
 8003568:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800356a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800356c:	429a      	cmp	r2, r3
 800356e:	d203      	bcs.n	8003578 <move_tick_100Hz+0xd0>
          base = TURN_MIN_TICKS_PER_DT;
 8003570:	2304      	movs	r3, #4
 8003572:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003576:	e070      	b.n	800365a <move_tick_100Hz+0x1b2>
        } else {
          uint16_t ramp_steps = total - first_phase;
 8003578:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800357a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
          if (ramp_steps == 0U) {
 8003580:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003582:	2b00      	cmp	r3, #0
 8003584:	d10a      	bne.n	800359c <move_tick_100Hz+0xf4>
            base = ms.fast_turn ? TURN_FAST_TICKS_PER_DT : TURN_BASE_TICKS_PER_DT;
 8003586:	4b87      	ldr	r3, [pc, #540]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 8003588:	f893 3020 	ldrb.w	r3, [r3, #32]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d001      	beq.n	8003594 <move_tick_100Hz+0xec>
 8003590:	231c      	movs	r3, #28
 8003592:	e000      	b.n	8003596 <move_tick_100Hz+0xee>
 8003594:	230c      	movs	r3, #12
 8003596:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800359a:	e05e      	b.n	800365a <move_tick_100Hz+0x1b2>
          } else {
            uint16_t ramp_idx = step_idx - first_phase;
 800359c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800359e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
            if (ramp_idx >= ramp_steps) ramp_idx = ramp_steps - 1U;
 80035a6:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80035aa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d303      	bcc.n	80035b8 <move_tick_100Hz+0x110>
 80035b0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80035b2:	3b01      	subs	r3, #1
 80035b4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
            float frac = (float)(ramp_idx + 1U) / (float)ramp_steps; // progresses 1/ramp_steps .. 1
 80035b8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80035bc:	3301      	adds	r3, #1
 80035be:	ee07 3a90 	vmov	s15, r3
 80035c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035c6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80035c8:	ee07 3a90 	vmov	s15, r3
 80035cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80035d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035d4:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            int32_t target_speed = ms.fast_turn ? TURN_FAST_TICKS_PER_DT : TURN_BASE_TICKS_PER_DT;
 80035d8:	4b72      	ldr	r3, [pc, #456]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 80035da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <move_tick_100Hz+0x13e>
 80035e2:	231c      	movs	r3, #28
 80035e4:	e000      	b.n	80035e8 <move_tick_100Hz+0x140>
 80035e6:	230c      	movs	r3, #12
 80035e8:	627b      	str	r3, [r7, #36]	@ 0x24
            float target = (float)TURN_MIN_TICKS_PER_DT + ((float)(target_speed - TURN_MIN_TICKS_PER_DT) * frac);
 80035ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ec:	3b04      	subs	r3, #4
 80035ee:	ee07 3a90 	vmov	s15, r3
 80035f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80035f6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80035fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035fe:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003602:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003606:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            if (target > (float)target_speed) target = (float)target_speed;
 800360a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800360c:	ee07 3a90 	vmov	s15, r3
 8003610:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003614:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8003618:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800361c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003620:	dd06      	ble.n	8003630 <move_tick_100Hz+0x188>
 8003622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003624:	ee07 3a90 	vmov	s15, r3
 8003628:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800362c:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            base = (int32_t)lroundf(target);
 8003630:	ed97 0a23 	vldr	s0, [r7, #140]	@ 0x8c
 8003634:	f00c fcb8 	bl	800ffa8 <lroundf>
 8003638:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
            if (base < TURN_MIN_TICKS_PER_DT) base = TURN_MIN_TICKS_PER_DT;
 800363c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003640:	2b03      	cmp	r3, #3
 8003642:	dc02      	bgt.n	800364a <move_tick_100Hz+0x1a2>
 8003644:	2304      	movs	r3, #4
 8003646:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            if (base > target_speed) base = target_speed;
 800364a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800364e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003650:	429a      	cmp	r2, r3
 8003652:	dd02      	ble.n	800365a <move_tick_100Hz+0x1b2>
 8003654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003656:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
          }
        }
      }
      ms.spinup_ticks_left--;
 800365a:	4b52      	ldr	r3, [pc, #328]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 800365c:	8b9b      	ldrh	r3, [r3, #28]
 800365e:	3b01      	subs	r3, #1
 8003660:	b29a      	uxth	r2, r3
 8003662:	4b50      	ldr	r3, [pc, #320]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 8003664:	839a      	strh	r2, [r3, #28]
 8003666:	e03d      	b.n	80036e4 <move_tick_100Hz+0x23c>
    } else {
      base = ms.fast_turn ? TURN_FAST_TICKS_PER_DT : TURN_BASE_TICKS_PER_DT;
 8003668:	4b4e      	ldr	r3, [pc, #312]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 800366a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <move_tick_100Hz+0x1ce>
 8003672:	231c      	movs	r3, #28
 8003674:	e000      	b.n	8003678 <move_tick_100Hz+0x1d0>
 8003676:	230c      	movs	r3, #12
 8003678:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      if (aerr < TURN_YAW_SLOW_BAND_DEG) {
 800367c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003680:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003684:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800368c:	d52a      	bpl.n	80036e4 <move_tick_100Hz+0x23c>
        float scale = aerr / TURN_YAW_SLOW_BAND_DEG; // 1 -> 0 as we approach
 800368e:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8003692:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8003696:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800369a:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
        int32_t target_speed = ms.fast_turn ? TURN_FAST_TICKS_PER_DT : TURN_BASE_TICKS_PER_DT;
 800369e:	4b41      	ldr	r3, [pc, #260]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 80036a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d001      	beq.n	80036ac <move_tick_100Hz+0x204>
 80036a8:	231c      	movs	r3, #28
 80036aa:	e000      	b.n	80036ae <move_tick_100Hz+0x206>
 80036ac:	230c      	movs	r3, #12
 80036ae:	637b      	str	r3, [r7, #52]	@ 0x34
        int32_t slow = (int32_t)lroundf((float)target_speed * scale);
 80036b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036b2:	ee07 3a90 	vmov	s15, r3
 80036b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036ba:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80036be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036c2:	eeb0 0a67 	vmov.f32	s0, s15
 80036c6:	f00c fc6f 	bl	800ffa8 <lroundf>
 80036ca:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
        if (slow < TURN_MIN_TICKS_PER_DT) slow = TURN_MIN_TICKS_PER_DT;
 80036ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80036d2:	2b03      	cmp	r3, #3
 80036d4:	dc02      	bgt.n	80036dc <move_tick_100Hz+0x234>
 80036d6:	2304      	movs	r3, #4
 80036d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        base = slow;
 80036dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80036e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
    }

    // Ackermann differential on rear wheels:
    // Use bicycle model: R = L / tan(delta). Scale rear left/right by (R  T/2)/R.
    float steer_mag = fabsf(ms.steer_cmd); // 0..100
 80036e4:	4b2f      	ldr	r3, [pc, #188]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 80036e6:	edd3 7a06 	vldr	s15, [r3, #24]
 80036ea:	eef0 7ae7 	vabs.f32	s15, s15
 80036ee:	edc7 7a08 	vstr	s15, [r7, #32]
    int32_t left, right;
    if (steer_mag < 1e-3f) {
 80036f2:	edd7 7a08 	vldr	s15, [r7, #32]
 80036f6:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80037ac <move_tick_100Hz+0x304>
 80036fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003702:	d514      	bpl.n	800372e <move_tick_100Hz+0x286>
      // Essentially straight
      left  = base * ms.drive_sign;
 8003704:	4b27      	ldr	r3, [pc, #156]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 8003706:	f993 3011 	ldrsb.w	r3, [r3, #17]
 800370a:	461a      	mov	r2, r3
 800370c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003710:	fb02 f303 	mul.w	r3, r2, r3
 8003714:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      right = base * ms.drive_sign;
 8003718:	4b22      	ldr	r3, [pc, #136]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 800371a:	f993 3011 	ldrsb.w	r3, [r3, #17]
 800371e:	461a      	mov	r2, r3
 8003720:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003724:	fb02 f303 	mul.w	r3, r2, r3
 8003728:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800372c:	e0cf      	b.n	80038ce <move_tick_100Hz+0x426>
    } else {
      float delta_deg = (steer_mag / 100.0f) * STEER_MAX_DEG;
 800372e:	ed97 7a08 	vldr	s14, [r7, #32]
 8003732:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80037b0 <move_tick_100Hz+0x308>
 8003736:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800373a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800373e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003742:	edc7 7a07 	vstr	s15, [r7, #28]
      float delta_rad = delta_deg * (3.14159265358979323846f / 180.0f);
 8003746:	edd7 7a07 	vldr	s15, [r7, #28]
 800374a:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80037b4 <move_tick_100Hz+0x30c>
 800374e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003752:	edc7 7a06 	vstr	s15, [r7, #24]
      float tan_delta = tanf(delta_rad);
 8003756:	ed97 0a06 	vldr	s0, [r7, #24]
 800375a:	f00c fb19 	bl	800fd90 <tanf>
 800375e:	ed87 0a05 	vstr	s0, [r7, #20]
      if (fabsf(tan_delta) < 1e-4f) {
 8003762:	edd7 7a05 	vldr	s15, [r7, #20]
 8003766:	eef0 7ae7 	vabs.f32	s15, s15
 800376a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80037b8 <move_tick_100Hz+0x310>
 800376e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003776:	d527      	bpl.n	80037c8 <move_tick_100Hz+0x320>
        left  = base * ms.drive_sign;
 8003778:	4b0a      	ldr	r3, [pc, #40]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 800377a:	f993 3011 	ldrsb.w	r3, [r3, #17]
 800377e:	461a      	mov	r2, r3
 8003780:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003784:	fb02 f303 	mul.w	r3, r2, r3
 8003788:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        right = base * ms.drive_sign;
 800378c:	4b05      	ldr	r3, [pc, #20]	@ (80037a4 <move_tick_100Hz+0x2fc>)
 800378e:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8003792:	461a      	mov	r2, r3
 8003794:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003798:	fb02 f303 	mul.w	r3, r2, r3
 800379c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037a0:	e095      	b.n	80038ce <move_tick_100Hz+0x426>
 80037a2:	bf00      	nop
 80037a4:	200005e4 	.word	0x200005e4
 80037a8:	20000594 	.word	0x20000594
 80037ac:	3a83126f 	.word	0x3a83126f
 80037b0:	42c80000 	.word	0x42c80000
 80037b4:	3c8efa35 	.word	0x3c8efa35
 80037b8:	38d1b717 	.word	0x38d1b717
 80037bc:	41840000 	.word	0x41840000
 80037c0:	3ff33333 	.word	0x3ff33333
 80037c4:	3f666666 	.word	0x3f666666
      } else {
        float R = WHEELBASE_CM / tan_delta;   // turn radius of rear axle centerline
 80037c8:	eef2 6a0d 	vmov.f32	s13, #45	@ 0x41680000  14.5
 80037cc:	ed97 7a05 	vldr	s14, [r7, #20]
 80037d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037d4:	edc7 7a04 	vstr	s15, [r7, #16]
        float rfac = TRACK_WIDTH_CM / (2.0f * fabsf(R)); // >= 0
 80037d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80037dc:	eef0 7ae7 	vabs.f32	s15, s15
 80037e0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80037e4:	ed5f 6a0b 	vldr	s13, [pc, #-44]	@ 80037bc <move_tick_100Hz+0x314>
 80037e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037ec:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
        rfac *= 1.9f; // stronger bias for tighter turns
 80037f0:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80037f4:	ed1f 7a0e 	vldr	s14, [pc, #-56]	@ 80037c0 <move_tick_100Hz+0x318>
 80037f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037fc:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
        // Clamp to avoid negative inner factor at extreme angles
        if (rfac > 0.9f) rfac = 0.9f;
 8003800:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8003804:	ed1f 7a11 	vldr	s14, [pc, #-68]	@ 80037c4 <move_tick_100Hz+0x31c>
 8003808:	eef4 7ac7 	vcmpe.f32	s15, s14
 800380c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003810:	dd01      	ble.n	8003816 <move_tick_100Hz+0x36e>
 8003812:	4ba9      	ldr	r3, [pc, #676]	@ (8003ab8 <move_tick_100Hz+0x610>)
 8003814:	67fb      	str	r3, [r7, #124]	@ 0x7c
        float inner = (1.0f - rfac);
 8003816:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800381a:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 800381e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003822:	edc7 7a03 	vstr	s15, [r7, #12]
        float outer = (1.0f + rfac);
 8003826:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 800382a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800382e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003832:	edc7 7a02 	vstr	s15, [r7, #8]
        // For left turn, left is inner; for right turn, right is inner
        float lscale = (ms.turn_sign > 0) ? inner : outer;
 8003836:	4ba1      	ldr	r3, [pc, #644]	@ (8003abc <move_tick_100Hz+0x614>)
 8003838:	f993 3010 	ldrsb.w	r3, [r3, #16]
 800383c:	2b00      	cmp	r3, #0
 800383e:	dd01      	ble.n	8003844 <move_tick_100Hz+0x39c>
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	e000      	b.n	8003846 <move_tick_100Hz+0x39e>
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	607b      	str	r3, [r7, #4]
        float rscale = (ms.turn_sign > 0) ? outer : inner;
 8003848:	4b9c      	ldr	r3, [pc, #624]	@ (8003abc <move_tick_100Hz+0x614>)
 800384a:	f993 3010 	ldrsb.w	r3, [r3, #16]
 800384e:	2b00      	cmp	r3, #0
 8003850:	dd01      	ble.n	8003856 <move_tick_100Hz+0x3ae>
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	e000      	b.n	8003858 <move_tick_100Hz+0x3b0>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	603b      	str	r3, [r7, #0]
        int32_t lcmd = (int32_t)lroundf((float)base * lscale);
 800385a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800385e:	ee07 3a90 	vmov	s15, r3
 8003862:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003866:	edd7 7a01 	vldr	s15, [r7, #4]
 800386a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800386e:	eeb0 0a67 	vmov.f32	s0, s15
 8003872:	f00c fb99 	bl	800ffa8 <lroundf>
 8003876:	67b8      	str	r0, [r7, #120]	@ 0x78
        int32_t rcmd = (int32_t)lroundf((float)base * rscale);
 8003878:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800387c:	ee07 3a90 	vmov	s15, r3
 8003880:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003884:	edd7 7a00 	vldr	s15, [r7]
 8003888:	ee67 7a27 	vmul.f32	s15, s14, s15
 800388c:	eeb0 0a67 	vmov.f32	s0, s15
 8003890:	f00c fb8a 	bl	800ffa8 <lroundf>
 8003894:	6778      	str	r0, [r7, #116]	@ 0x74
        // Enforce minimum per-wheel speed while turning
        if (lcmd < TURN_MIN_TICKS_PER_DT) lcmd = TURN_MIN_TICKS_PER_DT;
 8003896:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003898:	2b03      	cmp	r3, #3
 800389a:	dc01      	bgt.n	80038a0 <move_tick_100Hz+0x3f8>
 800389c:	2304      	movs	r3, #4
 800389e:	67bb      	str	r3, [r7, #120]	@ 0x78
        if (rcmd < TURN_MIN_TICKS_PER_DT) rcmd = TURN_MIN_TICKS_PER_DT;
 80038a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038a2:	2b03      	cmp	r3, #3
 80038a4:	dc01      	bgt.n	80038aa <move_tick_100Hz+0x402>
 80038a6:	2304      	movs	r3, #4
 80038a8:	677b      	str	r3, [r7, #116]	@ 0x74
        left  = lcmd * ms.drive_sign;
 80038aa:	4b84      	ldr	r3, [pc, #528]	@ (8003abc <move_tick_100Hz+0x614>)
 80038ac:	f993 3011 	ldrsb.w	r3, [r3, #17]
 80038b0:	461a      	mov	r2, r3
 80038b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038b4:	fb02 f303 	mul.w	r3, r2, r3
 80038b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        right = rcmd * ms.drive_sign;
 80038bc:	4b7f      	ldr	r3, [pc, #508]	@ (8003abc <move_tick_100Hz+0x614>)
 80038be:	f993 3011 	ldrsb.w	r3, [r3, #17]
 80038c2:	461a      	mov	r2, r3
 80038c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038c6:	fb02 f303 	mul.w	r3, r2, r3
 80038ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      }
    }
    control_set_target_ticks_per_dt(left, right);
 80038ce:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 80038d2:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80038d6:	f7fd fd47 	bl	8001368 <control_set_target_ticks_per_dt>
    return;
 80038da:	e0ea      	b.n	8003ab2 <move_tick_100Hz+0x60a>
  }

  // --- Straight mode ---
  // Use the average of both encoders for a robust distance measurement
  int32_t left_ticks = motor_get_left_encoder_counts();
 80038dc:	f7ff fc72 	bl	80031c4 <motor_get_left_encoder_counts>
 80038e0:	65f8      	str	r0, [r7, #92]	@ 0x5c
  int32_t right_ticks = motor_get_right_encoder_counts();
 80038e2:	f7ff fc7d 	bl	80031e0 <motor_get_right_encoder_counts>
 80038e6:	65b8      	str	r0, [r7, #88]	@ 0x58
  int32_t distance_travelled_ticks = (abs(left_ticks) + abs(right_ticks)) / 2;
 80038e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80038ea:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80038ee:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80038f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	bfb8      	it	lt
 80038f8:	425b      	neglt	r3, r3
 80038fa:	4413      	add	r3, r2
 80038fc:	0fda      	lsrs	r2, r3, #31
 80038fe:	4413      	add	r3, r2
 8003900:	105b      	asrs	r3, r3, #1
 8003902:	657b      	str	r3, [r7, #84]	@ 0x54

  // 2. Check for completion
  if (distance_travelled_ticks >= ms.total_ticks_abs) {
 8003904:	4b6d      	ldr	r3, [pc, #436]	@ (8003abc <move_tick_100Hz+0x614>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800390a:	429a      	cmp	r2, r3
 800390c:	db0c      	blt.n	8003928 <move_tick_100Hz+0x480>
    ms.active = 0;
 800390e:	4b6b      	ldr	r3, [pc, #428]	@ (8003abc <move_tick_100Hz+0x614>)
 8003910:	2200      	movs	r2, #0
 8003912:	701a      	strb	r2, [r3, #0]
    control_set_target_ticks_per_dt(0, 0);
 8003914:	2100      	movs	r1, #0
 8003916:	2000      	movs	r0, #0
 8003918:	f7fd fd26 	bl	8001368 <control_set_target_ticks_per_dt>
    motor_brake_ms(80); // Apply a short active brake for a crisp stop
 800391c:	2050      	movs	r0, #80	@ 0x50
 800391e:	f7ff fc15 	bl	800314c <motor_brake_ms>
    motor_stop();       // Ensure H-bridge is off after braking
 8003922:	f7ff fbf7 	bl	8003114 <motor_stop>
    return;
 8003926:	e0c4      	b.n	8003ab2 <move_tick_100Hz+0x60a>
  }

  // 3. Determine target base speed based on position in the trapezoidal profile
  float target_base_speed_ticks;

  if (distance_travelled_ticks < ms.accel_end_ticks) {
 8003928:	4b64      	ldr	r3, [pc, #400]	@ (8003abc <move_tick_100Hz+0x614>)
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800392e:	429a      	cmp	r2, r3
 8003930:	da1b      	bge.n	800396a <move_tick_100Hz+0x4c2>
    // --- ACCELERATION PHASE ---
    float progress = (float)distance_travelled_ticks / (float)ms.accel_end_ticks;
 8003932:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003934:	ee07 3a90 	vmov	s15, r3
 8003938:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800393c:	4b5f      	ldr	r3, [pc, #380]	@ (8003abc <move_tick_100Hz+0x614>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	ee07 3a90 	vmov	s15, r3
 8003944:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003948:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800394c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    target_base_speed_ticks = V_MIN_TICKS_PER_DT + (V_MAX_TICKS_PER_DT - V_MIN_TICKS_PER_DT) * progress;
 8003950:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8003954:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8003958:	ee67 7a87 	vmul.f32	s15, s15, s14
 800395c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003960:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003964:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
 8003968:	e028      	b.n	80039bc <move_tick_100Hz+0x514>
  }
  else if (distance_travelled_ticks > ms.decel_start_ticks) {
 800396a:	4b54      	ldr	r3, [pc, #336]	@ (8003abc <move_tick_100Hz+0x614>)
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003970:	429a      	cmp	r2, r3
 8003972:	dd21      	ble.n	80039b8 <move_tick_100Hz+0x510>
    // --- DECELERATION PHASE ---
    float progress = (float)(ms.total_ticks_abs - distance_travelled_ticks) / (float)(ms.total_ticks_abs - ms.decel_start_ticks);
 8003974:	4b51      	ldr	r3, [pc, #324]	@ (8003abc <move_tick_100Hz+0x614>)
 8003976:	685a      	ldr	r2, [r3, #4]
 8003978:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800397a:	1ad3      	subs	r3, r2, r3
 800397c:	ee07 3a90 	vmov	s15, r3
 8003980:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003984:	4b4d      	ldr	r3, [pc, #308]	@ (8003abc <move_tick_100Hz+0x614>)
 8003986:	685a      	ldr	r2, [r3, #4]
 8003988:	4b4c      	ldr	r3, [pc, #304]	@ (8003abc <move_tick_100Hz+0x614>)
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	ee07 3a90 	vmov	s15, r3
 8003992:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003996:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800399a:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    target_base_speed_ticks = V_MIN_TICKS_PER_DT + (V_MAX_TICKS_PER_DT - V_MIN_TICKS_PER_DT) * progress;
 800399e:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80039a2:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80039a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039aa:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80039ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80039b2:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
 80039b6:	e001      	b.n	80039bc <move_tick_100Hz+0x514>
  }
  else {
    // --- CRUISE PHASE ---
    target_base_speed_ticks = V_MAX_TICKS_PER_DT;
 80039b8:	4b41      	ldr	r3, [pc, #260]	@ (8003ac0 <move_tick_100Hz+0x618>)
 80039ba:	673b      	str	r3, [r7, #112]	@ 0x70
  }

  // Ensure speed never drops below minimum while moving
  if (target_base_speed_ticks < V_MIN_TICKS_PER_DT) {
 80039bc:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80039c0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80039c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039cc:	d502      	bpl.n	80039d4 <move_tick_100Hz+0x52c>
    target_base_speed_ticks = V_MIN_TICKS_PER_DT;
 80039ce:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 80039d2:	673b      	str	r3, [r7, #112]	@ 0x70
  }

  // 4) Respect remaining distance so we don't command more ticks than available
  int32_t remaining_ticks = ms.total_ticks_abs - distance_travelled_ticks;
 80039d4:	4b39      	ldr	r3, [pc, #228]	@ (8003abc <move_tick_100Hz+0x614>)
 80039d6:	685a      	ldr	r2, [r3, #4]
 80039d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (remaining_ticks < 0) remaining_ticks = 0;
 80039de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	da01      	bge.n	80039e8 <move_tick_100Hz+0x540>
 80039e4:	2300      	movs	r3, #0
 80039e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  int32_t base_ticks = (int32_t)lroundf(target_base_speed_ticks);
 80039e8:	ed97 0a1c 	vldr	s0, [r7, #112]	@ 0x70
 80039ec:	f00c fadc 	bl	800ffa8 <lroundf>
 80039f0:	66b8      	str	r0, [r7, #104]	@ 0x68
  if (base_ticks > remaining_ticks) base_ticks = remaining_ticks;
 80039f2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80039f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039f6:	429a      	cmp	r2, r3
 80039f8:	dd01      	ble.n	80039fe <move_tick_100Hz+0x556>
 80039fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039fc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (base_ticks < 0) base_ticks = 0;
 80039fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	da01      	bge.n	8003a08 <move_tick_100Hz+0x560>
 8003a04:	2300      	movs	r3, #0
 8003a06:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (base_ticks == 0 && remaining_ticks > 0) base_ticks = 1; // ensure progress
 8003a08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d104      	bne.n	8003a18 <move_tick_100Hz+0x570>
 8003a0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	dd01      	ble.n	8003a18 <move_tick_100Hz+0x570>
 8003a14:	2301      	movs	r3, #1
 8003a16:	66bb      	str	r3, [r7, #104]	@ 0x68

  // 5) Calculate yaw correction. Keep forward behavior and make reverse match it
  // by flipping the bias sign when driving backward.
  int32_t yaw_bias = (int32_t)lroundf(-current_yaw * YAW_KP_TICKS_PER_DEG);
 8003a18:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8003a1c:	eef1 7a67 	vneg.f32	s15, s15
 8003a20:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8003a24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a28:	eeb0 0a67 	vmov.f32	s0, s15
 8003a2c:	f00c fabc 	bl	800ffa8 <lroundf>
 8003a30:	6678      	str	r0, [r7, #100]	@ 0x64
  if (ms.dir < 0) yaw_bias = -yaw_bias;
 8003a32:	4b22      	ldr	r3, [pc, #136]	@ (8003abc <move_tick_100Hz+0x614>)
 8003a34:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	da02      	bge.n	8003a42 <move_tick_100Hz+0x59a>
 8003a3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a3e:	425b      	negs	r3, r3
 8003a40:	667b      	str	r3, [r7, #100]	@ 0x64
  if (yaw_bias > base_ticks/2) yaw_bias = base_ticks/2;
 8003a42:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a44:	0fda      	lsrs	r2, r3, #31
 8003a46:	4413      	add	r3, r2
 8003a48:	105b      	asrs	r3, r3, #1
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	dd04      	ble.n	8003a5c <move_tick_100Hz+0x5b4>
 8003a52:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a54:	0fda      	lsrs	r2, r3, #31
 8003a56:	4413      	add	r3, r2
 8003a58:	105b      	asrs	r3, r3, #1
 8003a5a:	667b      	str	r3, [r7, #100]	@ 0x64
  if (yaw_bias < -(base_ticks/2)) yaw_bias = -(base_ticks/2);
 8003a5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a5e:	0fda      	lsrs	r2, r3, #31
 8003a60:	4413      	add	r3, r2
 8003a62:	105b      	asrs	r3, r3, #1
 8003a64:	425b      	negs	r3, r3
 8003a66:	461a      	mov	r2, r3
 8003a68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	da05      	bge.n	8003a7a <move_tick_100Hz+0x5d2>
 8003a6e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a70:	0fda      	lsrs	r2, r3, #31
 8003a72:	4413      	add	r3, r2
 8003a74:	105b      	asrs	r3, r3, #1
 8003a76:	425b      	negs	r3, r3
 8003a78:	667b      	str	r3, [r7, #100]	@ 0x64
  
  // 6) Combine base and yaw correction
  int32_t left_target_ticks  = base_ticks - yaw_bias;
 8003a7a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003a7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	64bb      	str	r3, [r7, #72]	@ 0x48
  int32_t right_target_ticks = base_ticks + yaw_bias;
 8003a82:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003a84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a86:	4413      	add	r3, r2
 8003a88:	647b      	str	r3, [r7, #68]	@ 0x44

  // 6. Set the targets for the low-level PID speed controllers
  control_set_target_ticks_per_dt(left_target_ticks * ms.dir, right_target_ticks * ms.dir);
 8003a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8003abc <move_tick_100Hz+0x614>)
 8003a8c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003a90:	461a      	mov	r2, r3
 8003a92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a94:	fb03 f202 	mul.w	r2, r3, r2
 8003a98:	4b08      	ldr	r3, [pc, #32]	@ (8003abc <move_tick_100Hz+0x614>)
 8003a9a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003aa2:	fb01 f303 	mul.w	r3, r1, r3
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	4610      	mov	r0, r2
 8003aaa:	f7fd fc5d 	bl	8001368 <control_set_target_ticks_per_dt>
 8003aae:	e000      	b.n	8003ab2 <move_tick_100Hz+0x60a>
  if (!ms.active) return; // no active motion plan; nothing else to do
 8003ab0:	bf00      	nop
}
 8003ab2:	3798      	adds	r7, #152	@ 0x98
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	3f666666 	.word	0x3f666666
 8003abc:	200005e4 	.word	0x200005e4
 8003ac0:	41c00000 	.word	0x41c00000

08003ac4 <OLED_Refresh_Gram>:

#include "../Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8003aca:	2300      	movs	r3, #0
 8003acc:	71fb      	strb	r3, [r7, #7]
 8003ace:	e026      	b.n	8003b1e <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 8003ad0:	79fb      	ldrb	r3, [r7, #7]
 8003ad2:	3b50      	subs	r3, #80	@ 0x50
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f000 f82b 	bl	8003b34 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 8003ade:	2100      	movs	r1, #0
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	f000 f827 	bl	8003b34 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 8003ae6:	2100      	movs	r1, #0
 8003ae8:	2010      	movs	r0, #16
 8003aea:	f000 f823 	bl	8003b34 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 8003aee:	2300      	movs	r3, #0
 8003af0:	71bb      	strb	r3, [r7, #6]
 8003af2:	e00d      	b.n	8003b10 <OLED_Refresh_Gram+0x4c>
 8003af4:	79ba      	ldrb	r2, [r7, #6]
 8003af6:	79fb      	ldrb	r3, [r7, #7]
 8003af8:	490d      	ldr	r1, [pc, #52]	@ (8003b30 <OLED_Refresh_Gram+0x6c>)
 8003afa:	00d2      	lsls	r2, r2, #3
 8003afc:	440a      	add	r2, r1
 8003afe:	4413      	add	r3, r2
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	2101      	movs	r1, #1
 8003b04:	4618      	mov	r0, r3
 8003b06:	f000 f815 	bl	8003b34 <OLED_WR_Byte>
 8003b0a:	79bb      	ldrb	r3, [r7, #6]
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	71bb      	strb	r3, [r7, #6]
 8003b10:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	daed      	bge.n	8003af4 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8003b18:	79fb      	ldrb	r3, [r7, #7]
 8003b1a:	3301      	adds	r3, #1
 8003b1c:	71fb      	strb	r3, [r7, #7]
 8003b1e:	79fb      	ldrb	r3, [r7, #7]
 8003b20:	2b07      	cmp	r3, #7
 8003b22:	d9d5      	bls.n	8003ad0 <OLED_Refresh_Gram+0xc>
	}   
}
 8003b24:	bf00      	nop
 8003b26:	bf00      	nop
 8003b28:	3708      	adds	r7, #8
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	20000608 	.word	0x20000608

08003b34 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b084      	sub	sp, #16
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	460a      	mov	r2, r1
 8003b3e:	71fb      	strb	r3, [r7, #7]
 8003b40:	4613      	mov	r3, r2
 8003b42:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 8003b44:	79bb      	ldrb	r3, [r7, #6]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d006      	beq.n	8003b58 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003b50:	481e      	ldr	r0, [pc, #120]	@ (8003bcc <OLED_WR_Byte+0x98>)
 8003b52:	f001 fe5d 	bl	8005810 <HAL_GPIO_WritePin>
 8003b56:	e005      	b.n	8003b64 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003b5e:	481b      	ldr	r0, [pc, #108]	@ (8003bcc <OLED_WR_Byte+0x98>)
 8003b60:	f001 fe56 	bl	8005810 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8003b64:	2300      	movs	r3, #0
 8003b66:	73fb      	strb	r3, [r7, #15]
 8003b68:	e022      	b.n	8003bb0 <OLED_WR_Byte+0x7c>
	{			  
		OLED_SCLK_Clr();
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003b70:	4816      	ldr	r0, [pc, #88]	@ (8003bcc <OLED_WR_Byte+0x98>)
 8003b72:	f001 fe4d 	bl	8005810 <HAL_GPIO_WritePin>
		if(dat&0x80)
 8003b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	da06      	bge.n	8003b8c <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003b84:	4811      	ldr	r0, [pc, #68]	@ (8003bcc <OLED_WR_Byte+0x98>)
 8003b86:	f001 fe43 	bl	8005810 <HAL_GPIO_WritePin>
 8003b8a:	e005      	b.n	8003b98 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003b92:	480e      	ldr	r0, [pc, #56]	@ (8003bcc <OLED_WR_Byte+0x98>)
 8003b94:	f001 fe3c 	bl	8005810 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8003b98:	2201      	movs	r2, #1
 8003b9a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003b9e:	480b      	ldr	r0, [pc, #44]	@ (8003bcc <OLED_WR_Byte+0x98>)
 8003ba0:	f001 fe36 	bl	8005810 <HAL_GPIO_WritePin>
		dat<<=1;   
 8003ba4:	79fb      	ldrb	r3, [r7, #7]
 8003ba6:	005b      	lsls	r3, r3, #1
 8003ba8:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8003baa:	7bfb      	ldrb	r3, [r7, #15]
 8003bac:	3301      	adds	r3, #1
 8003bae:	73fb      	strb	r3, [r7, #15]
 8003bb0:	7bfb      	ldrb	r3, [r7, #15]
 8003bb2:	2b07      	cmp	r3, #7
 8003bb4:	d9d9      	bls.n	8003b6a <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003bbc:	4803      	ldr	r0, [pc, #12]	@ (8003bcc <OLED_WR_Byte+0x98>)
 8003bbe:	f001 fe27 	bl	8005810 <HAL_GPIO_WritePin>
} 
 8003bc2:	bf00      	nop
 8003bc4:	3710      	adds	r7, #16
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	40020c00 	.word	0x40020c00

08003bd0 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	71fb      	strb	r3, [r7, #7]
 8003bda:	e014      	b.n	8003c06 <OLED_Clear+0x36>
 8003bdc:	2300      	movs	r3, #0
 8003bde:	71bb      	strb	r3, [r7, #6]
 8003be0:	e00a      	b.n	8003bf8 <OLED_Clear+0x28>
 8003be2:	79ba      	ldrb	r2, [r7, #6]
 8003be4:	79fb      	ldrb	r3, [r7, #7]
 8003be6:	490c      	ldr	r1, [pc, #48]	@ (8003c18 <OLED_Clear+0x48>)
 8003be8:	00d2      	lsls	r2, r2, #3
 8003bea:	440a      	add	r2, r1
 8003bec:	4413      	add	r3, r2
 8003bee:	2200      	movs	r2, #0
 8003bf0:	701a      	strb	r2, [r3, #0]
 8003bf2:	79bb      	ldrb	r3, [r7, #6]
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	71bb      	strb	r3, [r7, #6]
 8003bf8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	daf0      	bge.n	8003be2 <OLED_Clear+0x12>
 8003c00:	79fb      	ldrb	r3, [r7, #7]
 8003c02:	3301      	adds	r3, #1
 8003c04:	71fb      	strb	r3, [r7, #7]
 8003c06:	79fb      	ldrb	r3, [r7, #7]
 8003c08:	2b07      	cmp	r3, #7
 8003c0a:	d9e7      	bls.n	8003bdc <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8003c0c:	f7ff ff5a 	bl	8003ac4 <OLED_Refresh_Gram>
}
 8003c10:	bf00      	nop
 8003c12:	3708      	adds	r7, #8
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	20000608 	.word	0x20000608

08003c1c <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b085      	sub	sp, #20
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	4603      	mov	r3, r0
 8003c24:	71fb      	strb	r3, [r7, #7]
 8003c26:	460b      	mov	r3, r1
 8003c28:	71bb      	strb	r3, [r7, #6]
 8003c2a:	4613      	mov	r3, r2
 8003c2c:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8003c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	db41      	blt.n	8003cbe <OLED_DrawPoint+0xa2>
 8003c3a:	79bb      	ldrb	r3, [r7, #6]
 8003c3c:	2b3f      	cmp	r3, #63	@ 0x3f
 8003c3e:	d83e      	bhi.n	8003cbe <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8003c40:	79bb      	ldrb	r3, [r7, #6]
 8003c42:	08db      	lsrs	r3, r3, #3
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	f1c3 0307 	rsb	r3, r3, #7
 8003c4a:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8003c4c:	79bb      	ldrb	r3, [r7, #6]
 8003c4e:	f003 0307 	and.w	r3, r3, #7
 8003c52:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8003c54:	7b7b      	ldrb	r3, [r7, #13]
 8003c56:	f1c3 0307 	rsb	r3, r3, #7
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8003c62:	797b      	ldrb	r3, [r7, #5]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d012      	beq.n	8003c8e <OLED_DrawPoint+0x72>
 8003c68:	79fa      	ldrb	r2, [r7, #7]
 8003c6a:	7bbb      	ldrb	r3, [r7, #14]
 8003c6c:	4917      	ldr	r1, [pc, #92]	@ (8003ccc <OLED_DrawPoint+0xb0>)
 8003c6e:	00d2      	lsls	r2, r2, #3
 8003c70:	440a      	add	r2, r1
 8003c72:	4413      	add	r3, r2
 8003c74:	7818      	ldrb	r0, [r3, #0]
 8003c76:	79fa      	ldrb	r2, [r7, #7]
 8003c78:	7bbb      	ldrb	r3, [r7, #14]
 8003c7a:	7bf9      	ldrb	r1, [r7, #15]
 8003c7c:	4301      	orrs	r1, r0
 8003c7e:	b2c8      	uxtb	r0, r1
 8003c80:	4912      	ldr	r1, [pc, #72]	@ (8003ccc <OLED_DrawPoint+0xb0>)
 8003c82:	00d2      	lsls	r2, r2, #3
 8003c84:	440a      	add	r2, r1
 8003c86:	4413      	add	r3, r2
 8003c88:	4602      	mov	r2, r0
 8003c8a:	701a      	strb	r2, [r3, #0]
 8003c8c:	e018      	b.n	8003cc0 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8003c8e:	79fa      	ldrb	r2, [r7, #7]
 8003c90:	7bbb      	ldrb	r3, [r7, #14]
 8003c92:	490e      	ldr	r1, [pc, #56]	@ (8003ccc <OLED_DrawPoint+0xb0>)
 8003c94:	00d2      	lsls	r2, r2, #3
 8003c96:	440a      	add	r2, r1
 8003c98:	4413      	add	r3, r2
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	b25a      	sxtb	r2, r3
 8003c9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ca2:	43db      	mvns	r3, r3
 8003ca4:	b25b      	sxtb	r3, r3
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	b259      	sxtb	r1, r3
 8003caa:	79fa      	ldrb	r2, [r7, #7]
 8003cac:	7bbb      	ldrb	r3, [r7, #14]
 8003cae:	b2c8      	uxtb	r0, r1
 8003cb0:	4906      	ldr	r1, [pc, #24]	@ (8003ccc <OLED_DrawPoint+0xb0>)
 8003cb2:	00d2      	lsls	r2, r2, #3
 8003cb4:	440a      	add	r2, r1
 8003cb6:	4413      	add	r3, r2
 8003cb8:	4602      	mov	r2, r0
 8003cba:	701a      	strb	r2, [r3, #0]
 8003cbc:	e000      	b.n	8003cc0 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8003cbe:	bf00      	nop
}
 8003cc0:	3714      	adds	r7, #20
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	20000608 	.word	0x20000608

08003cd0 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8003cd0:	b590      	push	{r4, r7, lr}
 8003cd2:	b085      	sub	sp, #20
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	4604      	mov	r4, r0
 8003cd8:	4608      	mov	r0, r1
 8003cda:	4611      	mov	r1, r2
 8003cdc:	461a      	mov	r2, r3
 8003cde:	4623      	mov	r3, r4
 8003ce0:	71fb      	strb	r3, [r7, #7]
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	71bb      	strb	r3, [r7, #6]
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	717b      	strb	r3, [r7, #5]
 8003cea:	4613      	mov	r3, r2
 8003cec:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8003cee:	79bb      	ldrb	r3, [r7, #6]
 8003cf0:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8003cf2:	797b      	ldrb	r3, [r7, #5]
 8003cf4:	3b20      	subs	r3, #32
 8003cf6:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	73bb      	strb	r3, [r7, #14]
 8003cfc:	e04d      	b.n	8003d9a <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8003cfe:	793b      	ldrb	r3, [r7, #4]
 8003d00:	2b0c      	cmp	r3, #12
 8003d02:	d10b      	bne.n	8003d1c <OLED_ShowChar+0x4c>
 8003d04:	797a      	ldrb	r2, [r7, #5]
 8003d06:	7bb9      	ldrb	r1, [r7, #14]
 8003d08:	4828      	ldr	r0, [pc, #160]	@ (8003dac <OLED_ShowChar+0xdc>)
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	005b      	lsls	r3, r3, #1
 8003d0e:	4413      	add	r3, r2
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	4403      	add	r3, r0
 8003d14:	440b      	add	r3, r1
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	73fb      	strb	r3, [r7, #15]
 8003d1a:	e007      	b.n	8003d2c <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8003d1c:	797a      	ldrb	r2, [r7, #5]
 8003d1e:	7bbb      	ldrb	r3, [r7, #14]
 8003d20:	4923      	ldr	r1, [pc, #140]	@ (8003db0 <OLED_ShowChar+0xe0>)
 8003d22:	0112      	lsls	r2, r2, #4
 8003d24:	440a      	add	r2, r1
 8003d26:	4413      	add	r3, r2
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	737b      	strb	r3, [r7, #13]
 8003d30:	e02d      	b.n	8003d8e <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8003d32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	da07      	bge.n	8003d4a <OLED_ShowChar+0x7a>
 8003d3a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003d3e:	79b9      	ldrb	r1, [r7, #6]
 8003d40:	79fb      	ldrb	r3, [r7, #7]
 8003d42:	4618      	mov	r0, r3
 8003d44:	f7ff ff6a 	bl	8003c1c <OLED_DrawPoint>
 8003d48:	e00c      	b.n	8003d64 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8003d4a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	bf0c      	ite	eq
 8003d52:	2301      	moveq	r3, #1
 8003d54:	2300      	movne	r3, #0
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	461a      	mov	r2, r3
 8003d5a:	79b9      	ldrb	r1, [r7, #6]
 8003d5c:	79fb      	ldrb	r3, [r7, #7]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7ff ff5c 	bl	8003c1c <OLED_DrawPoint>
			temp<<=1;
 8003d64:	7bfb      	ldrb	r3, [r7, #15]
 8003d66:	005b      	lsls	r3, r3, #1
 8003d68:	73fb      	strb	r3, [r7, #15]
			y++;
 8003d6a:	79bb      	ldrb	r3, [r7, #6]
 8003d6c:	3301      	adds	r3, #1
 8003d6e:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8003d70:	79ba      	ldrb	r2, [r7, #6]
 8003d72:	7b3b      	ldrb	r3, [r7, #12]
 8003d74:	1ad2      	subs	r2, r2, r3
 8003d76:	793b      	ldrb	r3, [r7, #4]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d105      	bne.n	8003d88 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8003d7c:	7b3b      	ldrb	r3, [r7, #12]
 8003d7e:	71bb      	strb	r3, [r7, #6]
				x++;
 8003d80:	79fb      	ldrb	r3, [r7, #7]
 8003d82:	3301      	adds	r3, #1
 8003d84:	71fb      	strb	r3, [r7, #7]
				break;
 8003d86:	e005      	b.n	8003d94 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8003d88:	7b7b      	ldrb	r3, [r7, #13]
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	737b      	strb	r3, [r7, #13]
 8003d8e:	7b7b      	ldrb	r3, [r7, #13]
 8003d90:	2b07      	cmp	r3, #7
 8003d92:	d9ce      	bls.n	8003d32 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8003d94:	7bbb      	ldrb	r3, [r7, #14]
 8003d96:	3301      	adds	r3, #1
 8003d98:	73bb      	strb	r3, [r7, #14]
 8003d9a:	7bba      	ldrb	r2, [r7, #14]
 8003d9c:	793b      	ldrb	r3, [r7, #4]
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d3ad      	bcc.n	8003cfe <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8003da2:	bf00      	nop
 8003da4:	bf00      	nop
 8003da6:	3714      	adds	r7, #20
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd90      	pop	{r4, r7, pc}
 8003dac:	08010ad4 	.word	0x08010ad4
 8003db0:	08010f48 	.word	0x08010f48

08003db4 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af02      	add	r7, sp, #8
 8003dba:	4603      	mov	r3, r0
 8003dbc:	603a      	str	r2, [r7, #0]
 8003dbe:	71fb      	strb	r3, [r7, #7]
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8003dc4:	e01f      	b.n	8003e06 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8003dc6:	79fb      	ldrb	r3, [r7, #7]
 8003dc8:	2b7a      	cmp	r3, #122	@ 0x7a
 8003dca:	d904      	bls.n	8003dd6 <OLED_ShowString+0x22>
 8003dcc:	2300      	movs	r3, #0
 8003dce:	71fb      	strb	r3, [r7, #7]
 8003dd0:	79bb      	ldrb	r3, [r7, #6]
 8003dd2:	3310      	adds	r3, #16
 8003dd4:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8003dd6:	79bb      	ldrb	r3, [r7, #6]
 8003dd8:	2b3a      	cmp	r3, #58	@ 0x3a
 8003dda:	d905      	bls.n	8003de8 <OLED_ShowString+0x34>
 8003ddc:	2300      	movs	r3, #0
 8003dde:	71fb      	strb	r3, [r7, #7]
 8003de0:	79fb      	ldrb	r3, [r7, #7]
 8003de2:	71bb      	strb	r3, [r7, #6]
 8003de4:	f7ff fef4 	bl	8003bd0 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	781a      	ldrb	r2, [r3, #0]
 8003dec:	79b9      	ldrb	r1, [r7, #6]
 8003dee:	79f8      	ldrb	r0, [r7, #7]
 8003df0:	2301      	movs	r3, #1
 8003df2:	9300      	str	r3, [sp, #0]
 8003df4:	230c      	movs	r3, #12
 8003df6:	f7ff ff6b 	bl	8003cd0 <OLED_ShowChar>
        x+=8;
 8003dfa:	79fb      	ldrb	r3, [r7, #7]
 8003dfc:	3308      	adds	r3, #8
 8003dfe:	71fb      	strb	r3, [r7, #7]
        p++;
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	3301      	adds	r3, #1
 8003e04:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d1db      	bne.n	8003dc6 <OLED_ShowString+0x12>
    }  
}	 
 8003e0e:	bf00      	nop
 8003e10:	bf00      	nop
 8003e12:	3708      	adds	r7, #8
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <OLED_Init>:

void OLED_Init(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8003e1c:	f002 fe64 	bl	8006ae8 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8003e20:	4b42      	ldr	r3, [pc, #264]	@ (8003f2c <OLED_Init+0x114>)
 8003e22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e24:	4a41      	ldr	r2, [pc, #260]	@ (8003f2c <OLED_Init+0x114>)
 8003e26:	f023 0301 	bic.w	r3, r3, #1
 8003e2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e2c:	4b3f      	ldr	r3, [pc, #252]	@ (8003f2c <OLED_Init+0x114>)
 8003e2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e30:	4a3e      	ldr	r2, [pc, #248]	@ (8003f2c <OLED_Init+0x114>)
 8003e32:	f023 0304 	bic.w	r3, r3, #4
 8003e36:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8003e38:	f002 fe6a 	bl	8006b10 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003e42:	483b      	ldr	r0, [pc, #236]	@ (8003f30 <OLED_Init+0x118>)
 8003e44:	f001 fce4 	bl	8005810 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003e48:	2064      	movs	r0, #100	@ 0x64
 8003e4a:	f001 f965 	bl	8005118 <HAL_Delay>
	OLED_RST_Set();
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003e54:	4836      	ldr	r0, [pc, #216]	@ (8003f30 <OLED_Init+0x118>)
 8003e56:	f001 fcdb 	bl	8005810 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8003e5a:	2100      	movs	r1, #0
 8003e5c:	20ae      	movs	r0, #174	@ 0xae
 8003e5e:	f7ff fe69 	bl	8003b34 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8003e62:	2100      	movs	r1, #0
 8003e64:	20d5      	movs	r0, #213	@ 0xd5
 8003e66:	f7ff fe65 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8003e6a:	2100      	movs	r1, #0
 8003e6c:	2050      	movs	r0, #80	@ 0x50
 8003e6e:	f7ff fe61 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8003e72:	2100      	movs	r1, #0
 8003e74:	20a8      	movs	r0, #168	@ 0xa8
 8003e76:	f7ff fe5d 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8003e7a:	2100      	movs	r1, #0
 8003e7c:	203f      	movs	r0, #63	@ 0x3f
 8003e7e:	f7ff fe59 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8003e82:	2100      	movs	r1, #0
 8003e84:	20d3      	movs	r0, #211	@ 0xd3
 8003e86:	f7ff fe55 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8003e8a:	2100      	movs	r1, #0
 8003e8c:	2000      	movs	r0, #0
 8003e8e:	f7ff fe51 	bl	8003b34 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8003e92:	2100      	movs	r1, #0
 8003e94:	2040      	movs	r0, #64	@ 0x40
 8003e96:	f7ff fe4d 	bl	8003b34 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8003e9a:	2100      	movs	r1, #0
 8003e9c:	208d      	movs	r0, #141	@ 0x8d
 8003e9e:	f7ff fe49 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8003ea2:	2100      	movs	r1, #0
 8003ea4:	2014      	movs	r0, #20
 8003ea6:	f7ff fe45 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8003eaa:	2100      	movs	r1, #0
 8003eac:	2020      	movs	r0, #32
 8003eae:	f7ff fe41 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	2002      	movs	r0, #2
 8003eb6:	f7ff fe3d 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8003eba:	2100      	movs	r1, #0
 8003ebc:	20a1      	movs	r0, #161	@ 0xa1
 8003ebe:	f7ff fe39 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8003ec2:	2100      	movs	r1, #0
 8003ec4:	20c0      	movs	r0, #192	@ 0xc0
 8003ec6:	f7ff fe35 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8003eca:	2100      	movs	r1, #0
 8003ecc:	20da      	movs	r0, #218	@ 0xda
 8003ece:	f7ff fe31 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8003ed2:	2100      	movs	r1, #0
 8003ed4:	2012      	movs	r0, #18
 8003ed6:	f7ff fe2d 	bl	8003b34 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8003eda:	2100      	movs	r1, #0
 8003edc:	2081      	movs	r0, #129	@ 0x81
 8003ede:	f7ff fe29 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8003ee2:	2100      	movs	r1, #0
 8003ee4:	20ef      	movs	r0, #239	@ 0xef
 8003ee6:	f7ff fe25 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8003eea:	2100      	movs	r1, #0
 8003eec:	20d9      	movs	r0, #217	@ 0xd9
 8003eee:	f7ff fe21 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	20f1      	movs	r0, #241	@ 0xf1
 8003ef6:	f7ff fe1d 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8003efa:	2100      	movs	r1, #0
 8003efc:	20db      	movs	r0, #219	@ 0xdb
 8003efe:	f7ff fe19 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8003f02:	2100      	movs	r1, #0
 8003f04:	2030      	movs	r0, #48	@ 0x30
 8003f06:	f7ff fe15 	bl	8003b34 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	20a4      	movs	r0, #164	@ 0xa4
 8003f0e:	f7ff fe11 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8003f12:	2100      	movs	r1, #0
 8003f14:	20a6      	movs	r0, #166	@ 0xa6
 8003f16:	f7ff fe0d 	bl	8003b34 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8003f1a:	2100      	movs	r1, #0
 8003f1c:	20af      	movs	r0, #175	@ 0xaf
 8003f1e:	f7ff fe09 	bl	8003b34 <OLED_WR_Byte>
	OLED_Clear(); 
 8003f22:	f7ff fe55 	bl	8003bd0 <OLED_Clear>
}
 8003f26:	bf00      	nop
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	40023800 	.word	0x40023800
 8003f30:	40020c00 	.word	0x40020c00

08003f34 <PID_init_with_dt>:
                      const fp32 PID[3],
                      fp32 max_out,
                      fp32 max_iout,
                      fp32 max_dout,
                      fp32 dT)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b087      	sub	sp, #28
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6178      	str	r0, [r7, #20]
 8003f3c:	6139      	str	r1, [r7, #16]
 8003f3e:	ed87 0a03 	vstr	s0, [r7, #12]
 8003f42:	edc7 0a02 	vstr	s1, [r7, #8]
 8003f46:	ed87 1a01 	vstr	s2, [r7, #4]
 8003f4a:	edc7 1a00 	vstr	s3, [r7]
    if (!pid || !PID) return;
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d04d      	beq.n	8003ff0 <PID_init_with_dt+0xbc>
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d04a      	beq.n	8003ff0 <PID_init_with_dt+0xbc>

    pid->Kp = PID[0];
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	601a      	str	r2, [r3, #0]
    pid->Ki = PID[1];
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	3304      	adds	r3, #4
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	605a      	str	r2, [r3, #4]
    pid->Kd = PID[2];
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	3308      	adds	r3, #8
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	609a      	str	r2, [r3, #8]

    pid->max_out = max_out;
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	68fa      	ldr	r2, [r7, #12]
 8003f7a:	625a      	str	r2, [r3, #36]	@ 0x24
    pid->max_iout = max_iout;
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	68ba      	ldr	r2, [r7, #8]
 8003f80:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->max_dout = max_dout;
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	687a      	ldr	r2, [r7, #4]
 8003f86:	62da      	str	r2, [r3, #44]	@ 0x2c
    pid->dT = dT;
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	683a      	ldr	r2, [r7, #0]
 8003f8c:	631a      	str	r2, [r3, #48]	@ 0x30

    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	f04f 0200 	mov.w	r2, #0
 8003f94:	649a      	str	r2, [r3, #72]	@ 0x48
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	645a      	str	r2, [r3, #68]	@ 0x44
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->error[0] = pid->error[1] = pid->error[2] = 0.0f;
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	f04f 0200 	mov.w	r2, #0
 8003fac:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	639a      	str	r2, [r3, #56]	@ 0x38
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	635a      	str	r2, [r3, #52]	@ 0x34
    pid->Pout = pid->Iout = pid->Dout = pid->out = 0.0f;
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	f04f 0200 	mov.w	r2, #0
 8003fc4:	615a      	str	r2, [r3, #20]
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	695a      	ldr	r2, [r3, #20]
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	621a      	str	r2, [r3, #32]
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	6a1a      	ldr	r2, [r3, #32]
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	61da      	str	r2, [r3, #28]
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	69da      	ldr	r2, [r3, #28]
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	619a      	str	r2, [r3, #24]
    pid->set = pid->fdb = 0.0f;
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	f04f 0200 	mov.w	r2, #0
 8003fe4:	611a      	str	r2, [r3, #16]
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	691a      	ldr	r2, [r3, #16]
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	60da      	str	r2, [r3, #12]
 8003fee:	e000      	b.n	8003ff2 <PID_init_with_dt+0xbe>
    if (!pid || !PID) return;
 8003ff0:	bf00      	nop
}
 8003ff2:	371c      	adds	r7, #28
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <PID_calc_with_dt>:

fp32 PID_calc_with_dt(pid_type_def *pid, fp32 input, fp32 target)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b085      	sub	sp, #20
 8004000:	af00      	add	r7, sp, #0
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	ed87 0a02 	vstr	s0, [r7, #8]
 8004008:	edc7 0a01 	vstr	s1, [r7, #4]
    if (!pid) return 0.0f;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d102      	bne.n	8004018 <PID_calc_with_dt+0x1c>
 8004012:	f04f 0300 	mov.w	r3, #0
 8004016:	e0e5      	b.n	80041e4 <PID_calc_with_dt+0x1e8>

    pid->error[2] = pid->error[1];
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	63da      	str	r2, [r3, #60]	@ 0x3c
    pid->error[1] = pid->error[0];
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	639a      	str	r2, [r3, #56]	@ 0x38
    pid->set = target;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	60da      	str	r2, [r3, #12]
    pid->fdb = input;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	68ba      	ldr	r2, [r7, #8]
 8004032:	611a      	str	r2, [r3, #16]
    pid->error[0] = target - input;
 8004034:	ed97 7a01 	vldr	s14, [r7, #4]
 8004038:	edd7 7a02 	vldr	s15, [r7, #8]
 800403c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    // Proportional
    pid->Pout = pid->Kp * pid->error[0];
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	ed93 7a00 	vldr	s14, [r3]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8004052:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	edc3 7a06 	vstr	s15, [r3, #24]

    // Integral (scaled by dt)
    pid->Iout += pid->Ki * pid->error[0] * pid->dT;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	ed93 7a07 	vldr	s14, [r3, #28]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	edd3 6a01 	vldr	s13, [r3, #4]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800406e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8004078:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800407c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	edc3 7a07 	vstr	s15, [r3, #28]
    CLAMP_ABS(pid->Iout, pid->max_iout);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	ed93 7a07 	vldr	s14, [r3, #28]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004092:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800409a:	dd04      	ble.n	80040a6 <PID_calc_with_dt+0xaa>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	61da      	str	r2, [r3, #28]
 80040a4:	e014      	b.n	80040d0 <PID_calc_with_dt+0xd4>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	ed93 7a07 	vldr	s14, [r3, #28]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80040b2:	eef1 7a67 	vneg.f32	s15, s15
 80040b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80040ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040be:	d507      	bpl.n	80040d0 <PID_calc_with_dt+0xd4>
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80040c6:	eef1 7a67 	vneg.f32	s15, s15
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	edc3 7a07 	vstr	s15, [r3, #28]

    // Derivative based on error difference (scaled by dt)
    pid->Dbuf[2] = pid->Dbuf[1];
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	649a      	str	r2, [r3, #72]	@ 0x48
    pid->Dbuf[1] = pid->Dbuf[0];
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	645a      	str	r2, [r3, #68]	@ 0x44
    pid->Dbuf[0] = pid->error[0] - pid->error[1];
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80040ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    pid->Dout = pid->Kd * (pid->Dbuf[0] / (pid->dT > 0.0f ? pid->dT : 1.0f));
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	edd3 6a02 	vldr	s13, [r3, #8]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	ed93 6a10 	vldr	s12, [r3, #64]	@ 0x40
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8004108:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800410c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004110:	dd03      	ble.n	800411a <PID_calc_with_dt+0x11e>
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8004118:	e001      	b.n	800411e <PID_calc_with_dt+0x122>
 800411a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800411e:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8004122:	ee66 7a87 	vmul.f32	s15, s13, s14
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	edc3 7a08 	vstr	s15, [r3, #32]
    CLAMP_ABS(pid->Dout, pid->max_dout);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	ed93 7a08 	vldr	s14, [r3, #32]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8004138:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800413c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004140:	dd04      	ble.n	800414c <PID_calc_with_dt+0x150>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	621a      	str	r2, [r3, #32]
 800414a:	e014      	b.n	8004176 <PID_calc_with_dt+0x17a>
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	ed93 7a08 	vldr	s14, [r3, #32]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8004158:	eef1 7a67 	vneg.f32	s15, s15
 800415c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004164:	d507      	bpl.n	8004176 <PID_calc_with_dt+0x17a>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800416c:	eef1 7a67 	vneg.f32	s15, s15
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	edc3 7a08 	vstr	s15, [r3, #32]

    // Sum and clamp
    pid->out = pid->Pout + pid->Iout + pid->Dout;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	ed93 7a06 	vldr	s14, [r3, #24]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	edd3 7a07 	vldr	s15, [r3, #28]
 8004182:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	edd3 7a08 	vldr	s15, [r3, #32]
 800418c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	edc3 7a05 	vstr	s15, [r3, #20]
    CLAMP_ABS(pid->out, pid->max_out);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	ed93 7a05 	vldr	s14, [r3, #20]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80041a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80041a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041aa:	dd04      	ble.n	80041b6 <PID_calc_with_dt+0x1ba>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	615a      	str	r2, [r3, #20]
 80041b4:	e014      	b.n	80041e0 <PID_calc_with_dt+0x1e4>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	ed93 7a05 	vldr	s14, [r3, #20]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80041c2:	eef1 7a67 	vneg.f32	s15, s15
 80041c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80041ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041ce:	d507      	bpl.n	80041e0 <PID_calc_with_dt+0x1e4>
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80041d6:	eef1 7a67 	vneg.f32	s15, s15
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	edc3 7a05 	vstr	s15, [r3, #20]

    return pid->out;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	695b      	ldr	r3, [r3, #20]
}
 80041e4:	ee07 3a90 	vmov	s15, r3
 80041e8:	eeb0 0a67 	vmov.f32	s0, s15
 80041ec:	3714      	adds	r7, #20
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr

080041f6 <PID_clear>:

void PID_clear(pid_type_def *pid)
{
 80041f6:	b480      	push	{r7}
 80041f8:	b083      	sub	sp, #12
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
    if (!pid) return;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d030      	beq.n	8004266 <PID_clear+0x70>
    pid->error[0] = pid->error[1] = pid->error[2] = 0.0f;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f04f 0200 	mov.w	r2, #0
 800420a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	639a      	str	r2, [r3, #56]	@ 0x38
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	635a      	str	r2, [r3, #52]	@ 0x34
    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f04f 0200 	mov.w	r2, #0
 8004222:	649a      	str	r2, [r3, #72]	@ 0x48
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	645a      	str	r2, [r3, #68]	@ 0x44
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->out = pid->Pout = pid->Iout = pid->Dout = 0.0f;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f04f 0200 	mov.w	r2, #0
 800423a:	621a      	str	r2, [r3, #32]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a1a      	ldr	r2, [r3, #32]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	61da      	str	r2, [r3, #28]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	69da      	ldr	r2, [r3, #28]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	619a      	str	r2, [r3, #24]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	699a      	ldr	r2, [r3, #24]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	615a      	str	r2, [r3, #20]
    pid->fdb = pid->set = 0.0f;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f04f 0200 	mov.w	r2, #0
 800425a:	60da      	str	r2, [r3, #12]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	68da      	ldr	r2, [r3, #12]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	611a      	str	r2, [r3, #16]
 8004264:	e000      	b.n	8004268 <PID_clear+0x72>
    if (!pid) return;
 8004266:	bf00      	nop
}
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
	...

08004274 <ultrasonic_init_ex>:
 // === PUBLIC FUNCTION IMPLEMENTATIONS ===
 
 void ultrasonic_init_ex(TIM_HandleTypeDef *htim_echo, uint32_t ic_channel,
                        GPIO_TypeDef* trig_port, uint16_t trig_pin,
                        float tick_us)
 {
 8004274:	b480      	push	{r7}
 8004276:	b087      	sub	sp, #28
 8004278:	af00      	add	r7, sp, #0
 800427a:	6178      	str	r0, [r7, #20]
 800427c:	6139      	str	r1, [r7, #16]
 800427e:	60fa      	str	r2, [r7, #12]
 8004280:	ed87 0a01 	vstr	s0, [r7, #4]
 8004284:	817b      	strh	r3, [r7, #10]
     gp_htim_echo = htim_echo;
 8004286:	4a18      	ldr	r2, [pc, #96]	@ (80042e8 <ultrasonic_init_ex+0x74>)
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	6013      	str	r3, [r2, #0]
     gp_trig_port = trig_port;
 800428c:	4a17      	ldr	r2, [pc, #92]	@ (80042ec <ultrasonic_init_ex+0x78>)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6013      	str	r3, [r2, #0]
     g_trig_pin = trig_pin;
 8004292:	4a17      	ldr	r2, [pc, #92]	@ (80042f0 <ultrasonic_init_ex+0x7c>)
 8004294:	897b      	ldrh	r3, [r7, #10]
 8004296:	8013      	strh	r3, [r2, #0]
     g_ic_channel = ic_channel;
 8004298:	4a16      	ldr	r2, [pc, #88]	@ (80042f4 <ultrasonic_init_ex+0x80>)
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	6013      	str	r3, [r2, #0]
     g_tick_us = (tick_us > 0.0f) ? tick_us : 1.0f;
 800429e:	edd7 7a01 	vldr	s15, [r7, #4]
 80042a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80042a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042aa:	dd01      	ble.n	80042b0 <ultrasonic_init_ex+0x3c>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	e001      	b.n	80042b4 <ultrasonic_init_ex+0x40>
 80042b0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80042b4:	4a10      	ldr	r2, [pc, #64]	@ (80042f8 <ultrasonic_init_ex+0x84>)
 80042b6:	6013      	str	r3, [r2, #0]
     // Guard: do not attach to TIM8 (servo)
     g_disabled = (gp_htim_echo && gp_htim_echo->Instance == htim8.Instance) ? 1 : 0;
 80042b8:	4b0b      	ldr	r3, [pc, #44]	@ (80042e8 <ultrasonic_init_ex+0x74>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d008      	beq.n	80042d2 <ultrasonic_init_ex+0x5e>
 80042c0:	4b09      	ldr	r3, [pc, #36]	@ (80042e8 <ultrasonic_init_ex+0x74>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	4b0d      	ldr	r3, [pc, #52]	@ (80042fc <ultrasonic_init_ex+0x88>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d101      	bne.n	80042d2 <ultrasonic_init_ex+0x5e>
 80042ce:	2301      	movs	r3, #1
 80042d0:	e000      	b.n	80042d4 <ultrasonic_init_ex+0x60>
 80042d2:	2300      	movs	r3, #0
 80042d4:	b2da      	uxtb	r2, r3
 80042d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004300 <ultrasonic_init_ex+0x8c>)
 80042d8:	701a      	strb	r2, [r3, #0]
 }
 80042da:	bf00      	nop
 80042dc:	371c      	adds	r7, #28
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	20000a08 	.word	0x20000a08
 80042ec:	20000a14 	.word	0x20000a14
 80042f0:	20000a18 	.word	0x20000a18
 80042f4:	20000a0c 	.word	0x20000a0c
 80042f8:	20000010 	.word	0x20000010
 80042fc:	20000464 	.word	0x20000464
 8004300:	20000a10 	.word	0x20000a10

08004304 <ultrasonic_init>:

 void ultrasonic_init(TIM_HandleTypeDef *htim_echo, GPIO_TypeDef* trig_port, uint16_t trig_pin)
 {
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	4613      	mov	r3, r2
 8004310:	80fb      	strh	r3, [r7, #6]
     ultrasonic_init_ex(htim_echo, TIM_CHANNEL_1, trig_port, trig_pin, 1.0f);
 8004312:	88fb      	ldrh	r3, [r7, #6]
 8004314:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004318:	68ba      	ldr	r2, [r7, #8]
 800431a:	2100      	movs	r1, #0
 800431c:	68f8      	ldr	r0, [r7, #12]
 800431e:	f7ff ffa9 	bl	8004274 <ultrasonic_init_ex>
 }
 8004322:	bf00      	nop
 8004324:	3710      	adds	r7, #16
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
	...

0800432c <ultrasonic_trigger>:
 
 void ultrasonic_trigger(void)
 {
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
    if (g_disabled || gp_htim_echo == NULL || gp_trig_port == NULL) return;
 8004332:	4b2d      	ldr	r3, [pc, #180]	@ (80043e8 <ultrasonic_trigger+0xbc>)
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d14f      	bne.n	80043da <ultrasonic_trigger+0xae>
 800433a:	4b2c      	ldr	r3, [pc, #176]	@ (80043ec <ultrasonic_trigger+0xc0>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d04b      	beq.n	80043da <ultrasonic_trigger+0xae>
 8004342:	4b2b      	ldr	r3, [pc, #172]	@ (80043f0 <ultrasonic_trigger+0xc4>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d047      	beq.n	80043da <ultrasonic_trigger+0xae>
     // Don't start a new measurement if one is already in progress
     if (g_capture_state != IDLE) {
 800434a:	4b2a      	ldr	r3, [pc, #168]	@ (80043f4 <ultrasonic_trigger+0xc8>)
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	b2db      	uxtb	r3, r3
 8004350:	2b00      	cmp	r3, #0
 8004352:	d144      	bne.n	80043de <ultrasonic_trigger+0xb2>
         return;
     }
 
     // 1. Set the trigger pin HIGH for 10 microseconds
     HAL_GPIO_WritePin(gp_trig_port, g_trig_pin, GPIO_PIN_SET);
 8004354:	4b26      	ldr	r3, [pc, #152]	@ (80043f0 <ultrasonic_trigger+0xc4>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a27      	ldr	r2, [pc, #156]	@ (80043f8 <ultrasonic_trigger+0xcc>)
 800435a:	8811      	ldrh	r1, [r2, #0]
 800435c:	2201      	movs	r2, #1
 800435e:	4618      	mov	r0, r3
 8004360:	f001 fa56 	bl	8005810 <HAL_GPIO_WritePin>
     
     // A simple busy-wait for a very short delay.
     // NOTE: For a real application, a more precise delay (like from DWT cycle counter) is better.
     for(int i=0; i<100; i++); // This delay needs to be tuned for your clock speed to be ~10s.
 8004364:	2300      	movs	r3, #0
 8004366:	617b      	str	r3, [r7, #20]
 8004368:	e002      	b.n	8004370 <ultrasonic_trigger+0x44>
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	3301      	adds	r3, #1
 800436e:	617b      	str	r3, [r7, #20]
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	2b63      	cmp	r3, #99	@ 0x63
 8004374:	ddf9      	ble.n	800436a <ultrasonic_trigger+0x3e>
     
     HAL_GPIO_WritePin(gp_trig_port, g_trig_pin, GPIO_PIN_RESET);
 8004376:	4b1e      	ldr	r3, [pc, #120]	@ (80043f0 <ultrasonic_trigger+0xc4>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a1f      	ldr	r2, [pc, #124]	@ (80043f8 <ultrasonic_trigger+0xcc>)
 800437c:	8811      	ldrh	r1, [r2, #0]
 800437e:	2200      	movs	r2, #0
 8004380:	4618      	mov	r0, r3
 8004382:	f001 fa45 	bl	8005810 <HAL_GPIO_WritePin>
 
    // 2. Configure for rising edge capture and start
    TIM_IC_InitTypeDef sConfig = {0};
 8004386:	1d3b      	adds	r3, r7, #4
 8004388:	2200      	movs	r2, #0
 800438a:	601a      	str	r2, [r3, #0]
 800438c:	605a      	str	r2, [r3, #4]
 800438e:	609a      	str	r2, [r3, #8]
 8004390:	60da      	str	r2, [r3, #12]
    sConfig.ICPolarity  = TIM_INPUTCHANNELPOLARITY_RISING;
 8004392:	2300      	movs	r3, #0
 8004394:	607b      	str	r3, [r7, #4]
    sConfig.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004396:	2301      	movs	r3, #1
 8004398:	60bb      	str	r3, [r7, #8]
    sConfig.ICPrescaler = TIM_ICPSC_DIV1;
 800439a:	2300      	movs	r3, #0
 800439c:	60fb      	str	r3, [r7, #12]
    sConfig.ICFilter    = 0;
 800439e:	2300      	movs	r3, #0
 80043a0:	613b      	str	r3, [r7, #16]
    HAL_TIM_IC_ConfigChannel(gp_htim_echo, &sConfig, g_ic_channel);
 80043a2:	4b12      	ldr	r3, [pc, #72]	@ (80043ec <ultrasonic_trigger+0xc0>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a15      	ldr	r2, [pc, #84]	@ (80043fc <ultrasonic_trigger+0xd0>)
 80043a8:	6812      	ldr	r2, [r2, #0]
 80043aa:	1d39      	adds	r1, r7, #4
 80043ac:	4618      	mov	r0, r3
 80043ae:	f003 fe51 	bl	8008054 <HAL_TIM_IC_ConfigChannel>
    g_is_first_capture = 1;
 80043b2:	4b13      	ldr	r3, [pc, #76]	@ (8004400 <ultrasonic_trigger+0xd4>)
 80043b4:	2201      	movs	r2, #1
 80043b6:	701a      	strb	r2, [r3, #0]
    g_capture_state = WAITING_FOR_RISING_EDGE;
 80043b8:	4b0e      	ldr	r3, [pc, #56]	@ (80043f4 <ultrasonic_trigger+0xc8>)
 80043ba:	2201      	movs	r2, #1
 80043bc:	701a      	strb	r2, [r3, #0]
    __HAL_TIM_SET_COUNTER(gp_htim_echo, 0);
 80043be:	4b0b      	ldr	r3, [pc, #44]	@ (80043ec <ultrasonic_trigger+0xc0>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2200      	movs	r2, #0
 80043c6:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_IC_Start_IT(gp_htim_echo, g_ic_channel);
 80043c8:	4b08      	ldr	r3, [pc, #32]	@ (80043ec <ultrasonic_trigger+0xc0>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a0b      	ldr	r2, [pc, #44]	@ (80043fc <ultrasonic_trigger+0xd0>)
 80043ce:	6812      	ldr	r2, [r2, #0]
 80043d0:	4611      	mov	r1, r2
 80043d2:	4618      	mov	r0, r3
 80043d4:	f003 fa44 	bl	8007860 <HAL_TIM_IC_Start_IT>
 80043d8:	e002      	b.n	80043e0 <ultrasonic_trigger+0xb4>
    if (g_disabled || gp_htim_echo == NULL || gp_trig_port == NULL) return;
 80043da:	bf00      	nop
 80043dc:	e000      	b.n	80043e0 <ultrasonic_trigger+0xb4>
         return;
 80043de:	bf00      	nop
 }
 80043e0:	3718      	adds	r7, #24
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	20000a10 	.word	0x20000a10
 80043ec:	20000a08 	.word	0x20000a08
 80043f0:	20000a14 	.word	0x20000a14
 80043f4:	20000a1a 	.word	0x20000a1a
 80043f8:	20000a18 	.word	0x20000a18
 80043fc:	20000a0c 	.word	0x20000a0c
 8004400:	20000014 	.word	0x20000014

08004404 <ultrasonic_get_distance_cm>:
 
 float ultrasonic_get_distance_cm(void)
 {
 8004404:	b480      	push	{r7}
 8004406:	af00      	add	r7, sp, #0
     return g_distance_cm;
 8004408:	4b04      	ldr	r3, [pc, #16]	@ (800441c <ultrasonic_get_distance_cm+0x18>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	ee07 3a90 	vmov	s15, r3
 }
 8004410:	eeb0 0a67 	vmov.f32	s0, s15
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr
 800441c:	20000a24 	.word	0x20000a24

08004420 <HAL_TIM_IC_CaptureCallback>:
 /**
   * @brief  Input Capture callback. This is called by the HAL_TIM_IRQHandler.
   * @param  htim: pointer to the TIM_HandleTypeDef structure.
   */
  void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
  {
 8004420:	b580      	push	{r7, lr}
 8004422:	b08a      	sub	sp, #40	@ 0x28
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
      // Ensure the interrupt is from our echo timer
      if (g_disabled || gp_htim_echo == NULL) return;
 8004428:	4b4b      	ldr	r3, [pc, #300]	@ (8004558 <HAL_TIM_IC_CaptureCallback+0x138>)
 800442a:	781b      	ldrb	r3, [r3, #0]
 800442c:	2b00      	cmp	r3, #0
 800442e:	f040 808f 	bne.w	8004550 <HAL_TIM_IC_CaptureCallback+0x130>
 8004432:	4b4a      	ldr	r3, [pc, #296]	@ (800455c <HAL_TIM_IC_CaptureCallback+0x13c>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 808a 	beq.w	8004550 <HAL_TIM_IC_CaptureCallback+0x130>
      if (htim->Instance == gp_htim_echo->Instance)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	4b46      	ldr	r3, [pc, #280]	@ (800455c <HAL_TIM_IC_CaptureCallback+0x13c>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	429a      	cmp	r2, r3
 8004448:	f040 8083 	bne.w	8004552 <HAL_TIM_IC_CaptureCallback+0x132>
      {
          if (g_is_first_capture)
 800444c:	4b44      	ldr	r3, [pc, #272]	@ (8004560 <HAL_TIM_IC_CaptureCallback+0x140>)
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d032      	beq.n	80044bc <HAL_TIM_IC_CaptureCallback+0x9c>
          {
              // --- First capture: Rising Edge ---
              g_rising_edge_time = HAL_TIM_ReadCapturedValue(htim, g_ic_channel);
 8004456:	4b43      	ldr	r3, [pc, #268]	@ (8004564 <HAL_TIM_IC_CaptureCallback+0x144>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4619      	mov	r1, r3
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f004 f81f 	bl	80084a0 <HAL_TIM_ReadCapturedValue>
 8004462:	4603      	mov	r3, r0
 8004464:	4a40      	ldr	r2, [pc, #256]	@ (8004568 <HAL_TIM_IC_CaptureCallback+0x148>)
 8004466:	6013      	str	r3, [r2, #0]
              g_is_first_capture = 0; // Next capture is falling edge
 8004468:	4b3d      	ldr	r3, [pc, #244]	@ (8004560 <HAL_TIM_IC_CaptureCallback+0x140>)
 800446a:	2200      	movs	r2, #0
 800446c:	701a      	strb	r2, [r3, #0]
              g_capture_state = WAITING_FOR_FALLING_EDGE;
 800446e:	4b3f      	ldr	r3, [pc, #252]	@ (800456c <HAL_TIM_IC_CaptureCallback+0x14c>)
 8004470:	2202      	movs	r2, #2
 8004472:	701a      	strb	r2, [r3, #0]
              // Switch to falling edge
              TIM_IC_InitTypeDef sConfig = {0};
 8004474:	f107 030c 	add.w	r3, r7, #12
 8004478:	2200      	movs	r2, #0
 800447a:	601a      	str	r2, [r3, #0]
 800447c:	605a      	str	r2, [r3, #4]
 800447e:	609a      	str	r2, [r3, #8]
 8004480:	60da      	str	r2, [r3, #12]
              sConfig.ICPolarity  = TIM_INPUTCHANNELPOLARITY_FALLING;
 8004482:	2302      	movs	r3, #2
 8004484:	60fb      	str	r3, [r7, #12]
              sConfig.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004486:	2301      	movs	r3, #1
 8004488:	613b      	str	r3, [r7, #16]
              sConfig.ICPrescaler = TIM_ICPSC_DIV1;
 800448a:	2300      	movs	r3, #0
 800448c:	617b      	str	r3, [r7, #20]
              sConfig.ICFilter    = 0;
 800448e:	2300      	movs	r3, #0
 8004490:	61bb      	str	r3, [r7, #24]
              HAL_TIM_IC_Stop_IT(htim, g_ic_channel);
 8004492:	4b34      	ldr	r3, [pc, #208]	@ (8004564 <HAL_TIM_IC_CaptureCallback+0x144>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4619      	mov	r1, r3
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f003 fb09 	bl	8007ab0 <HAL_TIM_IC_Stop_IT>
              HAL_TIM_IC_ConfigChannel(htim, &sConfig, g_ic_channel);
 800449e:	4b31      	ldr	r3, [pc, #196]	@ (8004564 <HAL_TIM_IC_CaptureCallback+0x144>)
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	f107 030c 	add.w	r3, r7, #12
 80044a6:	4619      	mov	r1, r3
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f003 fdd3 	bl	8008054 <HAL_TIM_IC_ConfigChannel>
              HAL_TIM_IC_Start_IT(htim, g_ic_channel);
 80044ae:	4b2d      	ldr	r3, [pc, #180]	@ (8004564 <HAL_TIM_IC_CaptureCallback+0x144>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4619      	mov	r1, r3
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f003 f9d3 	bl	8007860 <HAL_TIM_IC_Start_IT>
 80044ba:	e04a      	b.n	8004552 <HAL_TIM_IC_CaptureCallback+0x132>
          }
          else
          {
              // --- Second capture: Falling Edge ---
              g_falling_edge_time = HAL_TIM_ReadCapturedValue(htim, g_ic_channel);
 80044bc:	4b29      	ldr	r3, [pc, #164]	@ (8004564 <HAL_TIM_IC_CaptureCallback+0x144>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4619      	mov	r1, r3
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f003 ffec 	bl	80084a0 <HAL_TIM_ReadCapturedValue>
 80044c8:	4603      	mov	r3, r0
 80044ca:	4a29      	ldr	r2, [pc, #164]	@ (8004570 <HAL_TIM_IC_CaptureCallback+0x150>)
 80044cc:	6013      	str	r3, [r2, #0]
  
              // Stop the timer to prevent further interrupts until the next trigger
              HAL_TIM_IC_Stop_IT(htim, g_ic_channel);
 80044ce:	4b25      	ldr	r3, [pc, #148]	@ (8004564 <HAL_TIM_IC_CaptureCallback+0x144>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4619      	mov	r1, r3
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f003 faeb 	bl	8007ab0 <HAL_TIM_IC_Stop_IT>
  
              // Calculate the pulse duration
              uint32_t pulse_ticks;
              if (g_falling_edge_time >= g_rising_edge_time) {
 80044da:	4b25      	ldr	r3, [pc, #148]	@ (8004570 <HAL_TIM_IC_CaptureCallback+0x150>)
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	4b22      	ldr	r3, [pc, #136]	@ (8004568 <HAL_TIM_IC_CaptureCallback+0x148>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d306      	bcc.n	80044f4 <HAL_TIM_IC_CaptureCallback+0xd4>
                  pulse_ticks = g_falling_edge_time - g_rising_edge_time;
 80044e6:	4b22      	ldr	r3, [pc, #136]	@ (8004570 <HAL_TIM_IC_CaptureCallback+0x150>)
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	4b1f      	ldr	r3, [pc, #124]	@ (8004568 <HAL_TIM_IC_CaptureCallback+0x148>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80044f2:	e00d      	b.n	8004510 <HAL_TIM_IC_CaptureCallback+0xf0>
              } else { // Timer overflowed
                  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(gp_htim_echo);
 80044f4:	4b19      	ldr	r3, [pc, #100]	@ (800455c <HAL_TIM_IC_CaptureCallback+0x13c>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fc:	623b      	str	r3, [r7, #32]
                  pulse_ticks = (arr + 1u - g_rising_edge_time) + g_falling_edge_time;
 80044fe:	4b1a      	ldr	r3, [pc, #104]	@ (8004568 <HAL_TIM_IC_CaptureCallback+0x148>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	6a3a      	ldr	r2, [r7, #32]
 8004504:	1ad2      	subs	r2, r2, r3
 8004506:	4b1a      	ldr	r3, [pc, #104]	@ (8004570 <HAL_TIM_IC_CaptureCallback+0x150>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4413      	add	r3, r2
 800450c:	3301      	adds	r3, #1
 800450e:	627b      	str	r3, [r7, #36]	@ 0x24
              }
  
              // Calculate the distance
              float pulse_us = (float)pulse_ticks * g_tick_us;
 8004510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004512:	ee07 3a90 	vmov	s15, r3
 8004516:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800451a:	4b16      	ldr	r3, [pc, #88]	@ (8004574 <HAL_TIM_IC_CaptureCallback+0x154>)
 800451c:	edd3 7a00 	vldr	s15, [r3]
 8004520:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004524:	edc7 7a07 	vstr	s15, [r7, #28]
              g_distance_cm = (pulse_us * SPEED_OF_SOUND_CM_PER_US) / 2.0f;
 8004528:	edd7 7a07 	vldr	s15, [r7, #28]
 800452c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8004578 <HAL_TIM_IC_CaptureCallback+0x158>
 8004530:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004534:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004538:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800453c:	4b0f      	ldr	r3, [pc, #60]	@ (800457c <HAL_TIM_IC_CaptureCallback+0x15c>)
 800453e:	edc3 7a00 	vstr	s15, [r3]
  
              // --- Cleanup for next measurement ---
              g_is_first_capture = 1; // Reset flag for the next trigger
 8004542:	4b07      	ldr	r3, [pc, #28]	@ (8004560 <HAL_TIM_IC_CaptureCallback+0x140>)
 8004544:	2201      	movs	r2, #1
 8004546:	701a      	strb	r2, [r3, #0]
              g_capture_state = IDLE; // Ready for another trigger
 8004548:	4b08      	ldr	r3, [pc, #32]	@ (800456c <HAL_TIM_IC_CaptureCallback+0x14c>)
 800454a:	2200      	movs	r2, #0
 800454c:	701a      	strb	r2, [r3, #0]
 800454e:	e000      	b.n	8004552 <HAL_TIM_IC_CaptureCallback+0x132>
      if (g_disabled || gp_htim_echo == NULL) return;
 8004550:	bf00      	nop
            }
        }
 8004552:	3728      	adds	r7, #40	@ 0x28
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	20000a10 	.word	0x20000a10
 800455c:	20000a08 	.word	0x20000a08
 8004560:	20000014 	.word	0x20000014
 8004564:	20000a0c 	.word	0x20000a0c
 8004568:	20000a1c 	.word	0x20000a1c
 800456c:	20000a1a 	.word	0x20000a1a
 8004570:	20000a20 	.word	0x20000a20
 8004574:	20000010 	.word	0x20000010
 8004578:	3d0c7e28 	.word	0x3d0c7e28
 800457c:	20000a24 	.word	0x20000a24

08004580 <Servo_Center>:
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	8a5b      	ldrh	r3, [r3, #18]
 800458c:	4619      	mov	r1, r3
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 f89f 	bl	80046d2 <Servo_WriteUS>
 8004594:	bf00      	nop
 8004596:	3708      	adds	r7, #8
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <Servo_US2CCR>:
    if (ccr_counts > s->arr) ccr_counts = s->arr;
    __HAL_TIM_SET_COMPARE(s->htim, s->channel, ccr_counts);
}

/** Convert s  CCR counts */
static inline uint32_t Servo_US2CCR(const Servo *s, uint16_t us) {
 800459c:	b480      	push	{r7}
 800459e:	b085      	sub	sp, #20
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	460b      	mov	r3, r1
 80045a6:	807b      	strh	r3, [r7, #2]
    float c = us / s->tick_us;
 80045a8:	887b      	ldrh	r3, [r7, #2]
 80045aa:	ee07 3a90 	vmov	s15, r3
 80045ae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	ed93 7a02 	vldr	s14, [r3, #8]
 80045b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045bc:	edc7 7a03 	vstr	s15, [r7, #12]
    if (c < 0) c = 0;
 80045c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80045c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80045c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045cc:	d502      	bpl.n	80045d4 <Servo_US2CCR+0x38>
 80045ce:	f04f 0300 	mov.w	r3, #0
 80045d2:	60fb      	str	r3, [r7, #12]
    if (c > (float)s->arr) c = (float)s->arr;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	ee07 3a90 	vmov	s15, r3
 80045dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80045e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045ec:	dd07      	ble.n	80045fe <Servo_US2CCR+0x62>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	ee07 3a90 	vmov	s15, r3
 80045f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045fa:	edc7 7a03 	vstr	s15, [r7, #12]
    return (uint32_t)(c + 0.5f);
 80045fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8004602:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004606:	ee77 7a87 	vadd.f32	s15, s15, s14
 800460a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800460e:	ee17 3a90 	vmov	r3, s15
}
 8004612:	4618      	mov	r0, r3
 8004614:	3714      	adds	r7, #20
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr

0800461e <_get_arr>:
#include "servo.h"

static inline uint32_t _get_arr(TIM_HandleTypeDef *htim) {
 800461e:	b480      	push	{r7}
 8004620:	b083      	sub	sp, #12
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
    return __HAL_TIM_GET_AUTORELOAD(htim);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
 800462c:	4618      	mov	r0, r3
 800462e:	370c      	adds	r7, #12
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr

08004638 <Servo_Attach>:
                  TIM_HandleTypeDef *htim,
                  uint32_t channel,
                  float tick_us,
                  uint16_t min_us,
                  uint16_t center_us,
                  uint16_t max_us) {
 8004638:	b580      	push	{r7, lr}
 800463a:	b086      	sub	sp, #24
 800463c:	af00      	add	r7, sp, #0
 800463e:	6178      	str	r0, [r7, #20]
 8004640:	6139      	str	r1, [r7, #16]
 8004642:	60fa      	str	r2, [r7, #12]
 8004644:	ed87 0a02 	vstr	s0, [r7, #8]
 8004648:	80fb      	strh	r3, [r7, #6]
    if (!s) return;
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d018      	beq.n	8004682 <Servo_Attach+0x4a>
    s->htim       = htim;
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	693a      	ldr	r2, [r7, #16]
 8004654:	601a      	str	r2, [r3, #0]
    s->channel    = channel;
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	68fa      	ldr	r2, [r7, #12]
 800465a:	605a      	str	r2, [r3, #4]
    s->tick_us    = tick_us;
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	68ba      	ldr	r2, [r7, #8]
 8004660:	609a      	str	r2, [r3, #8]
    s->arr        = _get_arr(htim);
 8004662:	6938      	ldr	r0, [r7, #16]
 8004664:	f7ff ffdb 	bl	800461e <_get_arr>
 8004668:	4602      	mov	r2, r0
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	60da      	str	r2, [r3, #12]
    s->min_us     = min_us;
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	88fa      	ldrh	r2, [r7, #6]
 8004672:	821a      	strh	r2, [r3, #16]
    s->center_us  = center_us;
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	8c3a      	ldrh	r2, [r7, #32]
 8004678:	825a      	strh	r2, [r3, #18]
    s->max_us     = max_us;
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800467e:	829a      	strh	r2, [r3, #20]
 8004680:	e000      	b.n	8004684 <Servo_Attach+0x4c>
    if (!s) return;
 8004682:	bf00      	nop
}
 8004684:	3718      	adds	r7, #24
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}

0800468a <Servo_Start>:

HAL_StatusTypeDef Servo_Start(Servo *s) {
 800468a:	b580      	push	{r7, lr}
 800468c:	b084      	sub	sp, #16
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
    if (!s || !s->htim) return HAL_ERROR;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d003      	beq.n	80046a0 <Servo_Start+0x16>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d101      	bne.n	80046a4 <Servo_Start+0x1a>
 80046a0:	2301      	movs	r3, #1
 80046a2:	e012      	b.n	80046ca <Servo_Start+0x40>
    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(s->htim, s->channel);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	4619      	mov	r1, r3
 80046ae:	4610      	mov	r0, r2
 80046b0:	f002 ffb4 	bl	800761c <HAL_TIM_PWM_Start>
 80046b4:	4603      	mov	r3, r0
 80046b6:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 80046b8:	7bfb      	ldrb	r3, [r7, #15]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d001      	beq.n	80046c2 <Servo_Start+0x38>
 80046be:	7bfb      	ldrb	r3, [r7, #15]
 80046c0:	e003      	b.n	80046ca <Servo_Start+0x40>
    Servo_Center(s); // snap to center on start
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f7ff ff5c 	bl	8004580 <Servo_Center>
    return HAL_OK;
 80046c8:	2300      	movs	r3, #0
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3710      	adds	r7, #16
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}

080046d2 <Servo_WriteUS>:
HAL_StatusTypeDef Servo_Stop(Servo *s) {
    if (!s || !s->htim) return HAL_ERROR;
    return HAL_TIM_PWM_Stop(s->htim, s->channel);
}

void Servo_WriteUS(Servo *s, uint16_t pulse_us) {
 80046d2:	b580      	push	{r7, lr}
 80046d4:	b084      	sub	sp, #16
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
 80046da:	460b      	mov	r3, r1
 80046dc:	807b      	strh	r3, [r7, #2]
    if (!s || !s->htim) return;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d03d      	beq.n	8004760 <Servo_WriteUS+0x8e>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d039      	beq.n	8004760 <Servo_WriteUS+0x8e>
    // clamp to limits
    if (pulse_us < s->min_us) pulse_us = s->min_us;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	8a1b      	ldrh	r3, [r3, #16]
 80046f0:	887a      	ldrh	r2, [r7, #2]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d202      	bcs.n	80046fc <Servo_WriteUS+0x2a>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	8a1b      	ldrh	r3, [r3, #16]
 80046fa:	807b      	strh	r3, [r7, #2]
    if (pulse_us > s->max_us) pulse_us = s->max_us;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	8a9b      	ldrh	r3, [r3, #20]
 8004700:	887a      	ldrh	r2, [r7, #2]
 8004702:	429a      	cmp	r2, r3
 8004704:	d902      	bls.n	800470c <Servo_WriteUS+0x3a>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	8a9b      	ldrh	r3, [r3, #20]
 800470a:	807b      	strh	r3, [r7, #2]
    uint32_t ccr = Servo_US2CCR(s, pulse_us);
 800470c:	887b      	ldrh	r3, [r7, #2]
 800470e:	4619      	mov	r1, r3
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f7ff ff43 	bl	800459c <Servo_US2CCR>
 8004716:	60f8      	str	r0, [r7, #12]
    __HAL_TIM_SET_COMPARE(s->htim, s->channel, ccr);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d105      	bne.n	800472c <Servo_WriteUS+0x5a>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	635a      	str	r2, [r3, #52]	@ 0x34
 800472a:	e01a      	b.n	8004762 <Servo_WriteUS+0x90>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	2b04      	cmp	r3, #4
 8004732:	d105      	bne.n	8004740 <Servo_WriteUS+0x6e>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6393      	str	r3, [r2, #56]	@ 0x38
 800473e:	e010      	b.n	8004762 <Servo_WriteUS+0x90>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	2b08      	cmp	r3, #8
 8004746:	d105      	bne.n	8004754 <Servo_WriteUS+0x82>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8004752:	e006      	b.n	8004762 <Servo_WriteUS+0x90>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6413      	str	r3, [r2, #64]	@ 0x40
 800475e:	e000      	b.n	8004762 <Servo_WriteUS+0x90>
    if (!s || !s->htim) return;
 8004760:	bf00      	nop
}
 8004762:	3710      	adds	r7, #16
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}

08004768 <Servo_WriteAngle>:

void Servo_WriteAngle(Servo *s, float deg) {
 8004768:	b580      	push	{r7, lr}
 800476a:	b086      	sub	sp, #24
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	ed87 0a00 	vstr	s0, [r7]
    if (!s) return;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d058      	beq.n	800482c <Servo_WriteAngle+0xc4>
    if (deg < 0) {
 800477a:	edd7 7a00 	vldr	s15, [r7]
 800477e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004786:	d528      	bpl.n	80047da <Servo_WriteAngle+0x72>
        // map [100..0]  [min_us..center_us]
        float t = deg / -100.0f; // 0..1
 8004788:	ed97 7a00 	vldr	s14, [r7]
 800478c:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8004834 <Servo_WriteAngle+0xcc>
 8004790:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004794:	edc7 7a03 	vstr	s15, [r7, #12]
        uint16_t us = (uint16_t)((float)s->center_us - t * (s->center_us - s->min_us));
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	8a5b      	ldrh	r3, [r3, #18]
 800479c:	ee07 3a90 	vmov	s15, r3
 80047a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	8a5b      	ldrh	r3, [r3, #18]
 80047a8:	461a      	mov	r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	8a1b      	ldrh	r3, [r3, #16]
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	ee07 3a90 	vmov	s15, r3
 80047b4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80047b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80047bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047c8:	ee17 3a90 	vmov	r3, s15
 80047cc:	817b      	strh	r3, [r7, #10]
        Servo_WriteUS(s, us);
 80047ce:	897b      	ldrh	r3, [r7, #10]
 80047d0:	4619      	mov	r1, r3
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f7ff ff7d 	bl	80046d2 <Servo_WriteUS>
 80047d8:	e029      	b.n	800482e <Servo_WriteAngle+0xc6>
    } else {
        // map [0..+100]  [center_us..max_us]
        float t = deg / 100.0f; // 0..1
 80047da:	ed97 7a00 	vldr	s14, [r7]
 80047de:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8004838 <Servo_WriteAngle+0xd0>
 80047e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047e6:	edc7 7a05 	vstr	s15, [r7, #20]
        uint16_t us = (uint16_t)((float)s->center_us + t * (s->max_us - s->center_us));
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	8a5b      	ldrh	r3, [r3, #18]
 80047ee:	ee07 3a90 	vmov	s15, r3
 80047f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	8a9b      	ldrh	r3, [r3, #20]
 80047fa:	461a      	mov	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	8a5b      	ldrh	r3, [r3, #18]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	ee07 3a90 	vmov	s15, r3
 8004806:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800480a:	edd7 7a05 	vldr	s15, [r7, #20]
 800480e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004812:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004816:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800481a:	ee17 3a90 	vmov	r3, s15
 800481e:	827b      	strh	r3, [r7, #18]
        Servo_WriteUS(s, us);
 8004820:	8a7b      	ldrh	r3, [r7, #18]
 8004822:	4619      	mov	r1, r3
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f7ff ff54 	bl	80046d2 <Servo_WriteUS>
 800482a:	e000      	b.n	800482e <Servo_WriteAngle+0xc6>
    if (!s) return;
 800482c:	bf00      	nop
    }
}
 800482e:	3718      	adds	r7, #24
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}
 8004834:	c2c80000 	.word	0xc2c80000
 8004838:	42c80000 	.word	0x42c80000

0800483c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004842:	2300      	movs	r3, #0
 8004844:	607b      	str	r3, [r7, #4]
 8004846:	4b12      	ldr	r3, [pc, #72]	@ (8004890 <HAL_MspInit+0x54>)
 8004848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800484a:	4a11      	ldr	r2, [pc, #68]	@ (8004890 <HAL_MspInit+0x54>)
 800484c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004850:	6453      	str	r3, [r2, #68]	@ 0x44
 8004852:	4b0f      	ldr	r3, [pc, #60]	@ (8004890 <HAL_MspInit+0x54>)
 8004854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004856:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800485a:	607b      	str	r3, [r7, #4]
 800485c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800485e:	2300      	movs	r3, #0
 8004860:	603b      	str	r3, [r7, #0]
 8004862:	4b0b      	ldr	r3, [pc, #44]	@ (8004890 <HAL_MspInit+0x54>)
 8004864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004866:	4a0a      	ldr	r2, [pc, #40]	@ (8004890 <HAL_MspInit+0x54>)
 8004868:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800486c:	6413      	str	r3, [r2, #64]	@ 0x40
 800486e:	4b08      	ldr	r3, [pc, #32]	@ (8004890 <HAL_MspInit+0x54>)
 8004870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004876:	603b      	str	r3, [r7, #0]
 8004878:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800487a:	2200      	movs	r2, #0
 800487c:	210f      	movs	r1, #15
 800487e:	f06f 0001 	mvn.w	r0, #1
 8004882:	f000 fd48 	bl	8005316 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004886:	bf00      	nop
 8004888:	3708      	adds	r7, #8
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	40023800 	.word	0x40023800

08004894 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b08a      	sub	sp, #40	@ 0x28
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800489c:	f107 0314 	add.w	r3, r7, #20
 80048a0:	2200      	movs	r2, #0
 80048a2:	601a      	str	r2, [r3, #0]
 80048a4:	605a      	str	r2, [r3, #4]
 80048a6:	609a      	str	r2, [r3, #8]
 80048a8:	60da      	str	r2, [r3, #12]
 80048aa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a19      	ldr	r2, [pc, #100]	@ (8004918 <HAL_I2C_MspInit+0x84>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d12c      	bne.n	8004910 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048b6:	2300      	movs	r3, #0
 80048b8:	613b      	str	r3, [r7, #16]
 80048ba:	4b18      	ldr	r3, [pc, #96]	@ (800491c <HAL_I2C_MspInit+0x88>)
 80048bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048be:	4a17      	ldr	r2, [pc, #92]	@ (800491c <HAL_I2C_MspInit+0x88>)
 80048c0:	f043 0302 	orr.w	r3, r3, #2
 80048c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80048c6:	4b15      	ldr	r3, [pc, #84]	@ (800491c <HAL_I2C_MspInit+0x88>)
 80048c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	613b      	str	r3, [r7, #16]
 80048d0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|GPIO_PIN_11;
 80048d2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80048d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80048d8:	2312      	movs	r3, #18
 80048da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048dc:	2300      	movs	r3, #0
 80048de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048e0:	2303      	movs	r3, #3
 80048e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80048e4:	2304      	movs	r3, #4
 80048e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048e8:	f107 0314 	add.w	r3, r7, #20
 80048ec:	4619      	mov	r1, r3
 80048ee:	480c      	ldr	r0, [pc, #48]	@ (8004920 <HAL_I2C_MspInit+0x8c>)
 80048f0:	f000 fdda 	bl	80054a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80048f4:	2300      	movs	r3, #0
 80048f6:	60fb      	str	r3, [r7, #12]
 80048f8:	4b08      	ldr	r3, [pc, #32]	@ (800491c <HAL_I2C_MspInit+0x88>)
 80048fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048fc:	4a07      	ldr	r2, [pc, #28]	@ (800491c <HAL_I2C_MspInit+0x88>)
 80048fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004902:	6413      	str	r3, [r2, #64]	@ 0x40
 8004904:	4b05      	ldr	r3, [pc, #20]	@ (800491c <HAL_I2C_MspInit+0x88>)
 8004906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004908:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800490c:	60fb      	str	r3, [r7, #12]
 800490e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8004910:	bf00      	nop
 8004912:	3728      	adds	r7, #40	@ 0x28
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}
 8004918:	40005800 	.word	0x40005800
 800491c:	40023800 	.word	0x40023800
 8004920:	40020400 	.word	0x40020400

08004924 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b08c      	sub	sp, #48	@ 0x30
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800492c:	f107 031c 	add.w	r3, r7, #28
 8004930:	2200      	movs	r2, #0
 8004932:	601a      	str	r2, [r3, #0]
 8004934:	605a      	str	r2, [r3, #4]
 8004936:	609a      	str	r2, [r3, #8]
 8004938:	60da      	str	r2, [r3, #12]
 800493a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004944:	d14b      	bne.n	80049de <HAL_TIM_Encoder_MspInit+0xba>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004946:	2300      	movs	r3, #0
 8004948:	61bb      	str	r3, [r7, #24]
 800494a:	4b3f      	ldr	r3, [pc, #252]	@ (8004a48 <HAL_TIM_Encoder_MspInit+0x124>)
 800494c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494e:	4a3e      	ldr	r2, [pc, #248]	@ (8004a48 <HAL_TIM_Encoder_MspInit+0x124>)
 8004950:	f043 0301 	orr.w	r3, r3, #1
 8004954:	6413      	str	r3, [r2, #64]	@ 0x40
 8004956:	4b3c      	ldr	r3, [pc, #240]	@ (8004a48 <HAL_TIM_Encoder_MspInit+0x124>)
 8004958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	61bb      	str	r3, [r7, #24]
 8004960:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004962:	2300      	movs	r3, #0
 8004964:	617b      	str	r3, [r7, #20]
 8004966:	4b38      	ldr	r3, [pc, #224]	@ (8004a48 <HAL_TIM_Encoder_MspInit+0x124>)
 8004968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800496a:	4a37      	ldr	r2, [pc, #220]	@ (8004a48 <HAL_TIM_Encoder_MspInit+0x124>)
 800496c:	f043 0301 	orr.w	r3, r3, #1
 8004970:	6313      	str	r3, [r2, #48]	@ 0x30
 8004972:	4b35      	ldr	r3, [pc, #212]	@ (8004a48 <HAL_TIM_Encoder_MspInit+0x124>)
 8004974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	617b      	str	r3, [r7, #20]
 800497c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800497e:	2300      	movs	r3, #0
 8004980:	613b      	str	r3, [r7, #16]
 8004982:	4b31      	ldr	r3, [pc, #196]	@ (8004a48 <HAL_TIM_Encoder_MspInit+0x124>)
 8004984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004986:	4a30      	ldr	r2, [pc, #192]	@ (8004a48 <HAL_TIM_Encoder_MspInit+0x124>)
 8004988:	f043 0302 	orr.w	r3, r3, #2
 800498c:	6313      	str	r3, [r2, #48]	@ 0x30
 800498e:	4b2e      	ldr	r3, [pc, #184]	@ (8004a48 <HAL_TIM_Encoder_MspInit+0x124>)
 8004990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004992:	f003 0302 	and.w	r3, r3, #2
 8004996:	613b      	str	r3, [r7, #16]
 8004998:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A1_Pin;
 800499a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800499e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049a0:	2302      	movs	r3, #2
 80049a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049a4:	2300      	movs	r3, #0
 80049a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049a8:	2300      	movs	r3, #0
 80049aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80049ac:	2301      	movs	r3, #1
 80049ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A1_GPIO_Port, &GPIO_InitStruct);
 80049b0:	f107 031c 	add.w	r3, r7, #28
 80049b4:	4619      	mov	r1, r3
 80049b6:	4825      	ldr	r0, [pc, #148]	@ (8004a4c <HAL_TIM_Encoder_MspInit+0x128>)
 80049b8:	f000 fd76 	bl	80054a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_A2_Pin;
 80049bc:	2308      	movs	r3, #8
 80049be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049c0:	2302      	movs	r3, #2
 80049c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c4:	2300      	movs	r3, #0
 80049c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049c8:	2300      	movs	r3, #0
 80049ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80049cc:	2301      	movs	r3, #1
 80049ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A2_GPIO_Port, &GPIO_InitStruct);
 80049d0:	f107 031c 	add.w	r3, r7, #28
 80049d4:	4619      	mov	r1, r3
 80049d6:	481e      	ldr	r0, [pc, #120]	@ (8004a50 <HAL_TIM_Encoder_MspInit+0x12c>)
 80049d8:	f000 fd66 	bl	80054a8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80049dc:	e030      	b.n	8004a40 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a1c      	ldr	r2, [pc, #112]	@ (8004a54 <HAL_TIM_Encoder_MspInit+0x130>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d12b      	bne.n	8004a40 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80049e8:	2300      	movs	r3, #0
 80049ea:	60fb      	str	r3, [r7, #12]
 80049ec:	4b16      	ldr	r3, [pc, #88]	@ (8004a48 <HAL_TIM_Encoder_MspInit+0x124>)
 80049ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f0:	4a15      	ldr	r2, [pc, #84]	@ (8004a48 <HAL_TIM_Encoder_MspInit+0x124>)
 80049f2:	f043 0302 	orr.w	r3, r3, #2
 80049f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80049f8:	4b13      	ldr	r3, [pc, #76]	@ (8004a48 <HAL_TIM_Encoder_MspInit+0x124>)
 80049fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049fc:	f003 0302 	and.w	r3, r3, #2
 8004a00:	60fb      	str	r3, [r7, #12]
 8004a02:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a04:	2300      	movs	r3, #0
 8004a06:	60bb      	str	r3, [r7, #8]
 8004a08:	4b0f      	ldr	r3, [pc, #60]	@ (8004a48 <HAL_TIM_Encoder_MspInit+0x124>)
 8004a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a0c:	4a0e      	ldr	r2, [pc, #56]	@ (8004a48 <HAL_TIM_Encoder_MspInit+0x124>)
 8004a0e:	f043 0302 	orr.w	r3, r3, #2
 8004a12:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a14:	4b0c      	ldr	r3, [pc, #48]	@ (8004a48 <HAL_TIM_Encoder_MspInit+0x124>)
 8004a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a18:	f003 0302 	and.w	r3, r3, #2
 8004a1c:	60bb      	str	r3, [r7, #8]
 8004a1e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_B1_Pin|ENCODER_B2_Pin;
 8004a20:	2330      	movs	r3, #48	@ 0x30
 8004a22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a24:	2302      	movs	r3, #2
 8004a26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004a30:	2302      	movs	r3, #2
 8004a32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a34:	f107 031c 	add.w	r3, r7, #28
 8004a38:	4619      	mov	r1, r3
 8004a3a:	4805      	ldr	r0, [pc, #20]	@ (8004a50 <HAL_TIM_Encoder_MspInit+0x12c>)
 8004a3c:	f000 fd34 	bl	80054a8 <HAL_GPIO_Init>
}
 8004a40:	bf00      	nop
 8004a42:	3730      	adds	r7, #48	@ 0x30
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	40023800 	.word	0x40023800
 8004a4c:	40020000 	.word	0x40020000
 8004a50:	40020400 	.word	0x40020400
 8004a54:	40000400 	.word	0x40000400

08004a58 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b08e      	sub	sp, #56	@ 0x38
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a64:	2200      	movs	r2, #0
 8004a66:	601a      	str	r2, [r3, #0]
 8004a68:	605a      	str	r2, [r3, #4]
 8004a6a:	609a      	str	r2, [r3, #8]
 8004a6c:	60da      	str	r2, [r3, #12]
 8004a6e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM4)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a4d      	ldr	r2, [pc, #308]	@ (8004bac <HAL_TIM_Base_MspInit+0x154>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d10e      	bne.n	8004a98 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	623b      	str	r3, [r7, #32]
 8004a7e:	4b4c      	ldr	r3, [pc, #304]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a82:	4a4b      	ldr	r2, [pc, #300]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004a84:	f043 0304 	orr.w	r3, r3, #4
 8004a88:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a8a:	4b49      	ldr	r3, [pc, #292]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8e:	f003 0304 	and.w	r3, r3, #4
 8004a92:	623b      	str	r3, [r7, #32]
 8004a94:	6a3b      	ldr	r3, [r7, #32]
    /* USER CODE BEGIN TIM12_MspInit 1 */

    /* USER CODE END TIM12_MspInit 1 */
  }

}
 8004a96:	e085      	b.n	8004ba4 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM5)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a45      	ldr	r2, [pc, #276]	@ (8004bb4 <HAL_TIM_Base_MspInit+0x15c>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d116      	bne.n	8004ad0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	61fb      	str	r3, [r7, #28]
 8004aa6:	4b42      	ldr	r3, [pc, #264]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aaa:	4a41      	ldr	r2, [pc, #260]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004aac:	f043 0308 	orr.w	r3, r3, #8
 8004ab0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ab2:	4b3f      	ldr	r3, [pc, #252]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab6:	f003 0308 	and.w	r3, r3, #8
 8004aba:	61fb      	str	r3, [r7, #28]
 8004abc:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8004abe:	2200      	movs	r2, #0
 8004ac0:	2105      	movs	r1, #5
 8004ac2:	2032      	movs	r0, #50	@ 0x32
 8004ac4:	f000 fc27 	bl	8005316 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004ac8:	2032      	movs	r0, #50	@ 0x32
 8004aca:	f000 fc40 	bl	800534e <HAL_NVIC_EnableIRQ>
}
 8004ace:	e069      	b.n	8004ba4 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM8)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a38      	ldr	r2, [pc, #224]	@ (8004bb8 <HAL_TIM_Base_MspInit+0x160>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d116      	bne.n	8004b08 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004ada:	2300      	movs	r3, #0
 8004adc:	61bb      	str	r3, [r7, #24]
 8004ade:	4b34      	ldr	r3, [pc, #208]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ae2:	4a33      	ldr	r2, [pc, #204]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004ae4:	f043 0302 	orr.w	r3, r3, #2
 8004ae8:	6453      	str	r3, [r2, #68]	@ 0x44
 8004aea:	4b31      	ldr	r3, [pc, #196]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	61bb      	str	r3, [r7, #24]
 8004af4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8004af6:	2200      	movs	r2, #0
 8004af8:	2105      	movs	r1, #5
 8004afa:	202b      	movs	r0, #43	@ 0x2b
 8004afc:	f000 fc0b 	bl	8005316 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8004b00:	202b      	movs	r0, #43	@ 0x2b
 8004b02:	f000 fc24 	bl	800534e <HAL_NVIC_EnableIRQ>
}
 8004b06:	e04d      	b.n	8004ba4 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM9)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a2b      	ldr	r2, [pc, #172]	@ (8004bbc <HAL_TIM_Base_MspInit+0x164>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d10e      	bne.n	8004b30 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004b12:	2300      	movs	r3, #0
 8004b14:	617b      	str	r3, [r7, #20]
 8004b16:	4b26      	ldr	r3, [pc, #152]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b1a:	4a25      	ldr	r2, [pc, #148]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004b1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b20:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b22:	4b23      	ldr	r3, [pc, #140]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b2a:	617b      	str	r3, [r7, #20]
 8004b2c:	697b      	ldr	r3, [r7, #20]
}
 8004b2e:	e039      	b.n	8004ba4 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM12)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a22      	ldr	r2, [pc, #136]	@ (8004bc0 <HAL_TIM_Base_MspInit+0x168>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d134      	bne.n	8004ba4 <HAL_TIM_Base_MspInit+0x14c>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	613b      	str	r3, [r7, #16]
 8004b3e:	4b1c      	ldr	r3, [pc, #112]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b42:	4a1b      	ldr	r2, [pc, #108]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004b44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b48:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b4a:	4b19      	ldr	r3, [pc, #100]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b52:	613b      	str	r3, [r7, #16]
 8004b54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b56:	2300      	movs	r3, #0
 8004b58:	60fb      	str	r3, [r7, #12]
 8004b5a:	4b15      	ldr	r3, [pc, #84]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b5e:	4a14      	ldr	r2, [pc, #80]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004b60:	f043 0302 	orr.w	r3, r3, #2
 8004b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b66:	4b12      	ldr	r3, [pc, #72]	@ (8004bb0 <HAL_TIM_Base_MspInit+0x158>)
 8004b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6a:	f003 0302 	and.w	r3, r3, #2
 8004b6e:	60fb      	str	r3, [r7, #12]
 8004b70:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004b72:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004b76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b78:	2302      	movs	r3, #2
 8004b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b80:	2300      	movs	r3, #0
 8004b82:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8004b84:	2309      	movs	r3, #9
 8004b86:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	480d      	ldr	r0, [pc, #52]	@ (8004bc4 <HAL_TIM_Base_MspInit+0x16c>)
 8004b90:	f000 fc8a 	bl	80054a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8004b94:	2200      	movs	r2, #0
 8004b96:	2105      	movs	r1, #5
 8004b98:	202b      	movs	r0, #43	@ 0x2b
 8004b9a:	f000 fbbc 	bl	8005316 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8004b9e:	202b      	movs	r0, #43	@ 0x2b
 8004ba0:	f000 fbd5 	bl	800534e <HAL_NVIC_EnableIRQ>
}
 8004ba4:	bf00      	nop
 8004ba6:	3738      	adds	r7, #56	@ 0x38
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	40000800 	.word	0x40000800
 8004bb0:	40023800 	.word	0x40023800
 8004bb4:	40000c00 	.word	0x40000c00
 8004bb8:	40010400 	.word	0x40010400
 8004bbc:	40014000 	.word	0x40014000
 8004bc0:	40001800 	.word	0x40001800
 8004bc4:	40020400 	.word	0x40020400

08004bc8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b08a      	sub	sp, #40	@ 0x28
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bd0:	f107 0314 	add.w	r3, r7, #20
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	601a      	str	r2, [r3, #0]
 8004bd8:	605a      	str	r2, [r3, #4]
 8004bda:	609a      	str	r2, [r3, #8]
 8004bdc:	60da      	str	r2, [r3, #12]
 8004bde:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a36      	ldr	r2, [pc, #216]	@ (8004cc0 <HAL_TIM_MspPostInit+0xf8>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d11f      	bne.n	8004c2a <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bea:	2300      	movs	r3, #0
 8004bec:	613b      	str	r3, [r7, #16]
 8004bee:	4b35      	ldr	r3, [pc, #212]	@ (8004cc4 <HAL_TIM_MspPostInit+0xfc>)
 8004bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf2:	4a34      	ldr	r2, [pc, #208]	@ (8004cc4 <HAL_TIM_MspPostInit+0xfc>)
 8004bf4:	f043 0302 	orr.w	r3, r3, #2
 8004bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bfa:	4b32      	ldr	r3, [pc, #200]	@ (8004cc4 <HAL_TIM_MspPostInit+0xfc>)
 8004bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bfe:	f003 0302 	and.w	r3, r3, #2
 8004c02:	613b      	str	r3, [r7, #16]
 8004c04:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_AIN2_Pin|MOTOR_AIN1_Pin;
 8004c06:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004c0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c10:	2300      	movs	r3, #0
 8004c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c14:	2300      	movs	r3, #0
 8004c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004c18:	2302      	movs	r3, #2
 8004c1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c1c:	f107 0314 	add.w	r3, r7, #20
 8004c20:	4619      	mov	r1, r3
 8004c22:	4829      	ldr	r0, [pc, #164]	@ (8004cc8 <HAL_TIM_MspPostInit+0x100>)
 8004c24:	f000 fc40 	bl	80054a8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8004c28:	e046      	b.n	8004cb8 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM8)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a27      	ldr	r2, [pc, #156]	@ (8004ccc <HAL_TIM_MspPostInit+0x104>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d11e      	bne.n	8004c72 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c34:	2300      	movs	r3, #0
 8004c36:	60fb      	str	r3, [r7, #12]
 8004c38:	4b22      	ldr	r3, [pc, #136]	@ (8004cc4 <HAL_TIM_MspPostInit+0xfc>)
 8004c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c3c:	4a21      	ldr	r2, [pc, #132]	@ (8004cc4 <HAL_TIM_MspPostInit+0xfc>)
 8004c3e:	f043 0304 	orr.w	r3, r3, #4
 8004c42:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c44:	4b1f      	ldr	r3, [pc, #124]	@ (8004cc4 <HAL_TIM_MspPostInit+0xfc>)
 8004c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c48:	f003 0304 	and.w	r3, r3, #4
 8004c4c:	60fb      	str	r3, [r7, #12]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_Pin;
 8004c50:	2340      	movs	r3, #64	@ 0x40
 8004c52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c54:	2302      	movs	r3, #2
 8004c56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c5c:	2302      	movs	r3, #2
 8004c5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004c60:	2303      	movs	r3, #3
 8004c62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 8004c64:	f107 0314 	add.w	r3, r7, #20
 8004c68:	4619      	mov	r1, r3
 8004c6a:	4819      	ldr	r0, [pc, #100]	@ (8004cd0 <HAL_TIM_MspPostInit+0x108>)
 8004c6c:	f000 fc1c 	bl	80054a8 <HAL_GPIO_Init>
}
 8004c70:	e022      	b.n	8004cb8 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM9)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a17      	ldr	r2, [pc, #92]	@ (8004cd4 <HAL_TIM_MspPostInit+0x10c>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d11d      	bne.n	8004cb8 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	60bb      	str	r3, [r7, #8]
 8004c80:	4b10      	ldr	r3, [pc, #64]	@ (8004cc4 <HAL_TIM_MspPostInit+0xfc>)
 8004c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c84:	4a0f      	ldr	r2, [pc, #60]	@ (8004cc4 <HAL_TIM_MspPostInit+0xfc>)
 8004c86:	f043 0310 	orr.w	r3, r3, #16
 8004c8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8004cc4 <HAL_TIM_MspPostInit+0xfc>)
 8004c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c90:	f003 0310 	and.w	r3, r3, #16
 8004c94:	60bb      	str	r3, [r7, #8]
 8004c96:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR_BIN1_Pin|MOTOR_BIN2_Pin;
 8004c98:	2360      	movs	r3, #96	@ 0x60
 8004c9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c9c:	2302      	movs	r3, #2
 8004c9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8004ca8:	2303      	movs	r3, #3
 8004caa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004cac:	f107 0314 	add.w	r3, r7, #20
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	4809      	ldr	r0, [pc, #36]	@ (8004cd8 <HAL_TIM_MspPostInit+0x110>)
 8004cb4:	f000 fbf8 	bl	80054a8 <HAL_GPIO_Init>
}
 8004cb8:	bf00      	nop
 8004cba:	3728      	adds	r7, #40	@ 0x28
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	40000800 	.word	0x40000800
 8004cc4:	40023800 	.word	0x40023800
 8004cc8:	40020400 	.word	0x40020400
 8004ccc:	40010400 	.word	0x40010400
 8004cd0:	40020800 	.word	0x40020800
 8004cd4:	40014000 	.word	0x40014000
 8004cd8:	40021000 	.word	0x40021000

08004cdc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b08a      	sub	sp, #40	@ 0x28
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ce4:	f107 0314 	add.w	r3, r7, #20
 8004ce8:	2200      	movs	r2, #0
 8004cea:	601a      	str	r2, [r3, #0]
 8004cec:	605a      	str	r2, [r3, #4]
 8004cee:	609a      	str	r2, [r3, #8]
 8004cf0:	60da      	str	r2, [r3, #12]
 8004cf2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a1d      	ldr	r2, [pc, #116]	@ (8004d70 <HAL_UART_MspInit+0x94>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d134      	bne.n	8004d68 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004cfe:	2300      	movs	r3, #0
 8004d00:	613b      	str	r3, [r7, #16]
 8004d02:	4b1c      	ldr	r3, [pc, #112]	@ (8004d74 <HAL_UART_MspInit+0x98>)
 8004d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d06:	4a1b      	ldr	r2, [pc, #108]	@ (8004d74 <HAL_UART_MspInit+0x98>)
 8004d08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d0e:	4b19      	ldr	r3, [pc, #100]	@ (8004d74 <HAL_UART_MspInit+0x98>)
 8004d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d16:	613b      	str	r3, [r7, #16]
 8004d18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	60fb      	str	r3, [r7, #12]
 8004d1e:	4b15      	ldr	r3, [pc, #84]	@ (8004d74 <HAL_UART_MspInit+0x98>)
 8004d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d22:	4a14      	ldr	r2, [pc, #80]	@ (8004d74 <HAL_UART_MspInit+0x98>)
 8004d24:	f043 0308 	orr.w	r3, r3, #8
 8004d28:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d2a:	4b12      	ldr	r3, [pc, #72]	@ (8004d74 <HAL_UART_MspInit+0x98>)
 8004d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d2e:	f003 0308 	and.w	r3, r3, #8
 8004d32:	60fb      	str	r3, [r7, #12]
 8004d34:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004d36:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004d3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d3c:	2302      	movs	r3, #2
 8004d3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d40:	2300      	movs	r3, #0
 8004d42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d44:	2303      	movs	r3, #3
 8004d46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004d48:	2307      	movs	r3, #7
 8004d4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004d4c:	f107 0314 	add.w	r3, r7, #20
 8004d50:	4619      	mov	r1, r3
 8004d52:	4809      	ldr	r0, [pc, #36]	@ (8004d78 <HAL_UART_MspInit+0x9c>)
 8004d54:	f000 fba8 	bl	80054a8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8004d58:	2200      	movs	r2, #0
 8004d5a:	2105      	movs	r1, #5
 8004d5c:	2027      	movs	r0, #39	@ 0x27
 8004d5e:	f000 fada 	bl	8005316 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004d62:	2027      	movs	r0, #39	@ 0x27
 8004d64:	f000 faf3 	bl	800534e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8004d68:	bf00      	nop
 8004d6a:	3728      	adds	r7, #40	@ 0x28
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	40004800 	.word	0x40004800
 8004d74:	40023800 	.word	0x40023800
 8004d78:	40020c00 	.word	0x40020c00

08004d7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004d80:	bf00      	nop
 8004d82:	e7fd      	b.n	8004d80 <NMI_Handler+0x4>

08004d84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d84:	b480      	push	{r7}
 8004d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d88:	bf00      	nop
 8004d8a:	e7fd      	b.n	8004d88 <HardFault_Handler+0x4>

08004d8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d90:	bf00      	nop
 8004d92:	e7fd      	b.n	8004d90 <MemManage_Handler+0x4>

08004d94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d94:	b480      	push	{r7}
 8004d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d98:	bf00      	nop
 8004d9a:	e7fd      	b.n	8004d98 <BusFault_Handler+0x4>

08004d9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004da0:	bf00      	nop
 8004da2:	e7fd      	b.n	8004da0 <UsageFault_Handler+0x4>

08004da4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004da4:	b480      	push	{r7}
 8004da6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004da8:	bf00      	nop
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004db6:	f000 f98f 	bl	80050d8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004dba:	f007 f87d 	bl	800beb8 <xTaskGetSchedulerState>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d001      	beq.n	8004dc8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8004dc4:	f007 fe78 	bl	800cab8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004dc8:	bf00      	nop
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004dd0:	4802      	ldr	r0, [pc, #8]	@ (8004ddc <USART3_IRQHandler+0x10>)
 8004dd2:	f004 f9e9 	bl	80091a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004dd6:	bf00      	nop
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	2000053c 	.word	0x2000053c

08004de0 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004de4:	4803      	ldr	r0, [pc, #12]	@ (8004df4 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8004de6:	f003 f845 	bl	8007e74 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8004dea:	4803      	ldr	r0, [pc, #12]	@ (8004df8 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8004dec:	f003 f842 	bl	8007e74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8004df0:	bf00      	nop
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	20000464 	.word	0x20000464
 8004df8:	200004f4 	.word	0x200004f4

08004dfc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
  // no-op
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004e00:	4802      	ldr	r0, [pc, #8]	@ (8004e0c <TIM5_IRQHandler+0x10>)
 8004e02:	f003 f837 	bl	8007e74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004e06:	bf00      	nop
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	2000041c 	.word	0x2000041c

08004e10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004e10:	b480      	push	{r7}
 8004e12:	af00      	add	r7, sp, #0
  return 1;
 8004e14:	2301      	movs	r3, #1
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <_kill>:

int _kill(int pid, int sig)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b082      	sub	sp, #8
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004e2a:	f008 fe9f 	bl	800db6c <__errno>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2216      	movs	r2, #22
 8004e32:	601a      	str	r2, [r3, #0]
  return -1;
 8004e34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3708      	adds	r7, #8
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <_exit>:

void _exit (int status)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004e48:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004e4c:	6878      	ldr	r0, [r7, #4]
 8004e4e:	f7ff ffe7 	bl	8004e20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004e52:	bf00      	nop
 8004e54:	e7fd      	b.n	8004e52 <_exit+0x12>

08004e56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b086      	sub	sp, #24
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	60f8      	str	r0, [r7, #12]
 8004e5e:	60b9      	str	r1, [r7, #8]
 8004e60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e62:	2300      	movs	r3, #0
 8004e64:	617b      	str	r3, [r7, #20]
 8004e66:	e00a      	b.n	8004e7e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004e68:	f3af 8000 	nop.w
 8004e6c:	4601      	mov	r1, r0
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	60ba      	str	r2, [r7, #8]
 8004e74:	b2ca      	uxtb	r2, r1
 8004e76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	617b      	str	r3, [r7, #20]
 8004e7e:	697a      	ldr	r2, [r7, #20]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	dbf0      	blt.n	8004e68 <_read+0x12>
  }

  return len;
 8004e86:	687b      	ldr	r3, [r7, #4]
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3718      	adds	r7, #24
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b086      	sub	sp, #24
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	60f8      	str	r0, [r7, #12]
 8004e98:	60b9      	str	r1, [r7, #8]
 8004e9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	617b      	str	r3, [r7, #20]
 8004ea0:	e009      	b.n	8004eb6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	1c5a      	adds	r2, r3, #1
 8004ea6:	60ba      	str	r2, [r7, #8]
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	617b      	str	r3, [r7, #20]
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	dbf1      	blt.n	8004ea2 <_write+0x12>
  }
  return len;
 8004ebe:	687b      	ldr	r3, [r7, #4]
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3718      	adds	r7, #24
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <_close>:

int _close(int file)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004ed0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004ef0:	605a      	str	r2, [r3, #4]
  return 0;
 8004ef2:	2300      	movs	r3, #0
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	370c      	adds	r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <_isatty>:

int _isatty(int file)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004f08:	2301      	movs	r3, #1
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr

08004f16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004f16:	b480      	push	{r7}
 8004f18:	b085      	sub	sp, #20
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	60f8      	str	r0, [r7, #12]
 8004f1e:	60b9      	str	r1, [r7, #8]
 8004f20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004f22:	2300      	movs	r3, #0
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3714      	adds	r7, #20
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b086      	sub	sp, #24
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004f38:	4a14      	ldr	r2, [pc, #80]	@ (8004f8c <_sbrk+0x5c>)
 8004f3a:	4b15      	ldr	r3, [pc, #84]	@ (8004f90 <_sbrk+0x60>)
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004f44:	4b13      	ldr	r3, [pc, #76]	@ (8004f94 <_sbrk+0x64>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d102      	bne.n	8004f52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004f4c:	4b11      	ldr	r3, [pc, #68]	@ (8004f94 <_sbrk+0x64>)
 8004f4e:	4a12      	ldr	r2, [pc, #72]	@ (8004f98 <_sbrk+0x68>)
 8004f50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004f52:	4b10      	ldr	r3, [pc, #64]	@ (8004f94 <_sbrk+0x64>)
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4413      	add	r3, r2
 8004f5a:	693a      	ldr	r2, [r7, #16]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d207      	bcs.n	8004f70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004f60:	f008 fe04 	bl	800db6c <__errno>
 8004f64:	4603      	mov	r3, r0
 8004f66:	220c      	movs	r2, #12
 8004f68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004f6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004f6e:	e009      	b.n	8004f84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004f70:	4b08      	ldr	r3, [pc, #32]	@ (8004f94 <_sbrk+0x64>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004f76:	4b07      	ldr	r3, [pc, #28]	@ (8004f94 <_sbrk+0x64>)
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	4a05      	ldr	r2, [pc, #20]	@ (8004f94 <_sbrk+0x64>)
 8004f80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004f82:	68fb      	ldr	r3, [r7, #12]
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3718      	adds	r7, #24
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	20020000 	.word	0x20020000
 8004f90:	00000400 	.word	0x00000400
 8004f94:	20000a28 	.word	0x20000a28
 8004f98:	200054d0 	.word	0x200054d0

08004f9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004fa0:	4b06      	ldr	r3, [pc, #24]	@ (8004fbc <SystemInit+0x20>)
 8004fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fa6:	4a05      	ldr	r2, [pc, #20]	@ (8004fbc <SystemInit+0x20>)
 8004fa8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004fac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004fb0:	bf00      	nop
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	e000ed00 	.word	0xe000ed00

08004fc0 <user_is_pressed>:
#include "userButton.h"

uint8_t user_is_pressed() {
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin) != GPIO_PIN_SET;
 8004fc4:	2101      	movs	r1, #1
 8004fc6:	4805      	ldr	r0, [pc, #20]	@ (8004fdc <user_is_pressed+0x1c>)
 8004fc8:	f000 fc0a 	bl	80057e0 <HAL_GPIO_ReadPin>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	bf14      	ite	ne
 8004fd2:	2301      	movne	r3, #1
 8004fd4:	2300      	moveq	r3, #0
 8004fd6:	b2db      	uxtb	r3, r3
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	40021000 	.word	0x40021000

08004fe0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004fe0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005018 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004fe4:	f7ff ffda 	bl	8004f9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004fe8:	480c      	ldr	r0, [pc, #48]	@ (800501c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004fea:	490d      	ldr	r1, [pc, #52]	@ (8005020 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004fec:	4a0d      	ldr	r2, [pc, #52]	@ (8005024 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004fee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004ff0:	e002      	b.n	8004ff8 <LoopCopyDataInit>

08004ff2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004ff2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004ff4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004ff6:	3304      	adds	r3, #4

08004ff8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ff8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ffa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ffc:	d3f9      	bcc.n	8004ff2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004ffe:	4a0a      	ldr	r2, [pc, #40]	@ (8005028 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005000:	4c0a      	ldr	r4, [pc, #40]	@ (800502c <LoopFillZerobss+0x22>)
  movs r3, #0
 8005002:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005004:	e001      	b.n	800500a <LoopFillZerobss>

08005006 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005006:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005008:	3204      	adds	r2, #4

0800500a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800500a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800500c:	d3fb      	bcc.n	8005006 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800500e:	f008 fdb3 	bl	800db78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005012:	f7fc fceb 	bl	80019ec <main>
  bx  lr    
 8005016:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005018:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800501c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005020:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8005024:	08011ca0 	.word	0x08011ca0
  ldr r2, =_sbss
 8005028:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 800502c:	200054cc 	.word	0x200054cc

08005030 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005030:	e7fe      	b.n	8005030 <ADC_IRQHandler>
	...

08005034 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005038:	4b0e      	ldr	r3, [pc, #56]	@ (8005074 <HAL_Init+0x40>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a0d      	ldr	r2, [pc, #52]	@ (8005074 <HAL_Init+0x40>)
 800503e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005042:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005044:	4b0b      	ldr	r3, [pc, #44]	@ (8005074 <HAL_Init+0x40>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a0a      	ldr	r2, [pc, #40]	@ (8005074 <HAL_Init+0x40>)
 800504a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800504e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005050:	4b08      	ldr	r3, [pc, #32]	@ (8005074 <HAL_Init+0x40>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a07      	ldr	r2, [pc, #28]	@ (8005074 <HAL_Init+0x40>)
 8005056:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800505a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800505c:	2003      	movs	r0, #3
 800505e:	f000 f94f 	bl	8005300 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005062:	200f      	movs	r0, #15
 8005064:	f000 f808 	bl	8005078 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005068:	f7ff fbe8 	bl	800483c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	40023c00 	.word	0x40023c00

08005078 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b082      	sub	sp, #8
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005080:	4b12      	ldr	r3, [pc, #72]	@ (80050cc <HAL_InitTick+0x54>)
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	4b12      	ldr	r3, [pc, #72]	@ (80050d0 <HAL_InitTick+0x58>)
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	4619      	mov	r1, r3
 800508a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800508e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005092:	fbb2 f3f3 	udiv	r3, r2, r3
 8005096:	4618      	mov	r0, r3
 8005098:	f000 f967 	bl	800536a <HAL_SYSTICK_Config>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d001      	beq.n	80050a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e00e      	b.n	80050c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2b0f      	cmp	r3, #15
 80050aa:	d80a      	bhi.n	80050c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80050ac:	2200      	movs	r2, #0
 80050ae:	6879      	ldr	r1, [r7, #4]
 80050b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80050b4:	f000 f92f 	bl	8005316 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80050b8:	4a06      	ldr	r2, [pc, #24]	@ (80050d4 <HAL_InitTick+0x5c>)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80050be:	2300      	movs	r3, #0
 80050c0:	e000      	b.n	80050c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3708      	adds	r7, #8
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	20000018 	.word	0x20000018
 80050d0:	20000020 	.word	0x20000020
 80050d4:	2000001c 	.word	0x2000001c

080050d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80050d8:	b480      	push	{r7}
 80050da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80050dc:	4b06      	ldr	r3, [pc, #24]	@ (80050f8 <HAL_IncTick+0x20>)
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	461a      	mov	r2, r3
 80050e2:	4b06      	ldr	r3, [pc, #24]	@ (80050fc <HAL_IncTick+0x24>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4413      	add	r3, r2
 80050e8:	4a04      	ldr	r2, [pc, #16]	@ (80050fc <HAL_IncTick+0x24>)
 80050ea:	6013      	str	r3, [r2, #0]
}
 80050ec:	bf00      	nop
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	20000020 	.word	0x20000020
 80050fc:	20000a2c 	.word	0x20000a2c

08005100 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005100:	b480      	push	{r7}
 8005102:	af00      	add	r7, sp, #0
  return uwTick;
 8005104:	4b03      	ldr	r3, [pc, #12]	@ (8005114 <HAL_GetTick+0x14>)
 8005106:	681b      	ldr	r3, [r3, #0]
}
 8005108:	4618      	mov	r0, r3
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	20000a2c 	.word	0x20000a2c

08005118 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b084      	sub	sp, #16
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005120:	f7ff ffee 	bl	8005100 <HAL_GetTick>
 8005124:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005130:	d005      	beq.n	800513e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005132:	4b0a      	ldr	r3, [pc, #40]	@ (800515c <HAL_Delay+0x44>)
 8005134:	781b      	ldrb	r3, [r3, #0]
 8005136:	461a      	mov	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	4413      	add	r3, r2
 800513c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800513e:	bf00      	nop
 8005140:	f7ff ffde 	bl	8005100 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	429a      	cmp	r2, r3
 800514e:	d8f7      	bhi.n	8005140 <HAL_Delay+0x28>
  {
  }
}
 8005150:	bf00      	nop
 8005152:	bf00      	nop
 8005154:	3710      	adds	r7, #16
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	20000020 	.word	0x20000020

08005160 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005160:	b480      	push	{r7}
 8005162:	b085      	sub	sp, #20
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f003 0307 	and.w	r3, r3, #7
 800516e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005170:	4b0c      	ldr	r3, [pc, #48]	@ (80051a4 <__NVIC_SetPriorityGrouping+0x44>)
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005176:	68ba      	ldr	r2, [r7, #8]
 8005178:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800517c:	4013      	ands	r3, r2
 800517e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005188:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800518c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005190:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005192:	4a04      	ldr	r2, [pc, #16]	@ (80051a4 <__NVIC_SetPriorityGrouping+0x44>)
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	60d3      	str	r3, [r2, #12]
}
 8005198:	bf00      	nop
 800519a:	3714      	adds	r7, #20
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr
 80051a4:	e000ed00 	.word	0xe000ed00

080051a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80051a8:	b480      	push	{r7}
 80051aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80051ac:	4b04      	ldr	r3, [pc, #16]	@ (80051c0 <__NVIC_GetPriorityGrouping+0x18>)
 80051ae:	68db      	ldr	r3, [r3, #12]
 80051b0:	0a1b      	lsrs	r3, r3, #8
 80051b2:	f003 0307 	and.w	r3, r3, #7
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr
 80051c0:	e000ed00 	.word	0xe000ed00

080051c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	4603      	mov	r3, r0
 80051cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	db0b      	blt.n	80051ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051d6:	79fb      	ldrb	r3, [r7, #7]
 80051d8:	f003 021f 	and.w	r2, r3, #31
 80051dc:	4907      	ldr	r1, [pc, #28]	@ (80051fc <__NVIC_EnableIRQ+0x38>)
 80051de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051e2:	095b      	lsrs	r3, r3, #5
 80051e4:	2001      	movs	r0, #1
 80051e6:	fa00 f202 	lsl.w	r2, r0, r2
 80051ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80051ee:	bf00      	nop
 80051f0:	370c      	adds	r7, #12
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop
 80051fc:	e000e100 	.word	0xe000e100

08005200 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005200:	b480      	push	{r7}
 8005202:	b083      	sub	sp, #12
 8005204:	af00      	add	r7, sp, #0
 8005206:	4603      	mov	r3, r0
 8005208:	6039      	str	r1, [r7, #0]
 800520a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800520c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005210:	2b00      	cmp	r3, #0
 8005212:	db0a      	blt.n	800522a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	b2da      	uxtb	r2, r3
 8005218:	490c      	ldr	r1, [pc, #48]	@ (800524c <__NVIC_SetPriority+0x4c>)
 800521a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800521e:	0112      	lsls	r2, r2, #4
 8005220:	b2d2      	uxtb	r2, r2
 8005222:	440b      	add	r3, r1
 8005224:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005228:	e00a      	b.n	8005240 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	b2da      	uxtb	r2, r3
 800522e:	4908      	ldr	r1, [pc, #32]	@ (8005250 <__NVIC_SetPriority+0x50>)
 8005230:	79fb      	ldrb	r3, [r7, #7]
 8005232:	f003 030f 	and.w	r3, r3, #15
 8005236:	3b04      	subs	r3, #4
 8005238:	0112      	lsls	r2, r2, #4
 800523a:	b2d2      	uxtb	r2, r2
 800523c:	440b      	add	r3, r1
 800523e:	761a      	strb	r2, [r3, #24]
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr
 800524c:	e000e100 	.word	0xe000e100
 8005250:	e000ed00 	.word	0xe000ed00

08005254 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005254:	b480      	push	{r7}
 8005256:	b089      	sub	sp, #36	@ 0x24
 8005258:	af00      	add	r7, sp, #0
 800525a:	60f8      	str	r0, [r7, #12]
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f003 0307 	and.w	r3, r3, #7
 8005266:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005268:	69fb      	ldr	r3, [r7, #28]
 800526a:	f1c3 0307 	rsb	r3, r3, #7
 800526e:	2b04      	cmp	r3, #4
 8005270:	bf28      	it	cs
 8005272:	2304      	movcs	r3, #4
 8005274:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005276:	69fb      	ldr	r3, [r7, #28]
 8005278:	3304      	adds	r3, #4
 800527a:	2b06      	cmp	r3, #6
 800527c:	d902      	bls.n	8005284 <NVIC_EncodePriority+0x30>
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	3b03      	subs	r3, #3
 8005282:	e000      	b.n	8005286 <NVIC_EncodePriority+0x32>
 8005284:	2300      	movs	r3, #0
 8005286:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005288:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	fa02 f303 	lsl.w	r3, r2, r3
 8005292:	43da      	mvns	r2, r3
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	401a      	ands	r2, r3
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800529c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	fa01 f303 	lsl.w	r3, r1, r3
 80052a6:	43d9      	mvns	r1, r3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052ac:	4313      	orrs	r3, r2
         );
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3724      	adds	r7, #36	@ 0x24
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr
	...

080052bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b082      	sub	sp, #8
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	3b01      	subs	r3, #1
 80052c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052cc:	d301      	bcc.n	80052d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80052ce:	2301      	movs	r3, #1
 80052d0:	e00f      	b.n	80052f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052d2:	4a0a      	ldr	r2, [pc, #40]	@ (80052fc <SysTick_Config+0x40>)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	3b01      	subs	r3, #1
 80052d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80052da:	210f      	movs	r1, #15
 80052dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80052e0:	f7ff ff8e 	bl	8005200 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80052e4:	4b05      	ldr	r3, [pc, #20]	@ (80052fc <SysTick_Config+0x40>)
 80052e6:	2200      	movs	r2, #0
 80052e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80052ea:	4b04      	ldr	r3, [pc, #16]	@ (80052fc <SysTick_Config+0x40>)
 80052ec:	2207      	movs	r2, #7
 80052ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3708      	adds	r7, #8
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	e000e010 	.word	0xe000e010

08005300 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f7ff ff29 	bl	8005160 <__NVIC_SetPriorityGrouping>
}
 800530e:	bf00      	nop
 8005310:	3708      	adds	r7, #8
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}

08005316 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005316:	b580      	push	{r7, lr}
 8005318:	b086      	sub	sp, #24
 800531a:	af00      	add	r7, sp, #0
 800531c:	4603      	mov	r3, r0
 800531e:	60b9      	str	r1, [r7, #8]
 8005320:	607a      	str	r2, [r7, #4]
 8005322:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005324:	2300      	movs	r3, #0
 8005326:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005328:	f7ff ff3e 	bl	80051a8 <__NVIC_GetPriorityGrouping>
 800532c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	68b9      	ldr	r1, [r7, #8]
 8005332:	6978      	ldr	r0, [r7, #20]
 8005334:	f7ff ff8e 	bl	8005254 <NVIC_EncodePriority>
 8005338:	4602      	mov	r2, r0
 800533a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800533e:	4611      	mov	r1, r2
 8005340:	4618      	mov	r0, r3
 8005342:	f7ff ff5d 	bl	8005200 <__NVIC_SetPriority>
}
 8005346:	bf00      	nop
 8005348:	3718      	adds	r7, #24
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}

0800534e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800534e:	b580      	push	{r7, lr}
 8005350:	b082      	sub	sp, #8
 8005352:	af00      	add	r7, sp, #0
 8005354:	4603      	mov	r3, r0
 8005356:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800535c:	4618      	mov	r0, r3
 800535e:	f7ff ff31 	bl	80051c4 <__NVIC_EnableIRQ>
}
 8005362:	bf00      	nop
 8005364:	3708      	adds	r7, #8
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}

0800536a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800536a:	b580      	push	{r7, lr}
 800536c:	b082      	sub	sp, #8
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f7ff ffa2 	bl	80052bc <SysTick_Config>
 8005378:	4603      	mov	r3, r0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3708      	adds	r7, #8
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b084      	sub	sp, #16
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800538e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005390:	f7ff feb6 	bl	8005100 <HAL_GetTick>
 8005394:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800539c:	b2db      	uxtb	r3, r3
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d008      	beq.n	80053b4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2280      	movs	r2, #128	@ 0x80
 80053a6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	e052      	b.n	800545a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f022 0216 	bic.w	r2, r2, #22
 80053c2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	695a      	ldr	r2, [r3, #20]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80053d2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d103      	bne.n	80053e4 <HAL_DMA_Abort+0x62>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d007      	beq.n	80053f4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f022 0208 	bic.w	r2, r2, #8
 80053f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f022 0201 	bic.w	r2, r2, #1
 8005402:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005404:	e013      	b.n	800542e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005406:	f7ff fe7b 	bl	8005100 <HAL_GetTick>
 800540a:	4602      	mov	r2, r0
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	1ad3      	subs	r3, r2, r3
 8005410:	2b05      	cmp	r3, #5
 8005412:	d90c      	bls.n	800542e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2220      	movs	r2, #32
 8005418:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2203      	movs	r2, #3
 800541e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e015      	b.n	800545a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0301 	and.w	r3, r3, #1
 8005438:	2b00      	cmp	r3, #0
 800543a:	d1e4      	bne.n	8005406 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005440:	223f      	movs	r2, #63	@ 0x3f
 8005442:	409a      	lsls	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005458:	2300      	movs	r3, #0
}
 800545a:	4618      	mov	r0, r3
 800545c:	3710      	adds	r7, #16
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}

08005462 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005462:	b480      	push	{r7}
 8005464:	b083      	sub	sp, #12
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005470:	b2db      	uxtb	r3, r3
 8005472:	2b02      	cmp	r3, #2
 8005474:	d004      	beq.n	8005480 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2280      	movs	r2, #128	@ 0x80
 800547a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e00c      	b.n	800549a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2205      	movs	r2, #5
 8005484:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f022 0201 	bic.w	r2, r2, #1
 8005496:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	370c      	adds	r7, #12
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr
	...

080054a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b089      	sub	sp, #36	@ 0x24
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
 80054b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80054b2:	2300      	movs	r3, #0
 80054b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80054b6:	2300      	movs	r3, #0
 80054b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80054ba:	2300      	movs	r3, #0
 80054bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80054be:	2300      	movs	r3, #0
 80054c0:	61fb      	str	r3, [r7, #28]
 80054c2:	e16b      	b.n	800579c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80054c4:	2201      	movs	r2, #1
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	fa02 f303 	lsl.w	r3, r2, r3
 80054cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	697a      	ldr	r2, [r7, #20]
 80054d4:	4013      	ands	r3, r2
 80054d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80054d8:	693a      	ldr	r2, [r7, #16]
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	429a      	cmp	r2, r3
 80054de:	f040 815a 	bne.w	8005796 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f003 0303 	and.w	r3, r3, #3
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d005      	beq.n	80054fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d130      	bne.n	800555c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	689b      	ldr	r3, [r3, #8]
 80054fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	005b      	lsls	r3, r3, #1
 8005504:	2203      	movs	r2, #3
 8005506:	fa02 f303 	lsl.w	r3, r2, r3
 800550a:	43db      	mvns	r3, r3
 800550c:	69ba      	ldr	r2, [r7, #24]
 800550e:	4013      	ands	r3, r2
 8005510:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	68da      	ldr	r2, [r3, #12]
 8005516:	69fb      	ldr	r3, [r7, #28]
 8005518:	005b      	lsls	r3, r3, #1
 800551a:	fa02 f303 	lsl.w	r3, r2, r3
 800551e:	69ba      	ldr	r2, [r7, #24]
 8005520:	4313      	orrs	r3, r2
 8005522:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	69ba      	ldr	r2, [r7, #24]
 8005528:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005530:	2201      	movs	r2, #1
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	fa02 f303 	lsl.w	r3, r2, r3
 8005538:	43db      	mvns	r3, r3
 800553a:	69ba      	ldr	r2, [r7, #24]
 800553c:	4013      	ands	r3, r2
 800553e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	091b      	lsrs	r3, r3, #4
 8005546:	f003 0201 	and.w	r2, r3, #1
 800554a:	69fb      	ldr	r3, [r7, #28]
 800554c:	fa02 f303 	lsl.w	r3, r2, r3
 8005550:	69ba      	ldr	r2, [r7, #24]
 8005552:	4313      	orrs	r3, r2
 8005554:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	69ba      	ldr	r2, [r7, #24]
 800555a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	f003 0303 	and.w	r3, r3, #3
 8005564:	2b03      	cmp	r3, #3
 8005566:	d017      	beq.n	8005598 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	005b      	lsls	r3, r3, #1
 8005572:	2203      	movs	r2, #3
 8005574:	fa02 f303 	lsl.w	r3, r2, r3
 8005578:	43db      	mvns	r3, r3
 800557a:	69ba      	ldr	r2, [r7, #24]
 800557c:	4013      	ands	r3, r2
 800557e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	689a      	ldr	r2, [r3, #8]
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	005b      	lsls	r3, r3, #1
 8005588:	fa02 f303 	lsl.w	r3, r2, r3
 800558c:	69ba      	ldr	r2, [r7, #24]
 800558e:	4313      	orrs	r3, r2
 8005590:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	69ba      	ldr	r2, [r7, #24]
 8005596:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	f003 0303 	and.w	r3, r3, #3
 80055a0:	2b02      	cmp	r3, #2
 80055a2:	d123      	bne.n	80055ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80055a4:	69fb      	ldr	r3, [r7, #28]
 80055a6:	08da      	lsrs	r2, r3, #3
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	3208      	adds	r2, #8
 80055ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80055b2:	69fb      	ldr	r3, [r7, #28]
 80055b4:	f003 0307 	and.w	r3, r3, #7
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	220f      	movs	r2, #15
 80055bc:	fa02 f303 	lsl.w	r3, r2, r3
 80055c0:	43db      	mvns	r3, r3
 80055c2:	69ba      	ldr	r2, [r7, #24]
 80055c4:	4013      	ands	r3, r2
 80055c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	691a      	ldr	r2, [r3, #16]
 80055cc:	69fb      	ldr	r3, [r7, #28]
 80055ce:	f003 0307 	and.w	r3, r3, #7
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	fa02 f303 	lsl.w	r3, r2, r3
 80055d8:	69ba      	ldr	r2, [r7, #24]
 80055da:	4313      	orrs	r3, r2
 80055dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80055de:	69fb      	ldr	r3, [r7, #28]
 80055e0:	08da      	lsrs	r2, r3, #3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	3208      	adds	r2, #8
 80055e6:	69b9      	ldr	r1, [r7, #24]
 80055e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80055f2:	69fb      	ldr	r3, [r7, #28]
 80055f4:	005b      	lsls	r3, r3, #1
 80055f6:	2203      	movs	r2, #3
 80055f8:	fa02 f303 	lsl.w	r3, r2, r3
 80055fc:	43db      	mvns	r3, r3
 80055fe:	69ba      	ldr	r2, [r7, #24]
 8005600:	4013      	ands	r3, r2
 8005602:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	f003 0203 	and.w	r2, r3, #3
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	005b      	lsls	r3, r3, #1
 8005610:	fa02 f303 	lsl.w	r3, r2, r3
 8005614:	69ba      	ldr	r2, [r7, #24]
 8005616:	4313      	orrs	r3, r2
 8005618:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	69ba      	ldr	r2, [r7, #24]
 800561e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005628:	2b00      	cmp	r3, #0
 800562a:	f000 80b4 	beq.w	8005796 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800562e:	2300      	movs	r3, #0
 8005630:	60fb      	str	r3, [r7, #12]
 8005632:	4b60      	ldr	r3, [pc, #384]	@ (80057b4 <HAL_GPIO_Init+0x30c>)
 8005634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005636:	4a5f      	ldr	r2, [pc, #380]	@ (80057b4 <HAL_GPIO_Init+0x30c>)
 8005638:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800563c:	6453      	str	r3, [r2, #68]	@ 0x44
 800563e:	4b5d      	ldr	r3, [pc, #372]	@ (80057b4 <HAL_GPIO_Init+0x30c>)
 8005640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005642:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005646:	60fb      	str	r3, [r7, #12]
 8005648:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800564a:	4a5b      	ldr	r2, [pc, #364]	@ (80057b8 <HAL_GPIO_Init+0x310>)
 800564c:	69fb      	ldr	r3, [r7, #28]
 800564e:	089b      	lsrs	r3, r3, #2
 8005650:	3302      	adds	r3, #2
 8005652:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005656:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	f003 0303 	and.w	r3, r3, #3
 800565e:	009b      	lsls	r3, r3, #2
 8005660:	220f      	movs	r2, #15
 8005662:	fa02 f303 	lsl.w	r3, r2, r3
 8005666:	43db      	mvns	r3, r3
 8005668:	69ba      	ldr	r2, [r7, #24]
 800566a:	4013      	ands	r3, r2
 800566c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a52      	ldr	r2, [pc, #328]	@ (80057bc <HAL_GPIO_Init+0x314>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d02b      	beq.n	80056ce <HAL_GPIO_Init+0x226>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	4a51      	ldr	r2, [pc, #324]	@ (80057c0 <HAL_GPIO_Init+0x318>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d025      	beq.n	80056ca <HAL_GPIO_Init+0x222>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a50      	ldr	r2, [pc, #320]	@ (80057c4 <HAL_GPIO_Init+0x31c>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d01f      	beq.n	80056c6 <HAL_GPIO_Init+0x21e>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a4f      	ldr	r2, [pc, #316]	@ (80057c8 <HAL_GPIO_Init+0x320>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d019      	beq.n	80056c2 <HAL_GPIO_Init+0x21a>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a4e      	ldr	r2, [pc, #312]	@ (80057cc <HAL_GPIO_Init+0x324>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d013      	beq.n	80056be <HAL_GPIO_Init+0x216>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a4d      	ldr	r2, [pc, #308]	@ (80057d0 <HAL_GPIO_Init+0x328>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d00d      	beq.n	80056ba <HAL_GPIO_Init+0x212>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a4c      	ldr	r2, [pc, #304]	@ (80057d4 <HAL_GPIO_Init+0x32c>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d007      	beq.n	80056b6 <HAL_GPIO_Init+0x20e>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a4b      	ldr	r2, [pc, #300]	@ (80057d8 <HAL_GPIO_Init+0x330>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d101      	bne.n	80056b2 <HAL_GPIO_Init+0x20a>
 80056ae:	2307      	movs	r3, #7
 80056b0:	e00e      	b.n	80056d0 <HAL_GPIO_Init+0x228>
 80056b2:	2308      	movs	r3, #8
 80056b4:	e00c      	b.n	80056d0 <HAL_GPIO_Init+0x228>
 80056b6:	2306      	movs	r3, #6
 80056b8:	e00a      	b.n	80056d0 <HAL_GPIO_Init+0x228>
 80056ba:	2305      	movs	r3, #5
 80056bc:	e008      	b.n	80056d0 <HAL_GPIO_Init+0x228>
 80056be:	2304      	movs	r3, #4
 80056c0:	e006      	b.n	80056d0 <HAL_GPIO_Init+0x228>
 80056c2:	2303      	movs	r3, #3
 80056c4:	e004      	b.n	80056d0 <HAL_GPIO_Init+0x228>
 80056c6:	2302      	movs	r3, #2
 80056c8:	e002      	b.n	80056d0 <HAL_GPIO_Init+0x228>
 80056ca:	2301      	movs	r3, #1
 80056cc:	e000      	b.n	80056d0 <HAL_GPIO_Init+0x228>
 80056ce:	2300      	movs	r3, #0
 80056d0:	69fa      	ldr	r2, [r7, #28]
 80056d2:	f002 0203 	and.w	r2, r2, #3
 80056d6:	0092      	lsls	r2, r2, #2
 80056d8:	4093      	lsls	r3, r2
 80056da:	69ba      	ldr	r2, [r7, #24]
 80056dc:	4313      	orrs	r3, r2
 80056de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80056e0:	4935      	ldr	r1, [pc, #212]	@ (80057b8 <HAL_GPIO_Init+0x310>)
 80056e2:	69fb      	ldr	r3, [r7, #28]
 80056e4:	089b      	lsrs	r3, r3, #2
 80056e6:	3302      	adds	r3, #2
 80056e8:	69ba      	ldr	r2, [r7, #24]
 80056ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80056ee:	4b3b      	ldr	r3, [pc, #236]	@ (80057dc <HAL_GPIO_Init+0x334>)
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	43db      	mvns	r3, r3
 80056f8:	69ba      	ldr	r2, [r7, #24]
 80056fa:	4013      	ands	r3, r2
 80056fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d003      	beq.n	8005712 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800570a:	69ba      	ldr	r2, [r7, #24]
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	4313      	orrs	r3, r2
 8005710:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005712:	4a32      	ldr	r2, [pc, #200]	@ (80057dc <HAL_GPIO_Init+0x334>)
 8005714:	69bb      	ldr	r3, [r7, #24]
 8005716:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005718:	4b30      	ldr	r3, [pc, #192]	@ (80057dc <HAL_GPIO_Init+0x334>)
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	43db      	mvns	r3, r3
 8005722:	69ba      	ldr	r2, [r7, #24]
 8005724:	4013      	ands	r3, r2
 8005726:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005730:	2b00      	cmp	r3, #0
 8005732:	d003      	beq.n	800573c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005734:	69ba      	ldr	r2, [r7, #24]
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	4313      	orrs	r3, r2
 800573a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800573c:	4a27      	ldr	r2, [pc, #156]	@ (80057dc <HAL_GPIO_Init+0x334>)
 800573e:	69bb      	ldr	r3, [r7, #24]
 8005740:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005742:	4b26      	ldr	r3, [pc, #152]	@ (80057dc <HAL_GPIO_Init+0x334>)
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	43db      	mvns	r3, r3
 800574c:	69ba      	ldr	r2, [r7, #24]
 800574e:	4013      	ands	r3, r2
 8005750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800575a:	2b00      	cmp	r3, #0
 800575c:	d003      	beq.n	8005766 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800575e:	69ba      	ldr	r2, [r7, #24]
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	4313      	orrs	r3, r2
 8005764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005766:	4a1d      	ldr	r2, [pc, #116]	@ (80057dc <HAL_GPIO_Init+0x334>)
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800576c:	4b1b      	ldr	r3, [pc, #108]	@ (80057dc <HAL_GPIO_Init+0x334>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	43db      	mvns	r3, r3
 8005776:	69ba      	ldr	r2, [r7, #24]
 8005778:	4013      	ands	r3, r2
 800577a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005784:	2b00      	cmp	r3, #0
 8005786:	d003      	beq.n	8005790 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005788:	69ba      	ldr	r2, [r7, #24]
 800578a:	693b      	ldr	r3, [r7, #16]
 800578c:	4313      	orrs	r3, r2
 800578e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005790:	4a12      	ldr	r2, [pc, #72]	@ (80057dc <HAL_GPIO_Init+0x334>)
 8005792:	69bb      	ldr	r3, [r7, #24]
 8005794:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	3301      	adds	r3, #1
 800579a:	61fb      	str	r3, [r7, #28]
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	2b0f      	cmp	r3, #15
 80057a0:	f67f ae90 	bls.w	80054c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80057a4:	bf00      	nop
 80057a6:	bf00      	nop
 80057a8:	3724      	adds	r7, #36	@ 0x24
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr
 80057b2:	bf00      	nop
 80057b4:	40023800 	.word	0x40023800
 80057b8:	40013800 	.word	0x40013800
 80057bc:	40020000 	.word	0x40020000
 80057c0:	40020400 	.word	0x40020400
 80057c4:	40020800 	.word	0x40020800
 80057c8:	40020c00 	.word	0x40020c00
 80057cc:	40021000 	.word	0x40021000
 80057d0:	40021400 	.word	0x40021400
 80057d4:	40021800 	.word	0x40021800
 80057d8:	40021c00 	.word	0x40021c00
 80057dc:	40013c00 	.word	0x40013c00

080057e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b085      	sub	sp, #20
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
 80057e8:	460b      	mov	r3, r1
 80057ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	691a      	ldr	r2, [r3, #16]
 80057f0:	887b      	ldrh	r3, [r7, #2]
 80057f2:	4013      	ands	r3, r2
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d002      	beq.n	80057fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80057f8:	2301      	movs	r3, #1
 80057fa:	73fb      	strb	r3, [r7, #15]
 80057fc:	e001      	b.n	8005802 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80057fe:	2300      	movs	r3, #0
 8005800:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005802:	7bfb      	ldrb	r3, [r7, #15]
}
 8005804:	4618      	mov	r0, r3
 8005806:	3714      	adds	r7, #20
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005810:	b480      	push	{r7}
 8005812:	b083      	sub	sp, #12
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	460b      	mov	r3, r1
 800581a:	807b      	strh	r3, [r7, #2]
 800581c:	4613      	mov	r3, r2
 800581e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005820:	787b      	ldrb	r3, [r7, #1]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005826:	887a      	ldrh	r2, [r7, #2]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800582c:	e003      	b.n	8005836 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800582e:	887b      	ldrh	r3, [r7, #2]
 8005830:	041a      	lsls	r2, r3, #16
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	619a      	str	r2, [r3, #24]
}
 8005836:	bf00      	nop
 8005838:	370c      	adds	r7, #12
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr
	...

08005844 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b084      	sub	sp, #16
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d101      	bne.n	8005856 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e12b      	b.n	8005aae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800585c:	b2db      	uxtb	r3, r3
 800585e:	2b00      	cmp	r3, #0
 8005860:	d106      	bne.n	8005870 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f7ff f812 	bl	8004894 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2224      	movs	r2, #36	@ 0x24
 8005874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f022 0201 	bic.w	r2, r2, #1
 8005886:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005896:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80058a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80058a8:	f001 fd76 	bl	8007398 <HAL_RCC_GetPCLK1Freq>
 80058ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	4a81      	ldr	r2, [pc, #516]	@ (8005ab8 <HAL_I2C_Init+0x274>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d807      	bhi.n	80058c8 <HAL_I2C_Init+0x84>
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	4a80      	ldr	r2, [pc, #512]	@ (8005abc <HAL_I2C_Init+0x278>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	bf94      	ite	ls
 80058c0:	2301      	movls	r3, #1
 80058c2:	2300      	movhi	r3, #0
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	e006      	b.n	80058d6 <HAL_I2C_Init+0x92>
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	4a7d      	ldr	r2, [pc, #500]	@ (8005ac0 <HAL_I2C_Init+0x27c>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	bf94      	ite	ls
 80058d0:	2301      	movls	r3, #1
 80058d2:	2300      	movhi	r3, #0
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d001      	beq.n	80058de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e0e7      	b.n	8005aae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	4a78      	ldr	r2, [pc, #480]	@ (8005ac4 <HAL_I2C_Init+0x280>)
 80058e2:	fba2 2303 	umull	r2, r3, r2, r3
 80058e6:	0c9b      	lsrs	r3, r3, #18
 80058e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68ba      	ldr	r2, [r7, #8]
 80058fa:	430a      	orrs	r2, r1
 80058fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	6a1b      	ldr	r3, [r3, #32]
 8005904:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	4a6a      	ldr	r2, [pc, #424]	@ (8005ab8 <HAL_I2C_Init+0x274>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d802      	bhi.n	8005918 <HAL_I2C_Init+0xd4>
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	3301      	adds	r3, #1
 8005916:	e009      	b.n	800592c <HAL_I2C_Init+0xe8>
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800591e:	fb02 f303 	mul.w	r3, r2, r3
 8005922:	4a69      	ldr	r2, [pc, #420]	@ (8005ac8 <HAL_I2C_Init+0x284>)
 8005924:	fba2 2303 	umull	r2, r3, r2, r3
 8005928:	099b      	lsrs	r3, r3, #6
 800592a:	3301      	adds	r3, #1
 800592c:	687a      	ldr	r2, [r7, #4]
 800592e:	6812      	ldr	r2, [r2, #0]
 8005930:	430b      	orrs	r3, r1
 8005932:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	69db      	ldr	r3, [r3, #28]
 800593a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800593e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	495c      	ldr	r1, [pc, #368]	@ (8005ab8 <HAL_I2C_Init+0x274>)
 8005948:	428b      	cmp	r3, r1
 800594a:	d819      	bhi.n	8005980 <HAL_I2C_Init+0x13c>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	1e59      	subs	r1, r3, #1
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	005b      	lsls	r3, r3, #1
 8005956:	fbb1 f3f3 	udiv	r3, r1, r3
 800595a:	1c59      	adds	r1, r3, #1
 800595c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005960:	400b      	ands	r3, r1
 8005962:	2b00      	cmp	r3, #0
 8005964:	d00a      	beq.n	800597c <HAL_I2C_Init+0x138>
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	1e59      	subs	r1, r3, #1
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	005b      	lsls	r3, r3, #1
 8005970:	fbb1 f3f3 	udiv	r3, r1, r3
 8005974:	3301      	adds	r3, #1
 8005976:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800597a:	e051      	b.n	8005a20 <HAL_I2C_Init+0x1dc>
 800597c:	2304      	movs	r3, #4
 800597e:	e04f      	b.n	8005a20 <HAL_I2C_Init+0x1dc>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d111      	bne.n	80059ac <HAL_I2C_Init+0x168>
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	1e58      	subs	r0, r3, #1
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6859      	ldr	r1, [r3, #4]
 8005990:	460b      	mov	r3, r1
 8005992:	005b      	lsls	r3, r3, #1
 8005994:	440b      	add	r3, r1
 8005996:	fbb0 f3f3 	udiv	r3, r0, r3
 800599a:	3301      	adds	r3, #1
 800599c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	bf0c      	ite	eq
 80059a4:	2301      	moveq	r3, #1
 80059a6:	2300      	movne	r3, #0
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	e012      	b.n	80059d2 <HAL_I2C_Init+0x18e>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	1e58      	subs	r0, r3, #1
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6859      	ldr	r1, [r3, #4]
 80059b4:	460b      	mov	r3, r1
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	440b      	add	r3, r1
 80059ba:	0099      	lsls	r1, r3, #2
 80059bc:	440b      	add	r3, r1
 80059be:	fbb0 f3f3 	udiv	r3, r0, r3
 80059c2:	3301      	adds	r3, #1
 80059c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	bf0c      	ite	eq
 80059cc:	2301      	moveq	r3, #1
 80059ce:	2300      	movne	r3, #0
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d001      	beq.n	80059da <HAL_I2C_Init+0x196>
 80059d6:	2301      	movs	r3, #1
 80059d8:	e022      	b.n	8005a20 <HAL_I2C_Init+0x1dc>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d10e      	bne.n	8005a00 <HAL_I2C_Init+0x1bc>
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	1e58      	subs	r0, r3, #1
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6859      	ldr	r1, [r3, #4]
 80059ea:	460b      	mov	r3, r1
 80059ec:	005b      	lsls	r3, r3, #1
 80059ee:	440b      	add	r3, r1
 80059f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80059f4:	3301      	adds	r3, #1
 80059f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80059fe:	e00f      	b.n	8005a20 <HAL_I2C_Init+0x1dc>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	1e58      	subs	r0, r3, #1
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6859      	ldr	r1, [r3, #4]
 8005a08:	460b      	mov	r3, r1
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	440b      	add	r3, r1
 8005a0e:	0099      	lsls	r1, r3, #2
 8005a10:	440b      	add	r3, r1
 8005a12:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a16:	3301      	adds	r3, #1
 8005a18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a1c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005a20:	6879      	ldr	r1, [r7, #4]
 8005a22:	6809      	ldr	r1, [r1, #0]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	69da      	ldr	r2, [r3, #28]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a1b      	ldr	r3, [r3, #32]
 8005a3a:	431a      	orrs	r2, r3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	430a      	orrs	r2, r1
 8005a42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005a4e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	6911      	ldr	r1, [r2, #16]
 8005a56:	687a      	ldr	r2, [r7, #4]
 8005a58:	68d2      	ldr	r2, [r2, #12]
 8005a5a:	4311      	orrs	r1, r2
 8005a5c:	687a      	ldr	r2, [r7, #4]
 8005a5e:	6812      	ldr	r2, [r2, #0]
 8005a60:	430b      	orrs	r3, r1
 8005a62:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	695a      	ldr	r2, [r3, #20]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	699b      	ldr	r3, [r3, #24]
 8005a76:	431a      	orrs	r2, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f042 0201 	orr.w	r2, r2, #1
 8005a8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2220      	movs	r2, #32
 8005a9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005aac:	2300      	movs	r3, #0
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3710      	adds	r7, #16
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	000186a0 	.word	0x000186a0
 8005abc:	001e847f 	.word	0x001e847f
 8005ac0:	003d08ff 	.word	0x003d08ff
 8005ac4:	431bde83 	.word	0x431bde83
 8005ac8:	10624dd3 	.word	0x10624dd3

08005acc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b088      	sub	sp, #32
 8005ad0:	af02      	add	r7, sp, #8
 8005ad2:	60f8      	str	r0, [r7, #12]
 8005ad4:	4608      	mov	r0, r1
 8005ad6:	4611      	mov	r1, r2
 8005ad8:	461a      	mov	r2, r3
 8005ada:	4603      	mov	r3, r0
 8005adc:	817b      	strh	r3, [r7, #10]
 8005ade:	460b      	mov	r3, r1
 8005ae0:	813b      	strh	r3, [r7, #8]
 8005ae2:	4613      	mov	r3, r2
 8005ae4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005ae6:	f7ff fb0b 	bl	8005100 <HAL_GetTick>
 8005aea:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	2b20      	cmp	r3, #32
 8005af6:	f040 80d9 	bne.w	8005cac <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	9300      	str	r3, [sp, #0]
 8005afe:	2319      	movs	r3, #25
 8005b00:	2201      	movs	r2, #1
 8005b02:	496d      	ldr	r1, [pc, #436]	@ (8005cb8 <HAL_I2C_Mem_Write+0x1ec>)
 8005b04:	68f8      	ldr	r0, [r7, #12]
 8005b06:	f000 fdb9 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d001      	beq.n	8005b14 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005b10:	2302      	movs	r3, #2
 8005b12:	e0cc      	b.n	8005cae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d101      	bne.n	8005b22 <HAL_I2C_Mem_Write+0x56>
 8005b1e:	2302      	movs	r3, #2
 8005b20:	e0c5      	b.n	8005cae <HAL_I2C_Mem_Write+0x1e2>
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2201      	movs	r2, #1
 8005b26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0301 	and.w	r3, r3, #1
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d007      	beq.n	8005b48 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f042 0201 	orr.w	r2, r2, #1
 8005b46:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b56:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2221      	movs	r2, #33	@ 0x21
 8005b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2240      	movs	r2, #64	@ 0x40
 8005b64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6a3a      	ldr	r2, [r7, #32]
 8005b72:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005b78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b7e:	b29a      	uxth	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	4a4d      	ldr	r2, [pc, #308]	@ (8005cbc <HAL_I2C_Mem_Write+0x1f0>)
 8005b88:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005b8a:	88f8      	ldrh	r0, [r7, #6]
 8005b8c:	893a      	ldrh	r2, [r7, #8]
 8005b8e:	8979      	ldrh	r1, [r7, #10]
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	9301      	str	r3, [sp, #4]
 8005b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b96:	9300      	str	r3, [sp, #0]
 8005b98:	4603      	mov	r3, r0
 8005b9a:	68f8      	ldr	r0, [r7, #12]
 8005b9c:	f000 fbf0 	bl	8006380 <I2C_RequestMemoryWrite>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d052      	beq.n	8005c4c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e081      	b.n	8005cae <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005baa:	697a      	ldr	r2, [r7, #20]
 8005bac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f000 fe7e 	bl	80068b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d00d      	beq.n	8005bd6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bbe:	2b04      	cmp	r3, #4
 8005bc0:	d107      	bne.n	8005bd2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bd0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e06b      	b.n	8005cae <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bda:	781a      	ldrb	r2, [r3, #0]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be6:	1c5a      	adds	r2, r3, #1
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bf0:	3b01      	subs	r3, #1
 8005bf2:	b29a      	uxth	r2, r3
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bfc:	b29b      	uxth	r3, r3
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	b29a      	uxth	r2, r3
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	695b      	ldr	r3, [r3, #20]
 8005c0c:	f003 0304 	and.w	r3, r3, #4
 8005c10:	2b04      	cmp	r3, #4
 8005c12:	d11b      	bne.n	8005c4c <HAL_I2C_Mem_Write+0x180>
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d017      	beq.n	8005c4c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c20:	781a      	ldrb	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2c:	1c5a      	adds	r2, r3, #1
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c36:	3b01      	subs	r3, #1
 8005c38:	b29a      	uxth	r2, r3
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	3b01      	subs	r3, #1
 8005c46:	b29a      	uxth	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d1aa      	bne.n	8005baa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c54:	697a      	ldr	r2, [r7, #20]
 8005c56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c58:	68f8      	ldr	r0, [r7, #12]
 8005c5a:	f000 fe71 	bl	8006940 <I2C_WaitOnBTFFlagUntilTimeout>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d00d      	beq.n	8005c80 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c68:	2b04      	cmp	r3, #4
 8005c6a:	d107      	bne.n	8005c7c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c7a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e016      	b.n	8005cae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2220      	movs	r2, #32
 8005c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	e000      	b.n	8005cae <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005cac:	2302      	movs	r3, #2
  }
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3718      	adds	r7, #24
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}
 8005cb6:	bf00      	nop
 8005cb8:	00100002 	.word	0x00100002
 8005cbc:	ffff0000 	.word	0xffff0000

08005cc0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b08c      	sub	sp, #48	@ 0x30
 8005cc4:	af02      	add	r7, sp, #8
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	4608      	mov	r0, r1
 8005cca:	4611      	mov	r1, r2
 8005ccc:	461a      	mov	r2, r3
 8005cce:	4603      	mov	r3, r0
 8005cd0:	817b      	strh	r3, [r7, #10]
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	813b      	strh	r3, [r7, #8]
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005cda:	f7ff fa11 	bl	8005100 <HAL_GetTick>
 8005cde:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	2b20      	cmp	r3, #32
 8005cea:	f040 8214 	bne.w	8006116 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf0:	9300      	str	r3, [sp, #0]
 8005cf2:	2319      	movs	r3, #25
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	497b      	ldr	r1, [pc, #492]	@ (8005ee4 <HAL_I2C_Mem_Read+0x224>)
 8005cf8:	68f8      	ldr	r0, [r7, #12]
 8005cfa:	f000 fcbf 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d001      	beq.n	8005d08 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005d04:	2302      	movs	r3, #2
 8005d06:	e207      	b.n	8006118 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d101      	bne.n	8005d16 <HAL_I2C_Mem_Read+0x56>
 8005d12:	2302      	movs	r3, #2
 8005d14:	e200      	b.n	8006118 <HAL_I2C_Mem_Read+0x458>
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 0301 	and.w	r3, r3, #1
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d007      	beq.n	8005d3c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f042 0201 	orr.w	r2, r2, #1
 8005d3a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d4a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2222      	movs	r2, #34	@ 0x22
 8005d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2240      	movs	r2, #64	@ 0x40
 8005d58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d66:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005d6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d72:	b29a      	uxth	r2, r3
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	4a5b      	ldr	r2, [pc, #364]	@ (8005ee8 <HAL_I2C_Mem_Read+0x228>)
 8005d7c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005d7e:	88f8      	ldrh	r0, [r7, #6]
 8005d80:	893a      	ldrh	r2, [r7, #8]
 8005d82:	8979      	ldrh	r1, [r7, #10]
 8005d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d86:	9301      	str	r3, [sp, #4]
 8005d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d8a:	9300      	str	r3, [sp, #0]
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	68f8      	ldr	r0, [r7, #12]
 8005d90:	f000 fb8c 	bl	80064ac <I2C_RequestMemoryRead>
 8005d94:	4603      	mov	r3, r0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d001      	beq.n	8005d9e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	e1bc      	b.n	8006118 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d113      	bne.n	8005dce <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005da6:	2300      	movs	r3, #0
 8005da8:	623b      	str	r3, [r7, #32]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	695b      	ldr	r3, [r3, #20]
 8005db0:	623b      	str	r3, [r7, #32]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	699b      	ldr	r3, [r3, #24]
 8005db8:	623b      	str	r3, [r7, #32]
 8005dba:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005dca:	601a      	str	r2, [r3, #0]
 8005dcc:	e190      	b.n	80060f0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d11b      	bne.n	8005e0e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005de4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005de6:	2300      	movs	r3, #0
 8005de8:	61fb      	str	r3, [r7, #28]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	695b      	ldr	r3, [r3, #20]
 8005df0:	61fb      	str	r3, [r7, #28]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	699b      	ldr	r3, [r3, #24]
 8005df8:	61fb      	str	r3, [r7, #28]
 8005dfa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e0a:	601a      	str	r2, [r3, #0]
 8005e0c:	e170      	b.n	80060f0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d11b      	bne.n	8005e4e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e24:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e34:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e36:	2300      	movs	r3, #0
 8005e38:	61bb      	str	r3, [r7, #24]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	695b      	ldr	r3, [r3, #20]
 8005e40:	61bb      	str	r3, [r7, #24]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	699b      	ldr	r3, [r3, #24]
 8005e48:	61bb      	str	r3, [r7, #24]
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	e150      	b.n	80060f0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e4e:	2300      	movs	r3, #0
 8005e50:	617b      	str	r3, [r7, #20]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	695b      	ldr	r3, [r3, #20]
 8005e58:	617b      	str	r3, [r7, #20]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	699b      	ldr	r3, [r3, #24]
 8005e60:	617b      	str	r3, [r7, #20]
 8005e62:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005e64:	e144      	b.n	80060f0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e6a:	2b03      	cmp	r3, #3
 8005e6c:	f200 80f1 	bhi.w	8006052 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d123      	bne.n	8005ec0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e7a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005e7c:	68f8      	ldr	r0, [r7, #12]
 8005e7e:	f000 fda7 	bl	80069d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005e82:	4603      	mov	r3, r0
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d001      	beq.n	8005e8c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e145      	b.n	8006118 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	691a      	ldr	r2, [r3, #16]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e96:	b2d2      	uxtb	r2, r2
 8005e98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e9e:	1c5a      	adds	r2, r3, #1
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	b29a      	uxth	r2, r3
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005ebe:	e117      	b.n	80060f0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ec4:	2b02      	cmp	r3, #2
 8005ec6:	d14e      	bne.n	8005f66 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eca:	9300      	str	r3, [sp, #0]
 8005ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ece:	2200      	movs	r2, #0
 8005ed0:	4906      	ldr	r1, [pc, #24]	@ (8005eec <HAL_I2C_Mem_Read+0x22c>)
 8005ed2:	68f8      	ldr	r0, [r7, #12]
 8005ed4:	f000 fbd2 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d008      	beq.n	8005ef0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e11a      	b.n	8006118 <HAL_I2C_Mem_Read+0x458>
 8005ee2:	bf00      	nop
 8005ee4:	00100002 	.word	0x00100002
 8005ee8:	ffff0000 	.word	0xffff0000
 8005eec:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005efe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	691a      	ldr	r2, [r3, #16]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f0a:	b2d2      	uxtb	r2, r2
 8005f0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f12:	1c5a      	adds	r2, r3, #1
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	b29a      	uxth	r2, r3
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	3b01      	subs	r3, #1
 8005f2c:	b29a      	uxth	r2, r3
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	691a      	ldr	r2, [r3, #16]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f3c:	b2d2      	uxtb	r2, r2
 8005f3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f44:	1c5a      	adds	r2, r3, #1
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f4e:	3b01      	subs	r3, #1
 8005f50:	b29a      	uxth	r2, r3
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	3b01      	subs	r3, #1
 8005f5e:	b29a      	uxth	r2, r3
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005f64:	e0c4      	b.n	80060f0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f68:	9300      	str	r3, [sp, #0]
 8005f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	496c      	ldr	r1, [pc, #432]	@ (8006120 <HAL_I2C_Mem_Read+0x460>)
 8005f70:	68f8      	ldr	r0, [r7, #12]
 8005f72:	f000 fb83 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d001      	beq.n	8005f80 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	e0cb      	b.n	8006118 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	691a      	ldr	r2, [r3, #16]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f9a:	b2d2      	uxtb	r2, r2
 8005f9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa2:	1c5a      	adds	r2, r3, #1
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fac:	3b01      	subs	r3, #1
 8005fae:	b29a      	uxth	r2, r3
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	3b01      	subs	r3, #1
 8005fbc:	b29a      	uxth	r2, r3
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc4:	9300      	str	r3, [sp, #0]
 8005fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fc8:	2200      	movs	r2, #0
 8005fca:	4955      	ldr	r1, [pc, #340]	@ (8006120 <HAL_I2C_Mem_Read+0x460>)
 8005fcc:	68f8      	ldr	r0, [r7, #12]
 8005fce:	f000 fb55 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d001      	beq.n	8005fdc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e09d      	b.n	8006118 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	691a      	ldr	r2, [r3, #16]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff6:	b2d2      	uxtb	r2, r2
 8005ff8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ffe:	1c5a      	adds	r2, r3, #1
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006008:	3b01      	subs	r3, #1
 800600a:	b29a      	uxth	r2, r3
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006014:	b29b      	uxth	r3, r3
 8006016:	3b01      	subs	r3, #1
 8006018:	b29a      	uxth	r2, r3
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	691a      	ldr	r2, [r3, #16]
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006028:	b2d2      	uxtb	r2, r2
 800602a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006030:	1c5a      	adds	r2, r3, #1
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800603a:	3b01      	subs	r3, #1
 800603c:	b29a      	uxth	r2, r3
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006046:	b29b      	uxth	r3, r3
 8006048:	3b01      	subs	r3, #1
 800604a:	b29a      	uxth	r2, r3
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006050:	e04e      	b.n	80060f0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006052:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006054:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f000 fcba 	bl	80069d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d001      	beq.n	8006066 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e058      	b.n	8006118 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	691a      	ldr	r2, [r3, #16]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006070:	b2d2      	uxtb	r2, r2
 8006072:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006078:	1c5a      	adds	r2, r3, #1
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006082:	3b01      	subs	r3, #1
 8006084:	b29a      	uxth	r2, r3
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800608e:	b29b      	uxth	r3, r3
 8006090:	3b01      	subs	r3, #1
 8006092:	b29a      	uxth	r2, r3
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	695b      	ldr	r3, [r3, #20]
 800609e:	f003 0304 	and.w	r3, r3, #4
 80060a2:	2b04      	cmp	r3, #4
 80060a4:	d124      	bne.n	80060f0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060aa:	2b03      	cmp	r3, #3
 80060ac:	d107      	bne.n	80060be <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060bc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	691a      	ldr	r2, [r3, #16]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c8:	b2d2      	uxtb	r2, r2
 80060ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d0:	1c5a      	adds	r2, r3, #1
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060da:	3b01      	subs	r3, #1
 80060dc:	b29a      	uxth	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	3b01      	subs	r3, #1
 80060ea:	b29a      	uxth	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f47f aeb6 	bne.w	8005e66 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2220      	movs	r2, #32
 80060fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2200      	movs	r2, #0
 8006106:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2200      	movs	r2, #0
 800610e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006112:	2300      	movs	r3, #0
 8006114:	e000      	b.n	8006118 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006116:	2302      	movs	r3, #2
  }
}
 8006118:	4618      	mov	r0, r3
 800611a:	3728      	adds	r7, #40	@ 0x28
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}
 8006120:	00010004 	.word	0x00010004

08006124 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b08a      	sub	sp, #40	@ 0x28
 8006128:	af02      	add	r7, sp, #8
 800612a:	60f8      	str	r0, [r7, #12]
 800612c:	607a      	str	r2, [r7, #4]
 800612e:	603b      	str	r3, [r7, #0]
 8006130:	460b      	mov	r3, r1
 8006132:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8006134:	f7fe ffe4 	bl	8005100 <HAL_GetTick>
 8006138:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800613a:	2300      	movs	r3, #0
 800613c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006144:	b2db      	uxtb	r3, r3
 8006146:	2b20      	cmp	r3, #32
 8006148:	f040 8111 	bne.w	800636e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800614c:	69fb      	ldr	r3, [r7, #28]
 800614e:	9300      	str	r3, [sp, #0]
 8006150:	2319      	movs	r3, #25
 8006152:	2201      	movs	r2, #1
 8006154:	4988      	ldr	r1, [pc, #544]	@ (8006378 <HAL_I2C_IsDeviceReady+0x254>)
 8006156:	68f8      	ldr	r0, [r7, #12]
 8006158:	f000 fa90 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 800615c:	4603      	mov	r3, r0
 800615e:	2b00      	cmp	r3, #0
 8006160:	d001      	beq.n	8006166 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8006162:	2302      	movs	r3, #2
 8006164:	e104      	b.n	8006370 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800616c:	2b01      	cmp	r3, #1
 800616e:	d101      	bne.n	8006174 <HAL_I2C_IsDeviceReady+0x50>
 8006170:	2302      	movs	r3, #2
 8006172:	e0fd      	b.n	8006370 <HAL_I2C_IsDeviceReady+0x24c>
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 0301 	and.w	r3, r3, #1
 8006186:	2b01      	cmp	r3, #1
 8006188:	d007      	beq.n	800619a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f042 0201 	orr.w	r2, r2, #1
 8006198:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	681a      	ldr	r2, [r3, #0]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2224      	movs	r2, #36	@ 0x24
 80061ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2200      	movs	r2, #0
 80061b6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	4a70      	ldr	r2, [pc, #448]	@ (800637c <HAL_I2C_IsDeviceReady+0x258>)
 80061bc:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80061cc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	9300      	str	r3, [sp, #0]
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	2200      	movs	r2, #0
 80061d6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80061da:	68f8      	ldr	r0, [r7, #12]
 80061dc:	f000 fa4e 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d00d      	beq.n	8006202 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061f4:	d103      	bne.n	80061fe <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061fc:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80061fe:	2303      	movs	r3, #3
 8006200:	e0b6      	b.n	8006370 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006202:	897b      	ldrh	r3, [r7, #10]
 8006204:	b2db      	uxtb	r3, r3
 8006206:	461a      	mov	r2, r3
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006210:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8006212:	f7fe ff75 	bl	8005100 <HAL_GetTick>
 8006216:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	695b      	ldr	r3, [r3, #20]
 800621e:	f003 0302 	and.w	r3, r3, #2
 8006222:	2b02      	cmp	r3, #2
 8006224:	bf0c      	ite	eq
 8006226:	2301      	moveq	r3, #1
 8006228:	2300      	movne	r3, #0
 800622a:	b2db      	uxtb	r3, r3
 800622c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	695b      	ldr	r3, [r3, #20]
 8006234:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006238:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800623c:	bf0c      	ite	eq
 800623e:	2301      	moveq	r3, #1
 8006240:	2300      	movne	r3, #0
 8006242:	b2db      	uxtb	r3, r3
 8006244:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006246:	e025      	b.n	8006294 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006248:	f7fe ff5a 	bl	8005100 <HAL_GetTick>
 800624c:	4602      	mov	r2, r0
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	683a      	ldr	r2, [r7, #0]
 8006254:	429a      	cmp	r2, r3
 8006256:	d302      	bcc.n	800625e <HAL_I2C_IsDeviceReady+0x13a>
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d103      	bne.n	8006266 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	22a0      	movs	r2, #160	@ 0xa0
 8006262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	695b      	ldr	r3, [r3, #20]
 800626c:	f003 0302 	and.w	r3, r3, #2
 8006270:	2b02      	cmp	r3, #2
 8006272:	bf0c      	ite	eq
 8006274:	2301      	moveq	r3, #1
 8006276:	2300      	movne	r3, #0
 8006278:	b2db      	uxtb	r3, r3
 800627a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	695b      	ldr	r3, [r3, #20]
 8006282:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006286:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800628a:	bf0c      	ite	eq
 800628c:	2301      	moveq	r3, #1
 800628e:	2300      	movne	r3, #0
 8006290:	b2db      	uxtb	r3, r3
 8006292:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800629a:	b2db      	uxtb	r3, r3
 800629c:	2ba0      	cmp	r3, #160	@ 0xa0
 800629e:	d005      	beq.n	80062ac <HAL_I2C_IsDeviceReady+0x188>
 80062a0:	7dfb      	ldrb	r3, [r7, #23]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d102      	bne.n	80062ac <HAL_I2C_IsDeviceReady+0x188>
 80062a6:	7dbb      	ldrb	r3, [r7, #22]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d0cd      	beq.n	8006248 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2220      	movs	r2, #32
 80062b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	f003 0302 	and.w	r3, r3, #2
 80062be:	2b02      	cmp	r3, #2
 80062c0:	d129      	bne.n	8006316 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062d0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062d2:	2300      	movs	r3, #0
 80062d4:	613b      	str	r3, [r7, #16]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	695b      	ldr	r3, [r3, #20]
 80062dc:	613b      	str	r3, [r7, #16]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	699b      	ldr	r3, [r3, #24]
 80062e4:	613b      	str	r3, [r7, #16]
 80062e6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80062e8:	69fb      	ldr	r3, [r7, #28]
 80062ea:	9300      	str	r3, [sp, #0]
 80062ec:	2319      	movs	r3, #25
 80062ee:	2201      	movs	r2, #1
 80062f0:	4921      	ldr	r1, [pc, #132]	@ (8006378 <HAL_I2C_IsDeviceReady+0x254>)
 80062f2:	68f8      	ldr	r0, [r7, #12]
 80062f4:	f000 f9c2 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d001      	beq.n	8006302 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e036      	b.n	8006370 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2220      	movs	r2, #32
 8006306:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2200      	movs	r2, #0
 800630e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8006312:	2300      	movs	r3, #0
 8006314:	e02c      	b.n	8006370 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006324:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800632e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006330:	69fb      	ldr	r3, [r7, #28]
 8006332:	9300      	str	r3, [sp, #0]
 8006334:	2319      	movs	r3, #25
 8006336:	2201      	movs	r2, #1
 8006338:	490f      	ldr	r1, [pc, #60]	@ (8006378 <HAL_I2C_IsDeviceReady+0x254>)
 800633a:	68f8      	ldr	r0, [r7, #12]
 800633c:	f000 f99e 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 8006340:	4603      	mov	r3, r0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d001      	beq.n	800634a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	e012      	b.n	8006370 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	3301      	adds	r3, #1
 800634e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8006350:	69ba      	ldr	r2, [r7, #24]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	429a      	cmp	r2, r3
 8006356:	f4ff af32 	bcc.w	80061be <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2220      	movs	r2, #32
 800635e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2200      	movs	r2, #0
 8006366:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e000      	b.n	8006370 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800636e:	2302      	movs	r3, #2
  }
}
 8006370:	4618      	mov	r0, r3
 8006372:	3720      	adds	r7, #32
 8006374:	46bd      	mov	sp, r7
 8006376:	bd80      	pop	{r7, pc}
 8006378:	00100002 	.word	0x00100002
 800637c:	ffff0000 	.word	0xffff0000

08006380 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b088      	sub	sp, #32
 8006384:	af02      	add	r7, sp, #8
 8006386:	60f8      	str	r0, [r7, #12]
 8006388:	4608      	mov	r0, r1
 800638a:	4611      	mov	r1, r2
 800638c:	461a      	mov	r2, r3
 800638e:	4603      	mov	r3, r0
 8006390:	817b      	strh	r3, [r7, #10]
 8006392:	460b      	mov	r3, r1
 8006394:	813b      	strh	r3, [r7, #8]
 8006396:	4613      	mov	r3, r2
 8006398:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80063a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80063aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ac:	9300      	str	r3, [sp, #0]
 80063ae:	6a3b      	ldr	r3, [r7, #32]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80063b6:	68f8      	ldr	r0, [r7, #12]
 80063b8:	f000 f960 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 80063bc:	4603      	mov	r3, r0
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d00d      	beq.n	80063de <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063d0:	d103      	bne.n	80063da <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80063d8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80063da:	2303      	movs	r3, #3
 80063dc:	e05f      	b.n	800649e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80063de:	897b      	ldrh	r3, [r7, #10]
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	461a      	mov	r2, r3
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80063ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80063ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f0:	6a3a      	ldr	r2, [r7, #32]
 80063f2:	492d      	ldr	r1, [pc, #180]	@ (80064a8 <I2C_RequestMemoryWrite+0x128>)
 80063f4:	68f8      	ldr	r0, [r7, #12]
 80063f6:	f000 f9bb 	bl	8006770 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d001      	beq.n	8006404 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	e04c      	b.n	800649e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006404:	2300      	movs	r3, #0
 8006406:	617b      	str	r3, [r7, #20]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	695b      	ldr	r3, [r3, #20]
 800640e:	617b      	str	r3, [r7, #20]
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	699b      	ldr	r3, [r3, #24]
 8006416:	617b      	str	r3, [r7, #20]
 8006418:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800641a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800641c:	6a39      	ldr	r1, [r7, #32]
 800641e:	68f8      	ldr	r0, [r7, #12]
 8006420:	f000 fa46 	bl	80068b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006424:	4603      	mov	r3, r0
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00d      	beq.n	8006446 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800642e:	2b04      	cmp	r3, #4
 8006430:	d107      	bne.n	8006442 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681a      	ldr	r2, [r3, #0]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006440:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e02b      	b.n	800649e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006446:	88fb      	ldrh	r3, [r7, #6]
 8006448:	2b01      	cmp	r3, #1
 800644a:	d105      	bne.n	8006458 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800644c:	893b      	ldrh	r3, [r7, #8]
 800644e:	b2da      	uxtb	r2, r3
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	611a      	str	r2, [r3, #16]
 8006456:	e021      	b.n	800649c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006458:	893b      	ldrh	r3, [r7, #8]
 800645a:	0a1b      	lsrs	r3, r3, #8
 800645c:	b29b      	uxth	r3, r3
 800645e:	b2da      	uxtb	r2, r3
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006466:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006468:	6a39      	ldr	r1, [r7, #32]
 800646a:	68f8      	ldr	r0, [r7, #12]
 800646c:	f000 fa20 	bl	80068b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006470:	4603      	mov	r3, r0
 8006472:	2b00      	cmp	r3, #0
 8006474:	d00d      	beq.n	8006492 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800647a:	2b04      	cmp	r3, #4
 800647c:	d107      	bne.n	800648e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800648c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	e005      	b.n	800649e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006492:	893b      	ldrh	r3, [r7, #8]
 8006494:	b2da      	uxtb	r2, r3
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800649c:	2300      	movs	r3, #0
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3718      	adds	r7, #24
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	00010002 	.word	0x00010002

080064ac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b088      	sub	sp, #32
 80064b0:	af02      	add	r7, sp, #8
 80064b2:	60f8      	str	r0, [r7, #12]
 80064b4:	4608      	mov	r0, r1
 80064b6:	4611      	mov	r1, r2
 80064b8:	461a      	mov	r2, r3
 80064ba:	4603      	mov	r3, r0
 80064bc:	817b      	strh	r3, [r7, #10]
 80064be:	460b      	mov	r3, r1
 80064c0:	813b      	strh	r3, [r7, #8]
 80064c2:	4613      	mov	r3, r2
 80064c4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80064d4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80064e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80064e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e8:	9300      	str	r3, [sp, #0]
 80064ea:	6a3b      	ldr	r3, [r7, #32]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80064f2:	68f8      	ldr	r0, [r7, #12]
 80064f4:	f000 f8c2 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d00d      	beq.n	800651a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006508:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800650c:	d103      	bne.n	8006516 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006514:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006516:	2303      	movs	r3, #3
 8006518:	e0aa      	b.n	8006670 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800651a:	897b      	ldrh	r3, [r7, #10]
 800651c:	b2db      	uxtb	r3, r3
 800651e:	461a      	mov	r2, r3
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006528:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800652a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652c:	6a3a      	ldr	r2, [r7, #32]
 800652e:	4952      	ldr	r1, [pc, #328]	@ (8006678 <I2C_RequestMemoryRead+0x1cc>)
 8006530:	68f8      	ldr	r0, [r7, #12]
 8006532:	f000 f91d 	bl	8006770 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d001      	beq.n	8006540 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	e097      	b.n	8006670 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006540:	2300      	movs	r3, #0
 8006542:	617b      	str	r3, [r7, #20]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	695b      	ldr	r3, [r3, #20]
 800654a:	617b      	str	r3, [r7, #20]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	699b      	ldr	r3, [r3, #24]
 8006552:	617b      	str	r3, [r7, #20]
 8006554:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006556:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006558:	6a39      	ldr	r1, [r7, #32]
 800655a:	68f8      	ldr	r0, [r7, #12]
 800655c:	f000 f9a8 	bl	80068b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00d      	beq.n	8006582 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800656a:	2b04      	cmp	r3, #4
 800656c:	d107      	bne.n	800657e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800657c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	e076      	b.n	8006670 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006582:	88fb      	ldrh	r3, [r7, #6]
 8006584:	2b01      	cmp	r3, #1
 8006586:	d105      	bne.n	8006594 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006588:	893b      	ldrh	r3, [r7, #8]
 800658a:	b2da      	uxtb	r2, r3
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	611a      	str	r2, [r3, #16]
 8006592:	e021      	b.n	80065d8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006594:	893b      	ldrh	r3, [r7, #8]
 8006596:	0a1b      	lsrs	r3, r3, #8
 8006598:	b29b      	uxth	r3, r3
 800659a:	b2da      	uxtb	r2, r3
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065a4:	6a39      	ldr	r1, [r7, #32]
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f000 f982 	bl	80068b0 <I2C_WaitOnTXEFlagUntilTimeout>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00d      	beq.n	80065ce <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065b6:	2b04      	cmp	r3, #4
 80065b8:	d107      	bne.n	80065ca <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e050      	b.n	8006670 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80065ce:	893b      	ldrh	r3, [r7, #8]
 80065d0:	b2da      	uxtb	r2, r3
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065da:	6a39      	ldr	r1, [r7, #32]
 80065dc:	68f8      	ldr	r0, [r7, #12]
 80065de:	f000 f967 	bl	80068b0 <I2C_WaitOnTXEFlagUntilTimeout>
 80065e2:	4603      	mov	r3, r0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d00d      	beq.n	8006604 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ec:	2b04      	cmp	r3, #4
 80065ee:	d107      	bne.n	8006600 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681a      	ldr	r2, [r3, #0]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065fe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	e035      	b.n	8006670 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006612:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006616:	9300      	str	r3, [sp, #0]
 8006618:	6a3b      	ldr	r3, [r7, #32]
 800661a:	2200      	movs	r2, #0
 800661c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006620:	68f8      	ldr	r0, [r7, #12]
 8006622:	f000 f82b 	bl	800667c <I2C_WaitOnFlagUntilTimeout>
 8006626:	4603      	mov	r3, r0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d00d      	beq.n	8006648 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006636:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800663a:	d103      	bne.n	8006644 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006642:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006644:	2303      	movs	r3, #3
 8006646:	e013      	b.n	8006670 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006648:	897b      	ldrh	r3, [r7, #10]
 800664a:	b2db      	uxtb	r3, r3
 800664c:	f043 0301 	orr.w	r3, r3, #1
 8006650:	b2da      	uxtb	r2, r3
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800665a:	6a3a      	ldr	r2, [r7, #32]
 800665c:	4906      	ldr	r1, [pc, #24]	@ (8006678 <I2C_RequestMemoryRead+0x1cc>)
 800665e:	68f8      	ldr	r0, [r7, #12]
 8006660:	f000 f886 	bl	8006770 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006664:	4603      	mov	r3, r0
 8006666:	2b00      	cmp	r3, #0
 8006668:	d001      	beq.n	800666e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	e000      	b.n	8006670 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800666e:	2300      	movs	r3, #0
}
 8006670:	4618      	mov	r0, r3
 8006672:	3718      	adds	r7, #24
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}
 8006678:	00010002 	.word	0x00010002

0800667c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b084      	sub	sp, #16
 8006680:	af00      	add	r7, sp, #0
 8006682:	60f8      	str	r0, [r7, #12]
 8006684:	60b9      	str	r1, [r7, #8]
 8006686:	603b      	str	r3, [r7, #0]
 8006688:	4613      	mov	r3, r2
 800668a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800668c:	e048      	b.n	8006720 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006694:	d044      	beq.n	8006720 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006696:	f7fe fd33 	bl	8005100 <HAL_GetTick>
 800669a:	4602      	mov	r2, r0
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	1ad3      	subs	r3, r2, r3
 80066a0:	683a      	ldr	r2, [r7, #0]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d302      	bcc.n	80066ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d139      	bne.n	8006720 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	0c1b      	lsrs	r3, r3, #16
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d10d      	bne.n	80066d2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	695b      	ldr	r3, [r3, #20]
 80066bc:	43da      	mvns	r2, r3
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	4013      	ands	r3, r2
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	bf0c      	ite	eq
 80066c8:	2301      	moveq	r3, #1
 80066ca:	2300      	movne	r3, #0
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	461a      	mov	r2, r3
 80066d0:	e00c      	b.n	80066ec <I2C_WaitOnFlagUntilTimeout+0x70>
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	699b      	ldr	r3, [r3, #24]
 80066d8:	43da      	mvns	r2, r3
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	4013      	ands	r3, r2
 80066de:	b29b      	uxth	r3, r3
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	bf0c      	ite	eq
 80066e4:	2301      	moveq	r3, #1
 80066e6:	2300      	movne	r3, #0
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	461a      	mov	r2, r3
 80066ec:	79fb      	ldrb	r3, [r7, #7]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d116      	bne.n	8006720 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2200      	movs	r2, #0
 80066f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2220      	movs	r2, #32
 80066fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2200      	movs	r2, #0
 8006704:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800670c:	f043 0220 	orr.w	r2, r3, #32
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2200      	movs	r2, #0
 8006718:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e023      	b.n	8006768 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	0c1b      	lsrs	r3, r3, #16
 8006724:	b2db      	uxtb	r3, r3
 8006726:	2b01      	cmp	r3, #1
 8006728:	d10d      	bne.n	8006746 <I2C_WaitOnFlagUntilTimeout+0xca>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	695b      	ldr	r3, [r3, #20]
 8006730:	43da      	mvns	r2, r3
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	4013      	ands	r3, r2
 8006736:	b29b      	uxth	r3, r3
 8006738:	2b00      	cmp	r3, #0
 800673a:	bf0c      	ite	eq
 800673c:	2301      	moveq	r3, #1
 800673e:	2300      	movne	r3, #0
 8006740:	b2db      	uxtb	r3, r3
 8006742:	461a      	mov	r2, r3
 8006744:	e00c      	b.n	8006760 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	699b      	ldr	r3, [r3, #24]
 800674c:	43da      	mvns	r2, r3
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	4013      	ands	r3, r2
 8006752:	b29b      	uxth	r3, r3
 8006754:	2b00      	cmp	r3, #0
 8006756:	bf0c      	ite	eq
 8006758:	2301      	moveq	r3, #1
 800675a:	2300      	movne	r3, #0
 800675c:	b2db      	uxtb	r3, r3
 800675e:	461a      	mov	r2, r3
 8006760:	79fb      	ldrb	r3, [r7, #7]
 8006762:	429a      	cmp	r2, r3
 8006764:	d093      	beq.n	800668e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006766:	2300      	movs	r3, #0
}
 8006768:	4618      	mov	r0, r3
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b084      	sub	sp, #16
 8006774:	af00      	add	r7, sp, #0
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	607a      	str	r2, [r7, #4]
 800677c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800677e:	e071      	b.n	8006864 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	695b      	ldr	r3, [r3, #20]
 8006786:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800678a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800678e:	d123      	bne.n	80067d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800679e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80067a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2200      	movs	r2, #0
 80067ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2220      	movs	r2, #32
 80067b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2200      	movs	r2, #0
 80067bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067c4:	f043 0204 	orr.w	r2, r3, #4
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e067      	b.n	80068a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80067de:	d041      	beq.n	8006864 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067e0:	f7fe fc8e 	bl	8005100 <HAL_GetTick>
 80067e4:	4602      	mov	r2, r0
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	687a      	ldr	r2, [r7, #4]
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d302      	bcc.n	80067f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d136      	bne.n	8006864 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	0c1b      	lsrs	r3, r3, #16
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	2b01      	cmp	r3, #1
 80067fe:	d10c      	bne.n	800681a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	695b      	ldr	r3, [r3, #20]
 8006806:	43da      	mvns	r2, r3
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	4013      	ands	r3, r2
 800680c:	b29b      	uxth	r3, r3
 800680e:	2b00      	cmp	r3, #0
 8006810:	bf14      	ite	ne
 8006812:	2301      	movne	r3, #1
 8006814:	2300      	moveq	r3, #0
 8006816:	b2db      	uxtb	r3, r3
 8006818:	e00b      	b.n	8006832 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	699b      	ldr	r3, [r3, #24]
 8006820:	43da      	mvns	r2, r3
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	4013      	ands	r3, r2
 8006826:	b29b      	uxth	r3, r3
 8006828:	2b00      	cmp	r3, #0
 800682a:	bf14      	ite	ne
 800682c:	2301      	movne	r3, #1
 800682e:	2300      	moveq	r3, #0
 8006830:	b2db      	uxtb	r3, r3
 8006832:	2b00      	cmp	r3, #0
 8006834:	d016      	beq.n	8006864 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2200      	movs	r2, #0
 800683a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2220      	movs	r2, #32
 8006840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2200      	movs	r2, #0
 8006848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006850:	f043 0220 	orr.w	r2, r3, #32
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2200      	movs	r2, #0
 800685c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	e021      	b.n	80068a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	0c1b      	lsrs	r3, r3, #16
 8006868:	b2db      	uxtb	r3, r3
 800686a:	2b01      	cmp	r3, #1
 800686c:	d10c      	bne.n	8006888 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	695b      	ldr	r3, [r3, #20]
 8006874:	43da      	mvns	r2, r3
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	4013      	ands	r3, r2
 800687a:	b29b      	uxth	r3, r3
 800687c:	2b00      	cmp	r3, #0
 800687e:	bf14      	ite	ne
 8006880:	2301      	movne	r3, #1
 8006882:	2300      	moveq	r3, #0
 8006884:	b2db      	uxtb	r3, r3
 8006886:	e00b      	b.n	80068a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	699b      	ldr	r3, [r3, #24]
 800688e:	43da      	mvns	r2, r3
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	4013      	ands	r3, r2
 8006894:	b29b      	uxth	r3, r3
 8006896:	2b00      	cmp	r3, #0
 8006898:	bf14      	ite	ne
 800689a:	2301      	movne	r3, #1
 800689c:	2300      	moveq	r3, #0
 800689e:	b2db      	uxtb	r3, r3
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	f47f af6d 	bne.w	8006780 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80068a6:	2300      	movs	r3, #0
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3710      	adds	r7, #16
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b084      	sub	sp, #16
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	60f8      	str	r0, [r7, #12]
 80068b8:	60b9      	str	r1, [r7, #8]
 80068ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80068bc:	e034      	b.n	8006928 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80068be:	68f8      	ldr	r0, [r7, #12]
 80068c0:	f000 f8e3 	bl	8006a8a <I2C_IsAcknowledgeFailed>
 80068c4:	4603      	mov	r3, r0
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d001      	beq.n	80068ce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	e034      	b.n	8006938 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80068d4:	d028      	beq.n	8006928 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068d6:	f7fe fc13 	bl	8005100 <HAL_GetTick>
 80068da:	4602      	mov	r2, r0
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	68ba      	ldr	r2, [r7, #8]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d302      	bcc.n	80068ec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d11d      	bne.n	8006928 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	695b      	ldr	r3, [r3, #20]
 80068f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068f6:	2b80      	cmp	r3, #128	@ 0x80
 80068f8:	d016      	beq.n	8006928 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2200      	movs	r2, #0
 80068fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2220      	movs	r2, #32
 8006904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2200      	movs	r2, #0
 800690c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006914:	f043 0220 	orr.w	r2, r3, #32
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2200      	movs	r2, #0
 8006920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	e007      	b.n	8006938 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	695b      	ldr	r3, [r3, #20]
 800692e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006932:	2b80      	cmp	r3, #128	@ 0x80
 8006934:	d1c3      	bne.n	80068be <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006936:	2300      	movs	r3, #0
}
 8006938:	4618      	mov	r0, r3
 800693a:	3710      	adds	r7, #16
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b084      	sub	sp, #16
 8006944:	af00      	add	r7, sp, #0
 8006946:	60f8      	str	r0, [r7, #12]
 8006948:	60b9      	str	r1, [r7, #8]
 800694a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800694c:	e034      	b.n	80069b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800694e:	68f8      	ldr	r0, [r7, #12]
 8006950:	f000 f89b 	bl	8006a8a <I2C_IsAcknowledgeFailed>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d001      	beq.n	800695e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e034      	b.n	80069c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006964:	d028      	beq.n	80069b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006966:	f7fe fbcb 	bl	8005100 <HAL_GetTick>
 800696a:	4602      	mov	r2, r0
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	1ad3      	subs	r3, r2, r3
 8006970:	68ba      	ldr	r2, [r7, #8]
 8006972:	429a      	cmp	r2, r3
 8006974:	d302      	bcc.n	800697c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d11d      	bne.n	80069b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	695b      	ldr	r3, [r3, #20]
 8006982:	f003 0304 	and.w	r3, r3, #4
 8006986:	2b04      	cmp	r3, #4
 8006988:	d016      	beq.n	80069b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2200      	movs	r2, #0
 800698e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2220      	movs	r2, #32
 8006994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2200      	movs	r2, #0
 800699c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069a4:	f043 0220 	orr.w	r2, r3, #32
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2200      	movs	r2, #0
 80069b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	e007      	b.n	80069c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	695b      	ldr	r3, [r3, #20]
 80069be:	f003 0304 	and.w	r3, r3, #4
 80069c2:	2b04      	cmp	r3, #4
 80069c4:	d1c3      	bne.n	800694e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80069c6:	2300      	movs	r3, #0
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3710      	adds	r7, #16
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	60f8      	str	r0, [r7, #12]
 80069d8:	60b9      	str	r1, [r7, #8]
 80069da:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80069dc:	e049      	b.n	8006a72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	695b      	ldr	r3, [r3, #20]
 80069e4:	f003 0310 	and.w	r3, r3, #16
 80069e8:	2b10      	cmp	r3, #16
 80069ea:	d119      	bne.n	8006a20 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f06f 0210 	mvn.w	r2, #16
 80069f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2200      	movs	r2, #0
 80069fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2220      	movs	r2, #32
 8006a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2200      	movs	r2, #0
 8006a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e030      	b.n	8006a82 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a20:	f7fe fb6e 	bl	8005100 <HAL_GetTick>
 8006a24:	4602      	mov	r2, r0
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	1ad3      	subs	r3, r2, r3
 8006a2a:	68ba      	ldr	r2, [r7, #8]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d302      	bcc.n	8006a36 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d11d      	bne.n	8006a72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	695b      	ldr	r3, [r3, #20]
 8006a3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a40:	2b40      	cmp	r3, #64	@ 0x40
 8006a42:	d016      	beq.n	8006a72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2200      	movs	r2, #0
 8006a48:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2220      	movs	r2, #32
 8006a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2200      	movs	r2, #0
 8006a56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a5e:	f043 0220 	orr.w	r2, r3, #32
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e007      	b.n	8006a82 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	695b      	ldr	r3, [r3, #20]
 8006a78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a7c:	2b40      	cmp	r3, #64	@ 0x40
 8006a7e:	d1ae      	bne.n	80069de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006a80:	2300      	movs	r3, #0
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	3710      	adds	r7, #16
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}

08006a8a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006a8a:	b480      	push	{r7}
 8006a8c:	b083      	sub	sp, #12
 8006a8e:	af00      	add	r7, sp, #0
 8006a90:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	695b      	ldr	r3, [r3, #20]
 8006a98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006aa0:	d11b      	bne.n	8006ada <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006aaa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2220      	movs	r2, #32
 8006ab6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ac6:	f043 0204 	orr.w	r2, r3, #4
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	e000      	b.n	8006adc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006ada:	2300      	movs	r3, #0
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	370c      	adds	r7, #12
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr

08006ae8 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b083      	sub	sp, #12
 8006aec:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8006aee:	4b06      	ldr	r3, [pc, #24]	@ (8006b08 <HAL_PWR_EnableBkUpAccess+0x20>)
 8006af0:	2201      	movs	r2, #1
 8006af2:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8006af4:	4b05      	ldr	r3, [pc, #20]	@ (8006b0c <HAL_PWR_EnableBkUpAccess+0x24>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8006afa:	687b      	ldr	r3, [r7, #4]
}
 8006afc:	bf00      	nop
 8006afe:	370c      	adds	r7, #12
 8006b00:	46bd      	mov	sp, r7
 8006b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b06:	4770      	bx	lr
 8006b08:	420e0020 	.word	0x420e0020
 8006b0c:	40007000 	.word	0x40007000

08006b10 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b083      	sub	sp, #12
 8006b14:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8006b16:	4b06      	ldr	r3, [pc, #24]	@ (8006b30 <HAL_PWR_DisableBkUpAccess+0x20>)
 8006b18:	2200      	movs	r2, #0
 8006b1a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8006b1c:	4b05      	ldr	r3, [pc, #20]	@ (8006b34 <HAL_PWR_DisableBkUpAccess+0x24>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8006b22:	687b      	ldr	r3, [r7, #4]
}
 8006b24:	bf00      	nop
 8006b26:	370c      	adds	r7, #12
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr
 8006b30:	420e0020 	.word	0x420e0020
 8006b34:	40007000 	.word	0x40007000

08006b38 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b086      	sub	sp, #24
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d101      	bne.n	8006b4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	e267      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f003 0301 	and.w	r3, r3, #1
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d075      	beq.n	8006c42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006b56:	4b88      	ldr	r3, [pc, #544]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006b58:	689b      	ldr	r3, [r3, #8]
 8006b5a:	f003 030c 	and.w	r3, r3, #12
 8006b5e:	2b04      	cmp	r3, #4
 8006b60:	d00c      	beq.n	8006b7c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b62:	4b85      	ldr	r3, [pc, #532]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006b6a:	2b08      	cmp	r3, #8
 8006b6c:	d112      	bne.n	8006b94 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b6e:	4b82      	ldr	r3, [pc, #520]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b76:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006b7a:	d10b      	bne.n	8006b94 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b7c:	4b7e      	ldr	r3, [pc, #504]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d05b      	beq.n	8006c40 <HAL_RCC_OscConfig+0x108>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d157      	bne.n	8006c40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	e242      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b9c:	d106      	bne.n	8006bac <HAL_RCC_OscConfig+0x74>
 8006b9e:	4b76      	ldr	r3, [pc, #472]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a75      	ldr	r2, [pc, #468]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006ba4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ba8:	6013      	str	r3, [r2, #0]
 8006baa:	e01d      	b.n	8006be8 <HAL_RCC_OscConfig+0xb0>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006bb4:	d10c      	bne.n	8006bd0 <HAL_RCC_OscConfig+0x98>
 8006bb6:	4b70      	ldr	r3, [pc, #448]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a6f      	ldr	r2, [pc, #444]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006bbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006bc0:	6013      	str	r3, [r2, #0]
 8006bc2:	4b6d      	ldr	r3, [pc, #436]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a6c      	ldr	r2, [pc, #432]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006bc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bcc:	6013      	str	r3, [r2, #0]
 8006bce:	e00b      	b.n	8006be8 <HAL_RCC_OscConfig+0xb0>
 8006bd0:	4b69      	ldr	r3, [pc, #420]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a68      	ldr	r2, [pc, #416]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006bd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bda:	6013      	str	r3, [r2, #0]
 8006bdc:	4b66      	ldr	r3, [pc, #408]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a65      	ldr	r2, [pc, #404]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006be2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006be6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d013      	beq.n	8006c18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bf0:	f7fe fa86 	bl	8005100 <HAL_GetTick>
 8006bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bf6:	e008      	b.n	8006c0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006bf8:	f7fe fa82 	bl	8005100 <HAL_GetTick>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	2b64      	cmp	r3, #100	@ 0x64
 8006c04:	d901      	bls.n	8006c0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006c06:	2303      	movs	r3, #3
 8006c08:	e207      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c0a:	4b5b      	ldr	r3, [pc, #364]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d0f0      	beq.n	8006bf8 <HAL_RCC_OscConfig+0xc0>
 8006c16:	e014      	b.n	8006c42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c18:	f7fe fa72 	bl	8005100 <HAL_GetTick>
 8006c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c1e:	e008      	b.n	8006c32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c20:	f7fe fa6e 	bl	8005100 <HAL_GetTick>
 8006c24:	4602      	mov	r2, r0
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	1ad3      	subs	r3, r2, r3
 8006c2a:	2b64      	cmp	r3, #100	@ 0x64
 8006c2c:	d901      	bls.n	8006c32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006c2e:	2303      	movs	r3, #3
 8006c30:	e1f3      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c32:	4b51      	ldr	r3, [pc, #324]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d1f0      	bne.n	8006c20 <HAL_RCC_OscConfig+0xe8>
 8006c3e:	e000      	b.n	8006c42 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f003 0302 	and.w	r3, r3, #2
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d063      	beq.n	8006d16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006c4e:	4b4a      	ldr	r3, [pc, #296]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	f003 030c 	and.w	r3, r3, #12
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d00b      	beq.n	8006c72 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c5a:	4b47      	ldr	r3, [pc, #284]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006c62:	2b08      	cmp	r3, #8
 8006c64:	d11c      	bne.n	8006ca0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c66:	4b44      	ldr	r3, [pc, #272]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d116      	bne.n	8006ca0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c72:	4b41      	ldr	r3, [pc, #260]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f003 0302 	and.w	r3, r3, #2
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d005      	beq.n	8006c8a <HAL_RCC_OscConfig+0x152>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	68db      	ldr	r3, [r3, #12]
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d001      	beq.n	8006c8a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	e1c7      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c8a:	4b3b      	ldr	r3, [pc, #236]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	691b      	ldr	r3, [r3, #16]
 8006c96:	00db      	lsls	r3, r3, #3
 8006c98:	4937      	ldr	r1, [pc, #220]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c9e:	e03a      	b.n	8006d16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	68db      	ldr	r3, [r3, #12]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d020      	beq.n	8006cea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ca8:	4b34      	ldr	r3, [pc, #208]	@ (8006d7c <HAL_RCC_OscConfig+0x244>)
 8006caa:	2201      	movs	r2, #1
 8006cac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cae:	f7fe fa27 	bl	8005100 <HAL_GetTick>
 8006cb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cb4:	e008      	b.n	8006cc8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006cb6:	f7fe fa23 	bl	8005100 <HAL_GetTick>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	1ad3      	subs	r3, r2, r3
 8006cc0:	2b02      	cmp	r3, #2
 8006cc2:	d901      	bls.n	8006cc8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006cc4:	2303      	movs	r3, #3
 8006cc6:	e1a8      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cc8:	4b2b      	ldr	r3, [pc, #172]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f003 0302 	and.w	r3, r3, #2
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d0f0      	beq.n	8006cb6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cd4:	4b28      	ldr	r3, [pc, #160]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	691b      	ldr	r3, [r3, #16]
 8006ce0:	00db      	lsls	r3, r3, #3
 8006ce2:	4925      	ldr	r1, [pc, #148]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	600b      	str	r3, [r1, #0]
 8006ce8:	e015      	b.n	8006d16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006cea:	4b24      	ldr	r3, [pc, #144]	@ (8006d7c <HAL_RCC_OscConfig+0x244>)
 8006cec:	2200      	movs	r2, #0
 8006cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cf0:	f7fe fa06 	bl	8005100 <HAL_GetTick>
 8006cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cf6:	e008      	b.n	8006d0a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006cf8:	f7fe fa02 	bl	8005100 <HAL_GetTick>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	2b02      	cmp	r3, #2
 8006d04:	d901      	bls.n	8006d0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006d06:	2303      	movs	r3, #3
 8006d08:	e187      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d0a:	4b1b      	ldr	r3, [pc, #108]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 0302 	and.w	r3, r3, #2
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d1f0      	bne.n	8006cf8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f003 0308 	and.w	r3, r3, #8
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d036      	beq.n	8006d90 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	695b      	ldr	r3, [r3, #20]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d016      	beq.n	8006d58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d2a:	4b15      	ldr	r3, [pc, #84]	@ (8006d80 <HAL_RCC_OscConfig+0x248>)
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d30:	f7fe f9e6 	bl	8005100 <HAL_GetTick>
 8006d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d36:	e008      	b.n	8006d4a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d38:	f7fe f9e2 	bl	8005100 <HAL_GetTick>
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	1ad3      	subs	r3, r2, r3
 8006d42:	2b02      	cmp	r3, #2
 8006d44:	d901      	bls.n	8006d4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006d46:	2303      	movs	r3, #3
 8006d48:	e167      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8006d78 <HAL_RCC_OscConfig+0x240>)
 8006d4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d4e:	f003 0302 	and.w	r3, r3, #2
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d0f0      	beq.n	8006d38 <HAL_RCC_OscConfig+0x200>
 8006d56:	e01b      	b.n	8006d90 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d58:	4b09      	ldr	r3, [pc, #36]	@ (8006d80 <HAL_RCC_OscConfig+0x248>)
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d5e:	f7fe f9cf 	bl	8005100 <HAL_GetTick>
 8006d62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d64:	e00e      	b.n	8006d84 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d66:	f7fe f9cb 	bl	8005100 <HAL_GetTick>
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	1ad3      	subs	r3, r2, r3
 8006d70:	2b02      	cmp	r3, #2
 8006d72:	d907      	bls.n	8006d84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006d74:	2303      	movs	r3, #3
 8006d76:	e150      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
 8006d78:	40023800 	.word	0x40023800
 8006d7c:	42470000 	.word	0x42470000
 8006d80:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d84:	4b88      	ldr	r3, [pc, #544]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006d86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d88:	f003 0302 	and.w	r3, r3, #2
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d1ea      	bne.n	8006d66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f003 0304 	and.w	r3, r3, #4
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	f000 8097 	beq.w	8006ecc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006da2:	4b81      	ldr	r3, [pc, #516]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006da6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d10f      	bne.n	8006dce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006dae:	2300      	movs	r3, #0
 8006db0:	60bb      	str	r3, [r7, #8]
 8006db2:	4b7d      	ldr	r3, [pc, #500]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006db6:	4a7c      	ldr	r2, [pc, #496]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006db8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8006dbe:	4b7a      	ldr	r3, [pc, #488]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006dc6:	60bb      	str	r3, [r7, #8]
 8006dc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dce:	4b77      	ldr	r3, [pc, #476]	@ (8006fac <HAL_RCC_OscConfig+0x474>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d118      	bne.n	8006e0c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006dda:	4b74      	ldr	r3, [pc, #464]	@ (8006fac <HAL_RCC_OscConfig+0x474>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a73      	ldr	r2, [pc, #460]	@ (8006fac <HAL_RCC_OscConfig+0x474>)
 8006de0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006de4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006de6:	f7fe f98b 	bl	8005100 <HAL_GetTick>
 8006dea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dec:	e008      	b.n	8006e00 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006dee:	f7fe f987 	bl	8005100 <HAL_GetTick>
 8006df2:	4602      	mov	r2, r0
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	1ad3      	subs	r3, r2, r3
 8006df8:	2b02      	cmp	r3, #2
 8006dfa:	d901      	bls.n	8006e00 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006dfc:	2303      	movs	r3, #3
 8006dfe:	e10c      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e00:	4b6a      	ldr	r3, [pc, #424]	@ (8006fac <HAL_RCC_OscConfig+0x474>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d0f0      	beq.n	8006dee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d106      	bne.n	8006e22 <HAL_RCC_OscConfig+0x2ea>
 8006e14:	4b64      	ldr	r3, [pc, #400]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e18:	4a63      	ldr	r2, [pc, #396]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006e1a:	f043 0301 	orr.w	r3, r3, #1
 8006e1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e20:	e01c      	b.n	8006e5c <HAL_RCC_OscConfig+0x324>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	2b05      	cmp	r3, #5
 8006e28:	d10c      	bne.n	8006e44 <HAL_RCC_OscConfig+0x30c>
 8006e2a:	4b5f      	ldr	r3, [pc, #380]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e2e:	4a5e      	ldr	r2, [pc, #376]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006e30:	f043 0304 	orr.w	r3, r3, #4
 8006e34:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e36:	4b5c      	ldr	r3, [pc, #368]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e3a:	4a5b      	ldr	r2, [pc, #364]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006e3c:	f043 0301 	orr.w	r3, r3, #1
 8006e40:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e42:	e00b      	b.n	8006e5c <HAL_RCC_OscConfig+0x324>
 8006e44:	4b58      	ldr	r3, [pc, #352]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006e46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e48:	4a57      	ldr	r2, [pc, #348]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006e4a:	f023 0301 	bic.w	r3, r3, #1
 8006e4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e50:	4b55      	ldr	r3, [pc, #340]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e54:	4a54      	ldr	r2, [pc, #336]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006e56:	f023 0304 	bic.w	r3, r3, #4
 8006e5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d015      	beq.n	8006e90 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e64:	f7fe f94c 	bl	8005100 <HAL_GetTick>
 8006e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e6a:	e00a      	b.n	8006e82 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e6c:	f7fe f948 	bl	8005100 <HAL_GetTick>
 8006e70:	4602      	mov	r2, r0
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	1ad3      	subs	r3, r2, r3
 8006e76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d901      	bls.n	8006e82 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006e7e:	2303      	movs	r3, #3
 8006e80:	e0cb      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e82:	4b49      	ldr	r3, [pc, #292]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006e84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e86:	f003 0302 	and.w	r3, r3, #2
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d0ee      	beq.n	8006e6c <HAL_RCC_OscConfig+0x334>
 8006e8e:	e014      	b.n	8006eba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e90:	f7fe f936 	bl	8005100 <HAL_GetTick>
 8006e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e96:	e00a      	b.n	8006eae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e98:	f7fe f932 	bl	8005100 <HAL_GetTick>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	1ad3      	subs	r3, r2, r3
 8006ea2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d901      	bls.n	8006eae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e0b5      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006eae:	4b3e      	ldr	r3, [pc, #248]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006eb2:	f003 0302 	and.w	r3, r3, #2
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d1ee      	bne.n	8006e98 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006eba:	7dfb      	ldrb	r3, [r7, #23]
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d105      	bne.n	8006ecc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ec0:	4b39      	ldr	r3, [pc, #228]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ec4:	4a38      	ldr	r2, [pc, #224]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006ec6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006eca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	699b      	ldr	r3, [r3, #24]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	f000 80a1 	beq.w	8007018 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006ed6:	4b34      	ldr	r3, [pc, #208]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	f003 030c 	and.w	r3, r3, #12
 8006ede:	2b08      	cmp	r3, #8
 8006ee0:	d05c      	beq.n	8006f9c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	699b      	ldr	r3, [r3, #24]
 8006ee6:	2b02      	cmp	r3, #2
 8006ee8:	d141      	bne.n	8006f6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006eea:	4b31      	ldr	r3, [pc, #196]	@ (8006fb0 <HAL_RCC_OscConfig+0x478>)
 8006eec:	2200      	movs	r2, #0
 8006eee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ef0:	f7fe f906 	bl	8005100 <HAL_GetTick>
 8006ef4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ef6:	e008      	b.n	8006f0a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ef8:	f7fe f902 	bl	8005100 <HAL_GetTick>
 8006efc:	4602      	mov	r2, r0
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	1ad3      	subs	r3, r2, r3
 8006f02:	2b02      	cmp	r3, #2
 8006f04:	d901      	bls.n	8006f0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006f06:	2303      	movs	r3, #3
 8006f08:	e087      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f0a:	4b27      	ldr	r3, [pc, #156]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d1f0      	bne.n	8006ef8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	69da      	ldr	r2, [r3, #28]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a1b      	ldr	r3, [r3, #32]
 8006f1e:	431a      	orrs	r2, r3
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f24:	019b      	lsls	r3, r3, #6
 8006f26:	431a      	orrs	r2, r3
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f2c:	085b      	lsrs	r3, r3, #1
 8006f2e:	3b01      	subs	r3, #1
 8006f30:	041b      	lsls	r3, r3, #16
 8006f32:	431a      	orrs	r2, r3
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f38:	061b      	lsls	r3, r3, #24
 8006f3a:	491b      	ldr	r1, [pc, #108]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006f40:	4b1b      	ldr	r3, [pc, #108]	@ (8006fb0 <HAL_RCC_OscConfig+0x478>)
 8006f42:	2201      	movs	r2, #1
 8006f44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f46:	f7fe f8db 	bl	8005100 <HAL_GetTick>
 8006f4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f4c:	e008      	b.n	8006f60 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f4e:	f7fe f8d7 	bl	8005100 <HAL_GetTick>
 8006f52:	4602      	mov	r2, r0
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	1ad3      	subs	r3, r2, r3
 8006f58:	2b02      	cmp	r3, #2
 8006f5a:	d901      	bls.n	8006f60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006f5c:	2303      	movs	r3, #3
 8006f5e:	e05c      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f60:	4b11      	ldr	r3, [pc, #68]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d0f0      	beq.n	8006f4e <HAL_RCC_OscConfig+0x416>
 8006f6c:	e054      	b.n	8007018 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f6e:	4b10      	ldr	r3, [pc, #64]	@ (8006fb0 <HAL_RCC_OscConfig+0x478>)
 8006f70:	2200      	movs	r2, #0
 8006f72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f74:	f7fe f8c4 	bl	8005100 <HAL_GetTick>
 8006f78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f7a:	e008      	b.n	8006f8e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f7c:	f7fe f8c0 	bl	8005100 <HAL_GetTick>
 8006f80:	4602      	mov	r2, r0
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	2b02      	cmp	r3, #2
 8006f88:	d901      	bls.n	8006f8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	e045      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f8e:	4b06      	ldr	r3, [pc, #24]	@ (8006fa8 <HAL_RCC_OscConfig+0x470>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d1f0      	bne.n	8006f7c <HAL_RCC_OscConfig+0x444>
 8006f9a:	e03d      	b.n	8007018 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	699b      	ldr	r3, [r3, #24]
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	d107      	bne.n	8006fb4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e038      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
 8006fa8:	40023800 	.word	0x40023800
 8006fac:	40007000 	.word	0x40007000
 8006fb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8007024 <HAL_RCC_OscConfig+0x4ec>)
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	699b      	ldr	r3, [r3, #24]
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	d028      	beq.n	8007014 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d121      	bne.n	8007014 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d11a      	bne.n	8007014 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006fde:	68fa      	ldr	r2, [r7, #12]
 8006fe0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006fe4:	4013      	ands	r3, r2
 8006fe6:	687a      	ldr	r2, [r7, #4]
 8006fe8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006fea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d111      	bne.n	8007014 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ffa:	085b      	lsrs	r3, r3, #1
 8006ffc:	3b01      	subs	r3, #1
 8006ffe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007000:	429a      	cmp	r2, r3
 8007002:	d107      	bne.n	8007014 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800700e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007010:	429a      	cmp	r2, r3
 8007012:	d001      	beq.n	8007018 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	e000      	b.n	800701a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007018:	2300      	movs	r3, #0
}
 800701a:	4618      	mov	r0, r3
 800701c:	3718      	adds	r7, #24
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	40023800 	.word	0x40023800

08007028 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b084      	sub	sp, #16
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
 8007030:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d101      	bne.n	800703c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	e0cc      	b.n	80071d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800703c:	4b68      	ldr	r3, [pc, #416]	@ (80071e0 <HAL_RCC_ClockConfig+0x1b8>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f003 0307 	and.w	r3, r3, #7
 8007044:	683a      	ldr	r2, [r7, #0]
 8007046:	429a      	cmp	r2, r3
 8007048:	d90c      	bls.n	8007064 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800704a:	4b65      	ldr	r3, [pc, #404]	@ (80071e0 <HAL_RCC_ClockConfig+0x1b8>)
 800704c:	683a      	ldr	r2, [r7, #0]
 800704e:	b2d2      	uxtb	r2, r2
 8007050:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007052:	4b63      	ldr	r3, [pc, #396]	@ (80071e0 <HAL_RCC_ClockConfig+0x1b8>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f003 0307 	and.w	r3, r3, #7
 800705a:	683a      	ldr	r2, [r7, #0]
 800705c:	429a      	cmp	r2, r3
 800705e:	d001      	beq.n	8007064 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	e0b8      	b.n	80071d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f003 0302 	and.w	r3, r3, #2
 800706c:	2b00      	cmp	r3, #0
 800706e:	d020      	beq.n	80070b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f003 0304 	and.w	r3, r3, #4
 8007078:	2b00      	cmp	r3, #0
 800707a:	d005      	beq.n	8007088 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800707c:	4b59      	ldr	r3, [pc, #356]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	4a58      	ldr	r2, [pc, #352]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 8007082:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007086:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f003 0308 	and.w	r3, r3, #8
 8007090:	2b00      	cmp	r3, #0
 8007092:	d005      	beq.n	80070a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007094:	4b53      	ldr	r3, [pc, #332]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	4a52      	ldr	r2, [pc, #328]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 800709a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800709e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80070a0:	4b50      	ldr	r3, [pc, #320]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	494d      	ldr	r1, [pc, #308]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 80070ae:	4313      	orrs	r3, r2
 80070b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f003 0301 	and.w	r3, r3, #1
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d044      	beq.n	8007148 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d107      	bne.n	80070d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070c6:	4b47      	ldr	r3, [pc, #284]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d119      	bne.n	8007106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	e07f      	b.n	80071d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	685b      	ldr	r3, [r3, #4]
 80070da:	2b02      	cmp	r3, #2
 80070dc:	d003      	beq.n	80070e6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80070e2:	2b03      	cmp	r3, #3
 80070e4:	d107      	bne.n	80070f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070e6:	4b3f      	ldr	r3, [pc, #252]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d109      	bne.n	8007106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	e06f      	b.n	80071d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070f6:	4b3b      	ldr	r3, [pc, #236]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f003 0302 	and.w	r3, r3, #2
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d101      	bne.n	8007106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e067      	b.n	80071d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007106:	4b37      	ldr	r3, [pc, #220]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	f023 0203 	bic.w	r2, r3, #3
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	4934      	ldr	r1, [pc, #208]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 8007114:	4313      	orrs	r3, r2
 8007116:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007118:	f7fd fff2 	bl	8005100 <HAL_GetTick>
 800711c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800711e:	e00a      	b.n	8007136 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007120:	f7fd ffee 	bl	8005100 <HAL_GetTick>
 8007124:	4602      	mov	r2, r0
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	1ad3      	subs	r3, r2, r3
 800712a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800712e:	4293      	cmp	r3, r2
 8007130:	d901      	bls.n	8007136 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007132:	2303      	movs	r3, #3
 8007134:	e04f      	b.n	80071d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007136:	4b2b      	ldr	r3, [pc, #172]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	f003 020c 	and.w	r2, r3, #12
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	009b      	lsls	r3, r3, #2
 8007144:	429a      	cmp	r2, r3
 8007146:	d1eb      	bne.n	8007120 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007148:	4b25      	ldr	r3, [pc, #148]	@ (80071e0 <HAL_RCC_ClockConfig+0x1b8>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 0307 	and.w	r3, r3, #7
 8007150:	683a      	ldr	r2, [r7, #0]
 8007152:	429a      	cmp	r2, r3
 8007154:	d20c      	bcs.n	8007170 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007156:	4b22      	ldr	r3, [pc, #136]	@ (80071e0 <HAL_RCC_ClockConfig+0x1b8>)
 8007158:	683a      	ldr	r2, [r7, #0]
 800715a:	b2d2      	uxtb	r2, r2
 800715c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800715e:	4b20      	ldr	r3, [pc, #128]	@ (80071e0 <HAL_RCC_ClockConfig+0x1b8>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f003 0307 	and.w	r3, r3, #7
 8007166:	683a      	ldr	r2, [r7, #0]
 8007168:	429a      	cmp	r2, r3
 800716a:	d001      	beq.n	8007170 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	e032      	b.n	80071d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f003 0304 	and.w	r3, r3, #4
 8007178:	2b00      	cmp	r3, #0
 800717a:	d008      	beq.n	800718e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800717c:	4b19      	ldr	r3, [pc, #100]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	4916      	ldr	r1, [pc, #88]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 800718a:	4313      	orrs	r3, r2
 800718c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f003 0308 	and.w	r3, r3, #8
 8007196:	2b00      	cmp	r3, #0
 8007198:	d009      	beq.n	80071ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800719a:	4b12      	ldr	r3, [pc, #72]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	691b      	ldr	r3, [r3, #16]
 80071a6:	00db      	lsls	r3, r3, #3
 80071a8:	490e      	ldr	r1, [pc, #56]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 80071aa:	4313      	orrs	r3, r2
 80071ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80071ae:	f000 f821 	bl	80071f4 <HAL_RCC_GetSysClockFreq>
 80071b2:	4602      	mov	r2, r0
 80071b4:	4b0b      	ldr	r3, [pc, #44]	@ (80071e4 <HAL_RCC_ClockConfig+0x1bc>)
 80071b6:	689b      	ldr	r3, [r3, #8]
 80071b8:	091b      	lsrs	r3, r3, #4
 80071ba:	f003 030f 	and.w	r3, r3, #15
 80071be:	490a      	ldr	r1, [pc, #40]	@ (80071e8 <HAL_RCC_ClockConfig+0x1c0>)
 80071c0:	5ccb      	ldrb	r3, [r1, r3]
 80071c2:	fa22 f303 	lsr.w	r3, r2, r3
 80071c6:	4a09      	ldr	r2, [pc, #36]	@ (80071ec <HAL_RCC_ClockConfig+0x1c4>)
 80071c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80071ca:	4b09      	ldr	r3, [pc, #36]	@ (80071f0 <HAL_RCC_ClockConfig+0x1c8>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4618      	mov	r0, r3
 80071d0:	f7fd ff52 	bl	8005078 <HAL_InitTick>

  return HAL_OK;
 80071d4:	2300      	movs	r3, #0
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3710      	adds	r7, #16
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}
 80071de:	bf00      	nop
 80071e0:	40023c00 	.word	0x40023c00
 80071e4:	40023800 	.word	0x40023800
 80071e8:	08011538 	.word	0x08011538
 80071ec:	20000018 	.word	0x20000018
 80071f0:	2000001c 	.word	0x2000001c

080071f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071f8:	b090      	sub	sp, #64	@ 0x40
 80071fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80071fc:	2300      	movs	r3, #0
 80071fe:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007200:	2300      	movs	r3, #0
 8007202:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007204:	2300      	movs	r3, #0
 8007206:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007208:	2300      	movs	r3, #0
 800720a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800720c:	4b59      	ldr	r3, [pc, #356]	@ (8007374 <HAL_RCC_GetSysClockFreq+0x180>)
 800720e:	689b      	ldr	r3, [r3, #8]
 8007210:	f003 030c 	and.w	r3, r3, #12
 8007214:	2b08      	cmp	r3, #8
 8007216:	d00d      	beq.n	8007234 <HAL_RCC_GetSysClockFreq+0x40>
 8007218:	2b08      	cmp	r3, #8
 800721a:	f200 80a1 	bhi.w	8007360 <HAL_RCC_GetSysClockFreq+0x16c>
 800721e:	2b00      	cmp	r3, #0
 8007220:	d002      	beq.n	8007228 <HAL_RCC_GetSysClockFreq+0x34>
 8007222:	2b04      	cmp	r3, #4
 8007224:	d003      	beq.n	800722e <HAL_RCC_GetSysClockFreq+0x3a>
 8007226:	e09b      	b.n	8007360 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007228:	4b53      	ldr	r3, [pc, #332]	@ (8007378 <HAL_RCC_GetSysClockFreq+0x184>)
 800722a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800722c:	e09b      	b.n	8007366 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800722e:	4b53      	ldr	r3, [pc, #332]	@ (800737c <HAL_RCC_GetSysClockFreq+0x188>)
 8007230:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007232:	e098      	b.n	8007366 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007234:	4b4f      	ldr	r3, [pc, #316]	@ (8007374 <HAL_RCC_GetSysClockFreq+0x180>)
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800723c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800723e:	4b4d      	ldr	r3, [pc, #308]	@ (8007374 <HAL_RCC_GetSysClockFreq+0x180>)
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007246:	2b00      	cmp	r3, #0
 8007248:	d028      	beq.n	800729c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800724a:	4b4a      	ldr	r3, [pc, #296]	@ (8007374 <HAL_RCC_GetSysClockFreq+0x180>)
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	099b      	lsrs	r3, r3, #6
 8007250:	2200      	movs	r2, #0
 8007252:	623b      	str	r3, [r7, #32]
 8007254:	627a      	str	r2, [r7, #36]	@ 0x24
 8007256:	6a3b      	ldr	r3, [r7, #32]
 8007258:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800725c:	2100      	movs	r1, #0
 800725e:	4b47      	ldr	r3, [pc, #284]	@ (800737c <HAL_RCC_GetSysClockFreq+0x188>)
 8007260:	fb03 f201 	mul.w	r2, r3, r1
 8007264:	2300      	movs	r3, #0
 8007266:	fb00 f303 	mul.w	r3, r0, r3
 800726a:	4413      	add	r3, r2
 800726c:	4a43      	ldr	r2, [pc, #268]	@ (800737c <HAL_RCC_GetSysClockFreq+0x188>)
 800726e:	fba0 1202 	umull	r1, r2, r0, r2
 8007272:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007274:	460a      	mov	r2, r1
 8007276:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007278:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800727a:	4413      	add	r3, r2
 800727c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800727e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007280:	2200      	movs	r2, #0
 8007282:	61bb      	str	r3, [r7, #24]
 8007284:	61fa      	str	r2, [r7, #28]
 8007286:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800728a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800728e:	f7f9 fc8b 	bl	8000ba8 <__aeabi_uldivmod>
 8007292:	4602      	mov	r2, r0
 8007294:	460b      	mov	r3, r1
 8007296:	4613      	mov	r3, r2
 8007298:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800729a:	e053      	b.n	8007344 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800729c:	4b35      	ldr	r3, [pc, #212]	@ (8007374 <HAL_RCC_GetSysClockFreq+0x180>)
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	099b      	lsrs	r3, r3, #6
 80072a2:	2200      	movs	r2, #0
 80072a4:	613b      	str	r3, [r7, #16]
 80072a6:	617a      	str	r2, [r7, #20]
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80072ae:	f04f 0b00 	mov.w	fp, #0
 80072b2:	4652      	mov	r2, sl
 80072b4:	465b      	mov	r3, fp
 80072b6:	f04f 0000 	mov.w	r0, #0
 80072ba:	f04f 0100 	mov.w	r1, #0
 80072be:	0159      	lsls	r1, r3, #5
 80072c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80072c4:	0150      	lsls	r0, r2, #5
 80072c6:	4602      	mov	r2, r0
 80072c8:	460b      	mov	r3, r1
 80072ca:	ebb2 080a 	subs.w	r8, r2, sl
 80072ce:	eb63 090b 	sbc.w	r9, r3, fp
 80072d2:	f04f 0200 	mov.w	r2, #0
 80072d6:	f04f 0300 	mov.w	r3, #0
 80072da:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80072de:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80072e2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80072e6:	ebb2 0408 	subs.w	r4, r2, r8
 80072ea:	eb63 0509 	sbc.w	r5, r3, r9
 80072ee:	f04f 0200 	mov.w	r2, #0
 80072f2:	f04f 0300 	mov.w	r3, #0
 80072f6:	00eb      	lsls	r3, r5, #3
 80072f8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80072fc:	00e2      	lsls	r2, r4, #3
 80072fe:	4614      	mov	r4, r2
 8007300:	461d      	mov	r5, r3
 8007302:	eb14 030a 	adds.w	r3, r4, sl
 8007306:	603b      	str	r3, [r7, #0]
 8007308:	eb45 030b 	adc.w	r3, r5, fp
 800730c:	607b      	str	r3, [r7, #4]
 800730e:	f04f 0200 	mov.w	r2, #0
 8007312:	f04f 0300 	mov.w	r3, #0
 8007316:	e9d7 4500 	ldrd	r4, r5, [r7]
 800731a:	4629      	mov	r1, r5
 800731c:	028b      	lsls	r3, r1, #10
 800731e:	4621      	mov	r1, r4
 8007320:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007324:	4621      	mov	r1, r4
 8007326:	028a      	lsls	r2, r1, #10
 8007328:	4610      	mov	r0, r2
 800732a:	4619      	mov	r1, r3
 800732c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800732e:	2200      	movs	r2, #0
 8007330:	60bb      	str	r3, [r7, #8]
 8007332:	60fa      	str	r2, [r7, #12]
 8007334:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007338:	f7f9 fc36 	bl	8000ba8 <__aeabi_uldivmod>
 800733c:	4602      	mov	r2, r0
 800733e:	460b      	mov	r3, r1
 8007340:	4613      	mov	r3, r2
 8007342:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007344:	4b0b      	ldr	r3, [pc, #44]	@ (8007374 <HAL_RCC_GetSysClockFreq+0x180>)
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	0c1b      	lsrs	r3, r3, #16
 800734a:	f003 0303 	and.w	r3, r3, #3
 800734e:	3301      	adds	r3, #1
 8007350:	005b      	lsls	r3, r3, #1
 8007352:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007354:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007358:	fbb2 f3f3 	udiv	r3, r2, r3
 800735c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800735e:	e002      	b.n	8007366 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007360:	4b05      	ldr	r3, [pc, #20]	@ (8007378 <HAL_RCC_GetSysClockFreq+0x184>)
 8007362:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007364:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007368:	4618      	mov	r0, r3
 800736a:	3740      	adds	r7, #64	@ 0x40
 800736c:	46bd      	mov	sp, r7
 800736e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007372:	bf00      	nop
 8007374:	40023800 	.word	0x40023800
 8007378:	00f42400 	.word	0x00f42400
 800737c:	017d7840 	.word	0x017d7840

08007380 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007380:	b480      	push	{r7}
 8007382:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007384:	4b03      	ldr	r3, [pc, #12]	@ (8007394 <HAL_RCC_GetHCLKFreq+0x14>)
 8007386:	681b      	ldr	r3, [r3, #0]
}
 8007388:	4618      	mov	r0, r3
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr
 8007392:	bf00      	nop
 8007394:	20000018 	.word	0x20000018

08007398 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800739c:	f7ff fff0 	bl	8007380 <HAL_RCC_GetHCLKFreq>
 80073a0:	4602      	mov	r2, r0
 80073a2:	4b05      	ldr	r3, [pc, #20]	@ (80073b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	0a9b      	lsrs	r3, r3, #10
 80073a8:	f003 0307 	and.w	r3, r3, #7
 80073ac:	4903      	ldr	r1, [pc, #12]	@ (80073bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80073ae:	5ccb      	ldrb	r3, [r1, r3]
 80073b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	bd80      	pop	{r7, pc}
 80073b8:	40023800 	.word	0x40023800
 80073bc:	08011548 	.word	0x08011548

080073c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80073c4:	f7ff ffdc 	bl	8007380 <HAL_RCC_GetHCLKFreq>
 80073c8:	4602      	mov	r2, r0
 80073ca:	4b05      	ldr	r3, [pc, #20]	@ (80073e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80073cc:	689b      	ldr	r3, [r3, #8]
 80073ce:	0b5b      	lsrs	r3, r3, #13
 80073d0:	f003 0307 	and.w	r3, r3, #7
 80073d4:	4903      	ldr	r1, [pc, #12]	@ (80073e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80073d6:	5ccb      	ldrb	r3, [r1, r3]
 80073d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80073dc:	4618      	mov	r0, r3
 80073de:	bd80      	pop	{r7, pc}
 80073e0:	40023800 	.word	0x40023800
 80073e4:	08011548 	.word	0x08011548

080073e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b082      	sub	sp, #8
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d101      	bne.n	80073fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80073f6:	2301      	movs	r3, #1
 80073f8:	e041      	b.n	800747e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007400:	b2db      	uxtb	r3, r3
 8007402:	2b00      	cmp	r3, #0
 8007404:	d106      	bne.n	8007414 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2200      	movs	r2, #0
 800740a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f7fd fb22 	bl	8004a58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2202      	movs	r2, #2
 8007418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681a      	ldr	r2, [r3, #0]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	3304      	adds	r3, #4
 8007424:	4619      	mov	r1, r3
 8007426:	4610      	mov	r0, r2
 8007428:	f001 f89c 	bl	8008564 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2201      	movs	r2, #1
 8007430:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2201      	movs	r2, #1
 8007438:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2201      	movs	r2, #1
 8007440:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2201      	movs	r2, #1
 8007448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2201      	movs	r2, #1
 8007450:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2201      	movs	r2, #1
 8007458:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2201      	movs	r2, #1
 8007460:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2201      	movs	r2, #1
 8007468:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2201      	movs	r2, #1
 8007470:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800747c:	2300      	movs	r3, #0
}
 800747e:	4618      	mov	r0, r3
 8007480:	3708      	adds	r7, #8
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}
	...

08007488 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007488:	b480      	push	{r7}
 800748a:	b085      	sub	sp, #20
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007496:	b2db      	uxtb	r3, r3
 8007498:	2b01      	cmp	r3, #1
 800749a:	d001      	beq.n	80074a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800749c:	2301      	movs	r3, #1
 800749e:	e04e      	b.n	800753e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2202      	movs	r2, #2
 80074a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	68da      	ldr	r2, [r3, #12]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f042 0201 	orr.w	r2, r2, #1
 80074b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a23      	ldr	r2, [pc, #140]	@ (800754c <HAL_TIM_Base_Start_IT+0xc4>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d022      	beq.n	8007508 <HAL_TIM_Base_Start_IT+0x80>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074ca:	d01d      	beq.n	8007508 <HAL_TIM_Base_Start_IT+0x80>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a1f      	ldr	r2, [pc, #124]	@ (8007550 <HAL_TIM_Base_Start_IT+0xc8>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d018      	beq.n	8007508 <HAL_TIM_Base_Start_IT+0x80>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a1e      	ldr	r2, [pc, #120]	@ (8007554 <HAL_TIM_Base_Start_IT+0xcc>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d013      	beq.n	8007508 <HAL_TIM_Base_Start_IT+0x80>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a1c      	ldr	r2, [pc, #112]	@ (8007558 <HAL_TIM_Base_Start_IT+0xd0>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d00e      	beq.n	8007508 <HAL_TIM_Base_Start_IT+0x80>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a1b      	ldr	r2, [pc, #108]	@ (800755c <HAL_TIM_Base_Start_IT+0xd4>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d009      	beq.n	8007508 <HAL_TIM_Base_Start_IT+0x80>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a19      	ldr	r2, [pc, #100]	@ (8007560 <HAL_TIM_Base_Start_IT+0xd8>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d004      	beq.n	8007508 <HAL_TIM_Base_Start_IT+0x80>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a18      	ldr	r2, [pc, #96]	@ (8007564 <HAL_TIM_Base_Start_IT+0xdc>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d111      	bne.n	800752c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	f003 0307 	and.w	r3, r3, #7
 8007512:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2b06      	cmp	r3, #6
 8007518:	d010      	beq.n	800753c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	681a      	ldr	r2, [r3, #0]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f042 0201 	orr.w	r2, r2, #1
 8007528:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800752a:	e007      	b.n	800753c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	681a      	ldr	r2, [r3, #0]
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f042 0201 	orr.w	r2, r2, #1
 800753a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	3714      	adds	r7, #20
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr
 800754a:	bf00      	nop
 800754c:	40010000 	.word	0x40010000
 8007550:	40000400 	.word	0x40000400
 8007554:	40000800 	.word	0x40000800
 8007558:	40000c00 	.word	0x40000c00
 800755c:	40010400 	.word	0x40010400
 8007560:	40014000 	.word	0x40014000
 8007564:	40001800 	.word	0x40001800

08007568 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b082      	sub	sp, #8
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d101      	bne.n	800757a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007576:	2301      	movs	r3, #1
 8007578:	e041      	b.n	80075fe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007580:	b2db      	uxtb	r3, r3
 8007582:	2b00      	cmp	r3, #0
 8007584:	d106      	bne.n	8007594 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 f839 	bl	8007606 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2202      	movs	r2, #2
 8007598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	3304      	adds	r3, #4
 80075a4:	4619      	mov	r1, r3
 80075a6:	4610      	mov	r0, r2
 80075a8:	f000 ffdc 	bl	8008564 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2201      	movs	r2, #1
 80075b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2201      	movs	r2, #1
 80075b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2201      	movs	r2, #1
 80075c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2201      	movs	r2, #1
 80075d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2201      	movs	r2, #1
 80075d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2201      	movs	r2, #1
 80075e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2201      	movs	r2, #1
 80075e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2201      	movs	r2, #1
 80075f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2201      	movs	r2, #1
 80075f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3708      	adds	r7, #8
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}

08007606 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007606:	b480      	push	{r7}
 8007608:	b083      	sub	sp, #12
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800760e:	bf00      	nop
 8007610:	370c      	adds	r7, #12
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr
	...

0800761c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b084      	sub	sp, #16
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d109      	bne.n	8007640 <HAL_TIM_PWM_Start+0x24>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007632:	b2db      	uxtb	r3, r3
 8007634:	2b01      	cmp	r3, #1
 8007636:	bf14      	ite	ne
 8007638:	2301      	movne	r3, #1
 800763a:	2300      	moveq	r3, #0
 800763c:	b2db      	uxtb	r3, r3
 800763e:	e022      	b.n	8007686 <HAL_TIM_PWM_Start+0x6a>
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	2b04      	cmp	r3, #4
 8007644:	d109      	bne.n	800765a <HAL_TIM_PWM_Start+0x3e>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800764c:	b2db      	uxtb	r3, r3
 800764e:	2b01      	cmp	r3, #1
 8007650:	bf14      	ite	ne
 8007652:	2301      	movne	r3, #1
 8007654:	2300      	moveq	r3, #0
 8007656:	b2db      	uxtb	r3, r3
 8007658:	e015      	b.n	8007686 <HAL_TIM_PWM_Start+0x6a>
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	2b08      	cmp	r3, #8
 800765e:	d109      	bne.n	8007674 <HAL_TIM_PWM_Start+0x58>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007666:	b2db      	uxtb	r3, r3
 8007668:	2b01      	cmp	r3, #1
 800766a:	bf14      	ite	ne
 800766c:	2301      	movne	r3, #1
 800766e:	2300      	moveq	r3, #0
 8007670:	b2db      	uxtb	r3, r3
 8007672:	e008      	b.n	8007686 <HAL_TIM_PWM_Start+0x6a>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800767a:	b2db      	uxtb	r3, r3
 800767c:	2b01      	cmp	r3, #1
 800767e:	bf14      	ite	ne
 8007680:	2301      	movne	r3, #1
 8007682:	2300      	moveq	r3, #0
 8007684:	b2db      	uxtb	r3, r3
 8007686:	2b00      	cmp	r3, #0
 8007688:	d001      	beq.n	800768e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e07c      	b.n	8007788 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d104      	bne.n	800769e <HAL_TIM_PWM_Start+0x82>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2202      	movs	r2, #2
 8007698:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800769c:	e013      	b.n	80076c6 <HAL_TIM_PWM_Start+0xaa>
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	2b04      	cmp	r3, #4
 80076a2:	d104      	bne.n	80076ae <HAL_TIM_PWM_Start+0x92>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2202      	movs	r2, #2
 80076a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076ac:	e00b      	b.n	80076c6 <HAL_TIM_PWM_Start+0xaa>
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	2b08      	cmp	r3, #8
 80076b2:	d104      	bne.n	80076be <HAL_TIM_PWM_Start+0xa2>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2202      	movs	r2, #2
 80076b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076bc:	e003      	b.n	80076c6 <HAL_TIM_PWM_Start+0xaa>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2202      	movs	r2, #2
 80076c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	2201      	movs	r2, #1
 80076cc:	6839      	ldr	r1, [r7, #0]
 80076ce:	4618      	mov	r0, r3
 80076d0:	f001 fb62 	bl	8008d98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a2d      	ldr	r2, [pc, #180]	@ (8007790 <HAL_TIM_PWM_Start+0x174>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d004      	beq.n	80076e8 <HAL_TIM_PWM_Start+0xcc>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a2c      	ldr	r2, [pc, #176]	@ (8007794 <HAL_TIM_PWM_Start+0x178>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d101      	bne.n	80076ec <HAL_TIM_PWM_Start+0xd0>
 80076e8:	2301      	movs	r3, #1
 80076ea:	e000      	b.n	80076ee <HAL_TIM_PWM_Start+0xd2>
 80076ec:	2300      	movs	r3, #0
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d007      	beq.n	8007702 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007700:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	4a22      	ldr	r2, [pc, #136]	@ (8007790 <HAL_TIM_PWM_Start+0x174>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d022      	beq.n	8007752 <HAL_TIM_PWM_Start+0x136>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007714:	d01d      	beq.n	8007752 <HAL_TIM_PWM_Start+0x136>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a1f      	ldr	r2, [pc, #124]	@ (8007798 <HAL_TIM_PWM_Start+0x17c>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d018      	beq.n	8007752 <HAL_TIM_PWM_Start+0x136>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4a1d      	ldr	r2, [pc, #116]	@ (800779c <HAL_TIM_PWM_Start+0x180>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d013      	beq.n	8007752 <HAL_TIM_PWM_Start+0x136>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4a1c      	ldr	r2, [pc, #112]	@ (80077a0 <HAL_TIM_PWM_Start+0x184>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d00e      	beq.n	8007752 <HAL_TIM_PWM_Start+0x136>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a16      	ldr	r2, [pc, #88]	@ (8007794 <HAL_TIM_PWM_Start+0x178>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d009      	beq.n	8007752 <HAL_TIM_PWM_Start+0x136>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a18      	ldr	r2, [pc, #96]	@ (80077a4 <HAL_TIM_PWM_Start+0x188>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d004      	beq.n	8007752 <HAL_TIM_PWM_Start+0x136>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a16      	ldr	r2, [pc, #88]	@ (80077a8 <HAL_TIM_PWM_Start+0x18c>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d111      	bne.n	8007776 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	f003 0307 	and.w	r3, r3, #7
 800775c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2b06      	cmp	r3, #6
 8007762:	d010      	beq.n	8007786 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f042 0201 	orr.w	r2, r2, #1
 8007772:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007774:	e007      	b.n	8007786 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f042 0201 	orr.w	r2, r2, #1
 8007784:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007786:	2300      	movs	r3, #0
}
 8007788:	4618      	mov	r0, r3
 800778a:	3710      	adds	r7, #16
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}
 8007790:	40010000 	.word	0x40010000
 8007794:	40010400 	.word	0x40010400
 8007798:	40000400 	.word	0x40000400
 800779c:	40000800 	.word	0x40000800
 80077a0:	40000c00 	.word	0x40000c00
 80077a4:	40014000 	.word	0x40014000
 80077a8:	40001800 	.word	0x40001800

080077ac <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b082      	sub	sp, #8
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d101      	bne.n	80077be <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80077ba:	2301      	movs	r3, #1
 80077bc:	e041      	b.n	8007842 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077c4:	b2db      	uxtb	r3, r3
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d106      	bne.n	80077d8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f000 f839 	bl	800784a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2202      	movs	r2, #2
 80077dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	3304      	adds	r3, #4
 80077e8:	4619      	mov	r1, r3
 80077ea:	4610      	mov	r0, r2
 80077ec:	f000 feba 	bl	8008564 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2201      	movs	r2, #1
 80077f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2201      	movs	r2, #1
 80077fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2201      	movs	r2, #1
 8007804:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2201      	movs	r2, #1
 800780c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2201      	movs	r2, #1
 8007814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2201      	movs	r2, #1
 800781c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2201      	movs	r2, #1
 8007824:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2201      	movs	r2, #1
 800782c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2201      	movs	r2, #1
 8007834:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2201      	movs	r2, #1
 800783c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007840:	2300      	movs	r3, #0
}
 8007842:	4618      	mov	r0, r3
 8007844:	3708      	adds	r7, #8
 8007846:	46bd      	mov	sp, r7
 8007848:	bd80      	pop	{r7, pc}

0800784a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800784a:	b480      	push	{r7}
 800784c:	b083      	sub	sp, #12
 800784e:	af00      	add	r7, sp, #0
 8007850:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007852:	bf00      	nop
 8007854:	370c      	adds	r7, #12
 8007856:	46bd      	mov	sp, r7
 8007858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785c:	4770      	bx	lr
	...

08007860 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b084      	sub	sp, #16
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800786a:	2300      	movs	r3, #0
 800786c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d104      	bne.n	800787e <HAL_TIM_IC_Start_IT+0x1e>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800787a:	b2db      	uxtb	r3, r3
 800787c:	e013      	b.n	80078a6 <HAL_TIM_IC_Start_IT+0x46>
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	2b04      	cmp	r3, #4
 8007882:	d104      	bne.n	800788e <HAL_TIM_IC_Start_IT+0x2e>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800788a:	b2db      	uxtb	r3, r3
 800788c:	e00b      	b.n	80078a6 <HAL_TIM_IC_Start_IT+0x46>
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	2b08      	cmp	r3, #8
 8007892:	d104      	bne.n	800789e <HAL_TIM_IC_Start_IT+0x3e>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800789a:	b2db      	uxtb	r3, r3
 800789c:	e003      	b.n	80078a6 <HAL_TIM_IC_Start_IT+0x46>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078a4:	b2db      	uxtb	r3, r3
 80078a6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d104      	bne.n	80078b8 <HAL_TIM_IC_Start_IT+0x58>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80078b4:	b2db      	uxtb	r3, r3
 80078b6:	e013      	b.n	80078e0 <HAL_TIM_IC_Start_IT+0x80>
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	2b04      	cmp	r3, #4
 80078bc:	d104      	bne.n	80078c8 <HAL_TIM_IC_Start_IT+0x68>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80078c4:	b2db      	uxtb	r3, r3
 80078c6:	e00b      	b.n	80078e0 <HAL_TIM_IC_Start_IT+0x80>
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	2b08      	cmp	r3, #8
 80078cc:	d104      	bne.n	80078d8 <HAL_TIM_IC_Start_IT+0x78>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80078d4:	b2db      	uxtb	r3, r3
 80078d6:	e003      	b.n	80078e0 <HAL_TIM_IC_Start_IT+0x80>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80078de:	b2db      	uxtb	r3, r3
 80078e0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80078e2:	7bbb      	ldrb	r3, [r7, #14]
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d102      	bne.n	80078ee <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80078e8:	7b7b      	ldrb	r3, [r7, #13]
 80078ea:	2b01      	cmp	r3, #1
 80078ec:	d001      	beq.n	80078f2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80078ee:	2301      	movs	r3, #1
 80078f0:	e0cc      	b.n	8007a8c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d104      	bne.n	8007902 <HAL_TIM_IC_Start_IT+0xa2>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2202      	movs	r2, #2
 80078fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007900:	e013      	b.n	800792a <HAL_TIM_IC_Start_IT+0xca>
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	2b04      	cmp	r3, #4
 8007906:	d104      	bne.n	8007912 <HAL_TIM_IC_Start_IT+0xb2>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2202      	movs	r2, #2
 800790c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007910:	e00b      	b.n	800792a <HAL_TIM_IC_Start_IT+0xca>
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	2b08      	cmp	r3, #8
 8007916:	d104      	bne.n	8007922 <HAL_TIM_IC_Start_IT+0xc2>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2202      	movs	r2, #2
 800791c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007920:	e003      	b.n	800792a <HAL_TIM_IC_Start_IT+0xca>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2202      	movs	r2, #2
 8007926:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d104      	bne.n	800793a <HAL_TIM_IC_Start_IT+0xda>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2202      	movs	r2, #2
 8007934:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007938:	e013      	b.n	8007962 <HAL_TIM_IC_Start_IT+0x102>
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	2b04      	cmp	r3, #4
 800793e:	d104      	bne.n	800794a <HAL_TIM_IC_Start_IT+0xea>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2202      	movs	r2, #2
 8007944:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007948:	e00b      	b.n	8007962 <HAL_TIM_IC_Start_IT+0x102>
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	2b08      	cmp	r3, #8
 800794e:	d104      	bne.n	800795a <HAL_TIM_IC_Start_IT+0xfa>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2202      	movs	r2, #2
 8007954:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007958:	e003      	b.n	8007962 <HAL_TIM_IC_Start_IT+0x102>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2202      	movs	r2, #2
 800795e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	2b0c      	cmp	r3, #12
 8007966:	d841      	bhi.n	80079ec <HAL_TIM_IC_Start_IT+0x18c>
 8007968:	a201      	add	r2, pc, #4	@ (adr r2, 8007970 <HAL_TIM_IC_Start_IT+0x110>)
 800796a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800796e:	bf00      	nop
 8007970:	080079a5 	.word	0x080079a5
 8007974:	080079ed 	.word	0x080079ed
 8007978:	080079ed 	.word	0x080079ed
 800797c:	080079ed 	.word	0x080079ed
 8007980:	080079b7 	.word	0x080079b7
 8007984:	080079ed 	.word	0x080079ed
 8007988:	080079ed 	.word	0x080079ed
 800798c:	080079ed 	.word	0x080079ed
 8007990:	080079c9 	.word	0x080079c9
 8007994:	080079ed 	.word	0x080079ed
 8007998:	080079ed 	.word	0x080079ed
 800799c:	080079ed 	.word	0x080079ed
 80079a0:	080079db 	.word	0x080079db
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	68da      	ldr	r2, [r3, #12]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f042 0202 	orr.w	r2, r2, #2
 80079b2:	60da      	str	r2, [r3, #12]
      break;
 80079b4:	e01d      	b.n	80079f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	68da      	ldr	r2, [r3, #12]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f042 0204 	orr.w	r2, r2, #4
 80079c4:	60da      	str	r2, [r3, #12]
      break;
 80079c6:	e014      	b.n	80079f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	68da      	ldr	r2, [r3, #12]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f042 0208 	orr.w	r2, r2, #8
 80079d6:	60da      	str	r2, [r3, #12]
      break;
 80079d8:	e00b      	b.n	80079f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	68da      	ldr	r2, [r3, #12]
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f042 0210 	orr.w	r2, r2, #16
 80079e8:	60da      	str	r2, [r3, #12]
      break;
 80079ea:	e002      	b.n	80079f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	73fb      	strb	r3, [r7, #15]
      break;
 80079f0:	bf00      	nop
  }

  if (status == HAL_OK)
 80079f2:	7bfb      	ldrb	r3, [r7, #15]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d148      	bne.n	8007a8a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	2201      	movs	r2, #1
 80079fe:	6839      	ldr	r1, [r7, #0]
 8007a00:	4618      	mov	r0, r3
 8007a02:	f001 f9c9 	bl	8008d98 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a22      	ldr	r2, [pc, #136]	@ (8007a94 <HAL_TIM_IC_Start_IT+0x234>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d022      	beq.n	8007a56 <HAL_TIM_IC_Start_IT+0x1f6>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a18:	d01d      	beq.n	8007a56 <HAL_TIM_IC_Start_IT+0x1f6>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a1e      	ldr	r2, [pc, #120]	@ (8007a98 <HAL_TIM_IC_Start_IT+0x238>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d018      	beq.n	8007a56 <HAL_TIM_IC_Start_IT+0x1f6>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a1c      	ldr	r2, [pc, #112]	@ (8007a9c <HAL_TIM_IC_Start_IT+0x23c>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d013      	beq.n	8007a56 <HAL_TIM_IC_Start_IT+0x1f6>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a1b      	ldr	r2, [pc, #108]	@ (8007aa0 <HAL_TIM_IC_Start_IT+0x240>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d00e      	beq.n	8007a56 <HAL_TIM_IC_Start_IT+0x1f6>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a19      	ldr	r2, [pc, #100]	@ (8007aa4 <HAL_TIM_IC_Start_IT+0x244>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d009      	beq.n	8007a56 <HAL_TIM_IC_Start_IT+0x1f6>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a18      	ldr	r2, [pc, #96]	@ (8007aa8 <HAL_TIM_IC_Start_IT+0x248>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d004      	beq.n	8007a56 <HAL_TIM_IC_Start_IT+0x1f6>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a16      	ldr	r2, [pc, #88]	@ (8007aac <HAL_TIM_IC_Start_IT+0x24c>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d111      	bne.n	8007a7a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	689b      	ldr	r3, [r3, #8]
 8007a5c:	f003 0307 	and.w	r3, r3, #7
 8007a60:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	2b06      	cmp	r3, #6
 8007a66:	d010      	beq.n	8007a8a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f042 0201 	orr.w	r2, r2, #1
 8007a76:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a78:	e007      	b.n	8007a8a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	681a      	ldr	r2, [r3, #0]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f042 0201 	orr.w	r2, r2, #1
 8007a88:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3710      	adds	r7, #16
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}
 8007a94:	40010000 	.word	0x40010000
 8007a98:	40000400 	.word	0x40000400
 8007a9c:	40000800 	.word	0x40000800
 8007aa0:	40000c00 	.word	0x40000c00
 8007aa4:	40010400 	.word	0x40010400
 8007aa8:	40014000 	.word	0x40014000
 8007aac:	40001800 	.word	0x40001800

08007ab0 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007aba:	2300      	movs	r3, #0
 8007abc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	2b0c      	cmp	r3, #12
 8007ac2:	d841      	bhi.n	8007b48 <HAL_TIM_IC_Stop_IT+0x98>
 8007ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8007acc <HAL_TIM_IC_Stop_IT+0x1c>)
 8007ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aca:	bf00      	nop
 8007acc:	08007b01 	.word	0x08007b01
 8007ad0:	08007b49 	.word	0x08007b49
 8007ad4:	08007b49 	.word	0x08007b49
 8007ad8:	08007b49 	.word	0x08007b49
 8007adc:	08007b13 	.word	0x08007b13
 8007ae0:	08007b49 	.word	0x08007b49
 8007ae4:	08007b49 	.word	0x08007b49
 8007ae8:	08007b49 	.word	0x08007b49
 8007aec:	08007b25 	.word	0x08007b25
 8007af0:	08007b49 	.word	0x08007b49
 8007af4:	08007b49 	.word	0x08007b49
 8007af8:	08007b49 	.word	0x08007b49
 8007afc:	08007b37 	.word	0x08007b37
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	68da      	ldr	r2, [r3, #12]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f022 0202 	bic.w	r2, r2, #2
 8007b0e:	60da      	str	r2, [r3, #12]
      break;
 8007b10:	e01d      	b.n	8007b4e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	68da      	ldr	r2, [r3, #12]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f022 0204 	bic.w	r2, r2, #4
 8007b20:	60da      	str	r2, [r3, #12]
      break;
 8007b22:	e014      	b.n	8007b4e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	68da      	ldr	r2, [r3, #12]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f022 0208 	bic.w	r2, r2, #8
 8007b32:	60da      	str	r2, [r3, #12]
      break;
 8007b34:	e00b      	b.n	8007b4e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	68da      	ldr	r2, [r3, #12]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f022 0210 	bic.w	r2, r2, #16
 8007b44:	60da      	str	r2, [r3, #12]
      break;
 8007b46:	e002      	b.n	8007b4e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8007b48:	2301      	movs	r3, #1
 8007b4a:	73fb      	strb	r3, [r7, #15]
      break;
 8007b4c:	bf00      	nop
  }

  if (status == HAL_OK)
 8007b4e:	7bfb      	ldrb	r3, [r7, #15]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d156      	bne.n	8007c02 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	6839      	ldr	r1, [r7, #0]
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f001 f91b 	bl	8008d98 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	6a1a      	ldr	r2, [r3, #32]
 8007b68:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007b6c:	4013      	ands	r3, r2
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d10f      	bne.n	8007b92 <HAL_TIM_IC_Stop_IT+0xe2>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	6a1a      	ldr	r2, [r3, #32]
 8007b78:	f240 4344 	movw	r3, #1092	@ 0x444
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d107      	bne.n	8007b92 <HAL_TIM_IC_Stop_IT+0xe2>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	681a      	ldr	r2, [r3, #0]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f022 0201 	bic.w	r2, r2, #1
 8007b90:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d104      	bne.n	8007ba2 <HAL_TIM_IC_Stop_IT+0xf2>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007ba0:	e013      	b.n	8007bca <HAL_TIM_IC_Stop_IT+0x11a>
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	2b04      	cmp	r3, #4
 8007ba6:	d104      	bne.n	8007bb2 <HAL_TIM_IC_Stop_IT+0x102>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2201      	movs	r2, #1
 8007bac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007bb0:	e00b      	b.n	8007bca <HAL_TIM_IC_Stop_IT+0x11a>
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	2b08      	cmp	r3, #8
 8007bb6:	d104      	bne.n	8007bc2 <HAL_TIM_IC_Stop_IT+0x112>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007bc0:	e003      	b.n	8007bca <HAL_TIM_IC_Stop_IT+0x11a>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2201      	movs	r2, #1
 8007bc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d104      	bne.n	8007bda <HAL_TIM_IC_Stop_IT+0x12a>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007bd8:	e013      	b.n	8007c02 <HAL_TIM_IC_Stop_IT+0x152>
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	2b04      	cmp	r3, #4
 8007bde:	d104      	bne.n	8007bea <HAL_TIM_IC_Stop_IT+0x13a>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007be8:	e00b      	b.n	8007c02 <HAL_TIM_IC_Stop_IT+0x152>
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	2b08      	cmp	r3, #8
 8007bee:	d104      	bne.n	8007bfa <HAL_TIM_IC_Stop_IT+0x14a>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007bf8:	e003      	b.n	8007c02 <HAL_TIM_IC_Stop_IT+0x152>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2201      	movs	r2, #1
 8007bfe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8007c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3710      	adds	r7, #16
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}

08007c0c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b086      	sub	sp, #24
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
 8007c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d101      	bne.n	8007c20 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	e097      	b.n	8007d50 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c26:	b2db      	uxtb	r3, r3
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d106      	bne.n	8007c3a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f7fc fe75 	bl	8004924 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2202      	movs	r2, #2
 8007c3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	687a      	ldr	r2, [r7, #4]
 8007c4a:	6812      	ldr	r2, [r2, #0]
 8007c4c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c50:	f023 0307 	bic.w	r3, r3, #7
 8007c54:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681a      	ldr	r2, [r3, #0]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	3304      	adds	r3, #4
 8007c5e:	4619      	mov	r1, r3
 8007c60:	4610      	mov	r0, r2
 8007c62:	f000 fc7f 	bl	8008564 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	689b      	ldr	r3, [r3, #8]
 8007c6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	699b      	ldr	r3, [r3, #24]
 8007c74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	6a1b      	ldr	r3, [r3, #32]
 8007c7c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	697a      	ldr	r2, [r7, #20]
 8007c84:	4313      	orrs	r3, r2
 8007c86:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c8e:	f023 0303 	bic.w	r3, r3, #3
 8007c92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	689a      	ldr	r2, [r3, #8]
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	699b      	ldr	r3, [r3, #24]
 8007c9c:	021b      	lsls	r3, r3, #8
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	693a      	ldr	r2, [r7, #16]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007cac:	f023 030c 	bic.w	r3, r3, #12
 8007cb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007cb8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007cbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	68da      	ldr	r2, [r3, #12]
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	69db      	ldr	r3, [r3, #28]
 8007cc6:	021b      	lsls	r3, r3, #8
 8007cc8:	4313      	orrs	r3, r2
 8007cca:	693a      	ldr	r2, [r7, #16]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	691b      	ldr	r3, [r3, #16]
 8007cd4:	011a      	lsls	r2, r3, #4
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	6a1b      	ldr	r3, [r3, #32]
 8007cda:	031b      	lsls	r3, r3, #12
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	693a      	ldr	r2, [r7, #16]
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007cea:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007cf2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	685a      	ldr	r2, [r3, #4]
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	695b      	ldr	r3, [r3, #20]
 8007cfc:	011b      	lsls	r3, r3, #4
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	68fa      	ldr	r2, [r7, #12]
 8007d02:	4313      	orrs	r3, r2
 8007d04:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	697a      	ldr	r2, [r7, #20]
 8007d0c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	693a      	ldr	r2, [r7, #16]
 8007d14:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	68fa      	ldr	r2, [r7, #12]
 8007d1c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2201      	movs	r2, #1
 8007d22:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2201      	movs	r2, #1
 8007d2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2201      	movs	r2, #1
 8007d32:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2201      	movs	r2, #1
 8007d3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2201      	movs	r2, #1
 8007d42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2201      	movs	r2, #1
 8007d4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007d4e:	2300      	movs	r3, #0
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	3718      	adds	r7, #24
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}

08007d58 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b084      	sub	sp, #16
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
 8007d60:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007d68:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007d70:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d78:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007d80:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d110      	bne.n	8007daa <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d88:	7bfb      	ldrb	r3, [r7, #15]
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d102      	bne.n	8007d94 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d8e:	7b7b      	ldrb	r3, [r7, #13]
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d001      	beq.n	8007d98 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007d94:	2301      	movs	r3, #1
 8007d96:	e069      	b.n	8007e6c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2202      	movs	r2, #2
 8007d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2202      	movs	r2, #2
 8007da4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007da8:	e031      	b.n	8007e0e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	2b04      	cmp	r3, #4
 8007dae:	d110      	bne.n	8007dd2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007db0:	7bbb      	ldrb	r3, [r7, #14]
 8007db2:	2b01      	cmp	r3, #1
 8007db4:	d102      	bne.n	8007dbc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007db6:	7b3b      	ldrb	r3, [r7, #12]
 8007db8:	2b01      	cmp	r3, #1
 8007dba:	d001      	beq.n	8007dc0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	e055      	b.n	8007e6c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2202      	movs	r2, #2
 8007dc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2202      	movs	r2, #2
 8007dcc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007dd0:	e01d      	b.n	8007e0e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007dd2:	7bfb      	ldrb	r3, [r7, #15]
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d108      	bne.n	8007dea <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007dd8:	7bbb      	ldrb	r3, [r7, #14]
 8007dda:	2b01      	cmp	r3, #1
 8007ddc:	d105      	bne.n	8007dea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007dde:	7b7b      	ldrb	r3, [r7, #13]
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d102      	bne.n	8007dea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007de4:	7b3b      	ldrb	r3, [r7, #12]
 8007de6:	2b01      	cmp	r3, #1
 8007de8:	d001      	beq.n	8007dee <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	e03e      	b.n	8007e6c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2202      	movs	r2, #2
 8007df2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2202      	movs	r2, #2
 8007dfa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2202      	movs	r2, #2
 8007e02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2202      	movs	r2, #2
 8007e0a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d003      	beq.n	8007e1c <HAL_TIM_Encoder_Start+0xc4>
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	2b04      	cmp	r3, #4
 8007e18:	d008      	beq.n	8007e2c <HAL_TIM_Encoder_Start+0xd4>
 8007e1a:	e00f      	b.n	8007e3c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	2201      	movs	r2, #1
 8007e22:	2100      	movs	r1, #0
 8007e24:	4618      	mov	r0, r3
 8007e26:	f000 ffb7 	bl	8008d98 <TIM_CCxChannelCmd>
      break;
 8007e2a:	e016      	b.n	8007e5a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	2201      	movs	r2, #1
 8007e32:	2104      	movs	r1, #4
 8007e34:	4618      	mov	r0, r3
 8007e36:	f000 ffaf 	bl	8008d98 <TIM_CCxChannelCmd>
      break;
 8007e3a:	e00e      	b.n	8007e5a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	2201      	movs	r2, #1
 8007e42:	2100      	movs	r1, #0
 8007e44:	4618      	mov	r0, r3
 8007e46:	f000 ffa7 	bl	8008d98 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	2201      	movs	r2, #1
 8007e50:	2104      	movs	r1, #4
 8007e52:	4618      	mov	r0, r3
 8007e54:	f000 ffa0 	bl	8008d98 <TIM_CCxChannelCmd>
      break;
 8007e58:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f042 0201 	orr.w	r2, r2, #1
 8007e68:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007e6a:	2300      	movs	r3, #0
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3710      	adds	r7, #16
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b084      	sub	sp, #16
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	68db      	ldr	r3, [r3, #12]
 8007e82:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	691b      	ldr	r3, [r3, #16]
 8007e8a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	f003 0302 	and.w	r3, r3, #2
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d020      	beq.n	8007ed8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	f003 0302 	and.w	r3, r3, #2
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d01b      	beq.n	8007ed8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f06f 0202 	mvn.w	r2, #2
 8007ea8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2201      	movs	r2, #1
 8007eae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	699b      	ldr	r3, [r3, #24]
 8007eb6:	f003 0303 	and.w	r3, r3, #3
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d003      	beq.n	8007ec6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	f7fc faae 	bl	8004420 <HAL_TIM_IC_CaptureCallback>
 8007ec4:	e005      	b.n	8007ed2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f000 fb2e 	bl	8008528 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f000 fb35 	bl	800853c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	f003 0304 	and.w	r3, r3, #4
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d020      	beq.n	8007f24 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	f003 0304 	and.w	r3, r3, #4
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d01b      	beq.n	8007f24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f06f 0204 	mvn.w	r2, #4
 8007ef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2202      	movs	r2, #2
 8007efa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	699b      	ldr	r3, [r3, #24]
 8007f02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d003      	beq.n	8007f12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f7fc fa88 	bl	8004420 <HAL_TIM_IC_CaptureCallback>
 8007f10:	e005      	b.n	8007f1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f000 fb08 	bl	8008528 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 fb0f 	bl	800853c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2200      	movs	r2, #0
 8007f22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	f003 0308 	and.w	r3, r3, #8
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d020      	beq.n	8007f70 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	f003 0308 	and.w	r3, r3, #8
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d01b      	beq.n	8007f70 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f06f 0208 	mvn.w	r2, #8
 8007f40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2204      	movs	r2, #4
 8007f46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	69db      	ldr	r3, [r3, #28]
 8007f4e:	f003 0303 	and.w	r3, r3, #3
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d003      	beq.n	8007f5e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f7fc fa62 	bl	8004420 <HAL_TIM_IC_CaptureCallback>
 8007f5c:	e005      	b.n	8007f6a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f000 fae2 	bl	8008528 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f000 fae9 	bl	800853c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	f003 0310 	and.w	r3, r3, #16
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d020      	beq.n	8007fbc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	f003 0310 	and.w	r3, r3, #16
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d01b      	beq.n	8007fbc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f06f 0210 	mvn.w	r2, #16
 8007f8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2208      	movs	r2, #8
 8007f92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	69db      	ldr	r3, [r3, #28]
 8007f9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d003      	beq.n	8007faa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f7fc fa3c 	bl	8004420 <HAL_TIM_IC_CaptureCallback>
 8007fa8:	e005      	b.n	8007fb6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f000 fabc 	bl	8008528 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f000 fac3 	bl	800853c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	f003 0301 	and.w	r3, r3, #1
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d00c      	beq.n	8007fe0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	f003 0301 	and.w	r3, r3, #1
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d007      	beq.n	8007fe0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f06f 0201 	mvn.w	r2, #1
 8007fd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f7f9 fb12 	bl	8001604 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d00c      	beq.n	8008004 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d007      	beq.n	8008004 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007ffc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f000 ffc8 	bl	8008f94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800800a:	2b00      	cmp	r3, #0
 800800c:	d00c      	beq.n	8008028 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008014:	2b00      	cmp	r3, #0
 8008016:	d007      	beq.n	8008028 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f000 fa94 	bl	8008550 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	f003 0320 	and.w	r3, r3, #32
 800802e:	2b00      	cmp	r3, #0
 8008030:	d00c      	beq.n	800804c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f003 0320 	and.w	r3, r3, #32
 8008038:	2b00      	cmp	r3, #0
 800803a:	d007      	beq.n	800804c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f06f 0220 	mvn.w	r2, #32
 8008044:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f000 ff9a 	bl	8008f80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800804c:	bf00      	nop
 800804e:	3710      	adds	r7, #16
 8008050:	46bd      	mov	sp, r7
 8008052:	bd80      	pop	{r7, pc}

08008054 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b086      	sub	sp, #24
 8008058:	af00      	add	r7, sp, #0
 800805a:	60f8      	str	r0, [r7, #12]
 800805c:	60b9      	str	r1, [r7, #8]
 800805e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008060:	2300      	movs	r3, #0
 8008062:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800806a:	2b01      	cmp	r3, #1
 800806c:	d101      	bne.n	8008072 <HAL_TIM_IC_ConfigChannel+0x1e>
 800806e:	2302      	movs	r3, #2
 8008070:	e088      	b.n	8008184 <HAL_TIM_IC_ConfigChannel+0x130>
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2201      	movs	r2, #1
 8008076:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d11b      	bne.n	80080b8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008090:	f000 fcbe 	bl	8008a10 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	699a      	ldr	r2, [r3, #24]
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f022 020c 	bic.w	r2, r2, #12
 80080a2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	6999      	ldr	r1, [r3, #24]
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	689a      	ldr	r2, [r3, #8]
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	430a      	orrs	r2, r1
 80080b4:	619a      	str	r2, [r3, #24]
 80080b6:	e060      	b.n	800817a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2b04      	cmp	r3, #4
 80080bc:	d11c      	bne.n	80080f8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80080ce:	f000 fd42 	bl	8008b56 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	699a      	ldr	r2, [r3, #24]
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80080e0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	6999      	ldr	r1, [r3, #24]
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	689b      	ldr	r3, [r3, #8]
 80080ec:	021a      	lsls	r2, r3, #8
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	430a      	orrs	r2, r1
 80080f4:	619a      	str	r2, [r3, #24]
 80080f6:	e040      	b.n	800817a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2b08      	cmp	r3, #8
 80080fc:	d11b      	bne.n	8008136 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800810e:	f000 fd8f 	bl	8008c30 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	69da      	ldr	r2, [r3, #28]
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f022 020c 	bic.w	r2, r2, #12
 8008120:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	69d9      	ldr	r1, [r3, #28]
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	689a      	ldr	r2, [r3, #8]
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	430a      	orrs	r2, r1
 8008132:	61da      	str	r2, [r3, #28]
 8008134:	e021      	b.n	800817a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2b0c      	cmp	r3, #12
 800813a:	d11c      	bne.n	8008176 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800814c:	f000 fdac 	bl	8008ca8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	69da      	ldr	r2, [r3, #28]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800815e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	69d9      	ldr	r1, [r3, #28]
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	021a      	lsls	r2, r3, #8
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	430a      	orrs	r2, r1
 8008172:	61da      	str	r2, [r3, #28]
 8008174:	e001      	b.n	800817a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008176:	2301      	movs	r3, #1
 8008178:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2200      	movs	r2, #0
 800817e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008182:	7dfb      	ldrb	r3, [r7, #23]
}
 8008184:	4618      	mov	r0, r3
 8008186:	3718      	adds	r7, #24
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}

0800818c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b086      	sub	sp, #24
 8008190:	af00      	add	r7, sp, #0
 8008192:	60f8      	str	r0, [r7, #12]
 8008194:	60b9      	str	r1, [r7, #8]
 8008196:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008198:	2300      	movs	r3, #0
 800819a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80081a2:	2b01      	cmp	r3, #1
 80081a4:	d101      	bne.n	80081aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80081a6:	2302      	movs	r3, #2
 80081a8:	e0ae      	b.n	8008308 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2201      	movs	r2, #1
 80081ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2b0c      	cmp	r3, #12
 80081b6:	f200 809f 	bhi.w	80082f8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80081ba:	a201      	add	r2, pc, #4	@ (adr r2, 80081c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80081bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081c0:	080081f5 	.word	0x080081f5
 80081c4:	080082f9 	.word	0x080082f9
 80081c8:	080082f9 	.word	0x080082f9
 80081cc:	080082f9 	.word	0x080082f9
 80081d0:	08008235 	.word	0x08008235
 80081d4:	080082f9 	.word	0x080082f9
 80081d8:	080082f9 	.word	0x080082f9
 80081dc:	080082f9 	.word	0x080082f9
 80081e0:	08008277 	.word	0x08008277
 80081e4:	080082f9 	.word	0x080082f9
 80081e8:	080082f9 	.word	0x080082f9
 80081ec:	080082f9 	.word	0x080082f9
 80081f0:	080082b7 	.word	0x080082b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	68b9      	ldr	r1, [r7, #8]
 80081fa:	4618      	mov	r0, r3
 80081fc:	f000 fa58 	bl	80086b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	699a      	ldr	r2, [r3, #24]
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f042 0208 	orr.w	r2, r2, #8
 800820e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	699a      	ldr	r2, [r3, #24]
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f022 0204 	bic.w	r2, r2, #4
 800821e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	6999      	ldr	r1, [r3, #24]
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	691a      	ldr	r2, [r3, #16]
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	430a      	orrs	r2, r1
 8008230:	619a      	str	r2, [r3, #24]
      break;
 8008232:	e064      	b.n	80082fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	68b9      	ldr	r1, [r7, #8]
 800823a:	4618      	mov	r0, r3
 800823c:	f000 faa8 	bl	8008790 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	699a      	ldr	r2, [r3, #24]
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800824e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	699a      	ldr	r2, [r3, #24]
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800825e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	6999      	ldr	r1, [r3, #24]
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	691b      	ldr	r3, [r3, #16]
 800826a:	021a      	lsls	r2, r3, #8
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	430a      	orrs	r2, r1
 8008272:	619a      	str	r2, [r3, #24]
      break;
 8008274:	e043      	b.n	80082fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	68b9      	ldr	r1, [r7, #8]
 800827c:	4618      	mov	r0, r3
 800827e:	f000 fafd 	bl	800887c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	69da      	ldr	r2, [r3, #28]
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f042 0208 	orr.w	r2, r2, #8
 8008290:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	69da      	ldr	r2, [r3, #28]
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f022 0204 	bic.w	r2, r2, #4
 80082a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	69d9      	ldr	r1, [r3, #28]
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	691a      	ldr	r2, [r3, #16]
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	430a      	orrs	r2, r1
 80082b2:	61da      	str	r2, [r3, #28]
      break;
 80082b4:	e023      	b.n	80082fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	68b9      	ldr	r1, [r7, #8]
 80082bc:	4618      	mov	r0, r3
 80082be:	f000 fb51 	bl	8008964 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	69da      	ldr	r2, [r3, #28]
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80082d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	69da      	ldr	r2, [r3, #28]
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80082e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	69d9      	ldr	r1, [r3, #28]
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	691b      	ldr	r3, [r3, #16]
 80082ec:	021a      	lsls	r2, r3, #8
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	430a      	orrs	r2, r1
 80082f4:	61da      	str	r2, [r3, #28]
      break;
 80082f6:	e002      	b.n	80082fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80082f8:	2301      	movs	r3, #1
 80082fa:	75fb      	strb	r3, [r7, #23]
      break;
 80082fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	2200      	movs	r2, #0
 8008302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008306:	7dfb      	ldrb	r3, [r7, #23]
}
 8008308:	4618      	mov	r0, r3
 800830a:	3718      	adds	r7, #24
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b084      	sub	sp, #16
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
 8008318:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800831a:	2300      	movs	r3, #0
 800831c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008324:	2b01      	cmp	r3, #1
 8008326:	d101      	bne.n	800832c <HAL_TIM_ConfigClockSource+0x1c>
 8008328:	2302      	movs	r3, #2
 800832a:	e0b4      	b.n	8008496 <HAL_TIM_ConfigClockSource+0x186>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2201      	movs	r2, #1
 8008330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2202      	movs	r2, #2
 8008338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	689b      	ldr	r3, [r3, #8]
 8008342:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800834a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008352:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	68ba      	ldr	r2, [r7, #8]
 800835a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008364:	d03e      	beq.n	80083e4 <HAL_TIM_ConfigClockSource+0xd4>
 8008366:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800836a:	f200 8087 	bhi.w	800847c <HAL_TIM_ConfigClockSource+0x16c>
 800836e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008372:	f000 8086 	beq.w	8008482 <HAL_TIM_ConfigClockSource+0x172>
 8008376:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800837a:	d87f      	bhi.n	800847c <HAL_TIM_ConfigClockSource+0x16c>
 800837c:	2b70      	cmp	r3, #112	@ 0x70
 800837e:	d01a      	beq.n	80083b6 <HAL_TIM_ConfigClockSource+0xa6>
 8008380:	2b70      	cmp	r3, #112	@ 0x70
 8008382:	d87b      	bhi.n	800847c <HAL_TIM_ConfigClockSource+0x16c>
 8008384:	2b60      	cmp	r3, #96	@ 0x60
 8008386:	d050      	beq.n	800842a <HAL_TIM_ConfigClockSource+0x11a>
 8008388:	2b60      	cmp	r3, #96	@ 0x60
 800838a:	d877      	bhi.n	800847c <HAL_TIM_ConfigClockSource+0x16c>
 800838c:	2b50      	cmp	r3, #80	@ 0x50
 800838e:	d03c      	beq.n	800840a <HAL_TIM_ConfigClockSource+0xfa>
 8008390:	2b50      	cmp	r3, #80	@ 0x50
 8008392:	d873      	bhi.n	800847c <HAL_TIM_ConfigClockSource+0x16c>
 8008394:	2b40      	cmp	r3, #64	@ 0x40
 8008396:	d058      	beq.n	800844a <HAL_TIM_ConfigClockSource+0x13a>
 8008398:	2b40      	cmp	r3, #64	@ 0x40
 800839a:	d86f      	bhi.n	800847c <HAL_TIM_ConfigClockSource+0x16c>
 800839c:	2b30      	cmp	r3, #48	@ 0x30
 800839e:	d064      	beq.n	800846a <HAL_TIM_ConfigClockSource+0x15a>
 80083a0:	2b30      	cmp	r3, #48	@ 0x30
 80083a2:	d86b      	bhi.n	800847c <HAL_TIM_ConfigClockSource+0x16c>
 80083a4:	2b20      	cmp	r3, #32
 80083a6:	d060      	beq.n	800846a <HAL_TIM_ConfigClockSource+0x15a>
 80083a8:	2b20      	cmp	r3, #32
 80083aa:	d867      	bhi.n	800847c <HAL_TIM_ConfigClockSource+0x16c>
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d05c      	beq.n	800846a <HAL_TIM_ConfigClockSource+0x15a>
 80083b0:	2b10      	cmp	r3, #16
 80083b2:	d05a      	beq.n	800846a <HAL_TIM_ConfigClockSource+0x15a>
 80083b4:	e062      	b.n	800847c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80083c6:	f000 fcc7 	bl	8008d58 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	689b      	ldr	r3, [r3, #8]
 80083d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80083d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	68ba      	ldr	r2, [r7, #8]
 80083e0:	609a      	str	r2, [r3, #8]
      break;
 80083e2:	e04f      	b.n	8008484 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80083f4:	f000 fcb0 	bl	8008d58 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	689a      	ldr	r2, [r3, #8]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008406:	609a      	str	r2, [r3, #8]
      break;
 8008408:	e03c      	b.n	8008484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008416:	461a      	mov	r2, r3
 8008418:	f000 fb6e 	bl	8008af8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	2150      	movs	r1, #80	@ 0x50
 8008422:	4618      	mov	r0, r3
 8008424:	f000 fc7d 	bl	8008d22 <TIM_ITRx_SetConfig>
      break;
 8008428:	e02c      	b.n	8008484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008436:	461a      	mov	r2, r3
 8008438:	f000 fbca 	bl	8008bd0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	2160      	movs	r1, #96	@ 0x60
 8008442:	4618      	mov	r0, r3
 8008444:	f000 fc6d 	bl	8008d22 <TIM_ITRx_SetConfig>
      break;
 8008448:	e01c      	b.n	8008484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008456:	461a      	mov	r2, r3
 8008458:	f000 fb4e 	bl	8008af8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	2140      	movs	r1, #64	@ 0x40
 8008462:	4618      	mov	r0, r3
 8008464:	f000 fc5d 	bl	8008d22 <TIM_ITRx_SetConfig>
      break;
 8008468:	e00c      	b.n	8008484 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681a      	ldr	r2, [r3, #0]
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4619      	mov	r1, r3
 8008474:	4610      	mov	r0, r2
 8008476:	f000 fc54 	bl	8008d22 <TIM_ITRx_SetConfig>
      break;
 800847a:	e003      	b.n	8008484 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800847c:	2301      	movs	r3, #1
 800847e:	73fb      	strb	r3, [r7, #15]
      break;
 8008480:	e000      	b.n	8008484 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008482:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2201      	movs	r2, #1
 8008488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2200      	movs	r2, #0
 8008490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008494:	7bfb      	ldrb	r3, [r7, #15]
}
 8008496:	4618      	mov	r0, r3
 8008498:	3710      	adds	r7, #16
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}
	...

080084a0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80084a0:	b480      	push	{r7}
 80084a2:	b085      	sub	sp, #20
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
 80084a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80084aa:	2300      	movs	r3, #0
 80084ac:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	2b0c      	cmp	r3, #12
 80084b2:	d831      	bhi.n	8008518 <HAL_TIM_ReadCapturedValue+0x78>
 80084b4:	a201      	add	r2, pc, #4	@ (adr r2, 80084bc <HAL_TIM_ReadCapturedValue+0x1c>)
 80084b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084ba:	bf00      	nop
 80084bc:	080084f1 	.word	0x080084f1
 80084c0:	08008519 	.word	0x08008519
 80084c4:	08008519 	.word	0x08008519
 80084c8:	08008519 	.word	0x08008519
 80084cc:	080084fb 	.word	0x080084fb
 80084d0:	08008519 	.word	0x08008519
 80084d4:	08008519 	.word	0x08008519
 80084d8:	08008519 	.word	0x08008519
 80084dc:	08008505 	.word	0x08008505
 80084e0:	08008519 	.word	0x08008519
 80084e4:	08008519 	.word	0x08008519
 80084e8:	08008519 	.word	0x08008519
 80084ec:	0800850f 	.word	0x0800850f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084f6:	60fb      	str	r3, [r7, #12]

      break;
 80084f8:	e00f      	b.n	800851a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008500:	60fb      	str	r3, [r7, #12]

      break;
 8008502:	e00a      	b.n	800851a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800850a:	60fb      	str	r3, [r7, #12]

      break;
 800850c:	e005      	b.n	800851a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008514:	60fb      	str	r3, [r7, #12]

      break;
 8008516:	e000      	b.n	800851a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008518:	bf00      	nop
  }

  return tmpreg;
 800851a:	68fb      	ldr	r3, [r7, #12]
}
 800851c:	4618      	mov	r0, r3
 800851e:	3714      	adds	r7, #20
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800853c:	b480      	push	{r7}
 800853e:	b083      	sub	sp, #12
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008544:	bf00      	nop
 8008546:	370c      	adds	r7, #12
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr

08008550 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008550:	b480      	push	{r7}
 8008552:	b083      	sub	sp, #12
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008558:	bf00      	nop
 800855a:	370c      	adds	r7, #12
 800855c:	46bd      	mov	sp, r7
 800855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008562:	4770      	bx	lr

08008564 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008564:	b480      	push	{r7}
 8008566:	b085      	sub	sp, #20
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
 800856c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	4a43      	ldr	r2, [pc, #268]	@ (8008684 <TIM_Base_SetConfig+0x120>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d013      	beq.n	80085a4 <TIM_Base_SetConfig+0x40>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008582:	d00f      	beq.n	80085a4 <TIM_Base_SetConfig+0x40>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	4a40      	ldr	r2, [pc, #256]	@ (8008688 <TIM_Base_SetConfig+0x124>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d00b      	beq.n	80085a4 <TIM_Base_SetConfig+0x40>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	4a3f      	ldr	r2, [pc, #252]	@ (800868c <TIM_Base_SetConfig+0x128>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d007      	beq.n	80085a4 <TIM_Base_SetConfig+0x40>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	4a3e      	ldr	r2, [pc, #248]	@ (8008690 <TIM_Base_SetConfig+0x12c>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d003      	beq.n	80085a4 <TIM_Base_SetConfig+0x40>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	4a3d      	ldr	r2, [pc, #244]	@ (8008694 <TIM_Base_SetConfig+0x130>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d108      	bne.n	80085b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	68fa      	ldr	r2, [r7, #12]
 80085b2:	4313      	orrs	r3, r2
 80085b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	4a32      	ldr	r2, [pc, #200]	@ (8008684 <TIM_Base_SetConfig+0x120>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d02b      	beq.n	8008616 <TIM_Base_SetConfig+0xb2>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085c4:	d027      	beq.n	8008616 <TIM_Base_SetConfig+0xb2>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	4a2f      	ldr	r2, [pc, #188]	@ (8008688 <TIM_Base_SetConfig+0x124>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d023      	beq.n	8008616 <TIM_Base_SetConfig+0xb2>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	4a2e      	ldr	r2, [pc, #184]	@ (800868c <TIM_Base_SetConfig+0x128>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d01f      	beq.n	8008616 <TIM_Base_SetConfig+0xb2>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	4a2d      	ldr	r2, [pc, #180]	@ (8008690 <TIM_Base_SetConfig+0x12c>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d01b      	beq.n	8008616 <TIM_Base_SetConfig+0xb2>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	4a2c      	ldr	r2, [pc, #176]	@ (8008694 <TIM_Base_SetConfig+0x130>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d017      	beq.n	8008616 <TIM_Base_SetConfig+0xb2>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	4a2b      	ldr	r2, [pc, #172]	@ (8008698 <TIM_Base_SetConfig+0x134>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d013      	beq.n	8008616 <TIM_Base_SetConfig+0xb2>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	4a2a      	ldr	r2, [pc, #168]	@ (800869c <TIM_Base_SetConfig+0x138>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d00f      	beq.n	8008616 <TIM_Base_SetConfig+0xb2>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	4a29      	ldr	r2, [pc, #164]	@ (80086a0 <TIM_Base_SetConfig+0x13c>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d00b      	beq.n	8008616 <TIM_Base_SetConfig+0xb2>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	4a28      	ldr	r2, [pc, #160]	@ (80086a4 <TIM_Base_SetConfig+0x140>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d007      	beq.n	8008616 <TIM_Base_SetConfig+0xb2>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	4a27      	ldr	r2, [pc, #156]	@ (80086a8 <TIM_Base_SetConfig+0x144>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d003      	beq.n	8008616 <TIM_Base_SetConfig+0xb2>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	4a26      	ldr	r2, [pc, #152]	@ (80086ac <TIM_Base_SetConfig+0x148>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d108      	bne.n	8008628 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800861c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	68db      	ldr	r3, [r3, #12]
 8008622:	68fa      	ldr	r2, [r7, #12]
 8008624:	4313      	orrs	r3, r2
 8008626:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	695b      	ldr	r3, [r3, #20]
 8008632:	4313      	orrs	r3, r2
 8008634:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	689a      	ldr	r2, [r3, #8]
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	681a      	ldr	r2, [r3, #0]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	4a0e      	ldr	r2, [pc, #56]	@ (8008684 <TIM_Base_SetConfig+0x120>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d003      	beq.n	8008656 <TIM_Base_SetConfig+0xf2>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	4a10      	ldr	r2, [pc, #64]	@ (8008694 <TIM_Base_SetConfig+0x130>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d103      	bne.n	800865e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	691a      	ldr	r2, [r3, #16]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f043 0204 	orr.w	r2, r3, #4
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2201      	movs	r2, #1
 800866e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	68fa      	ldr	r2, [r7, #12]
 8008674:	601a      	str	r2, [r3, #0]
}
 8008676:	bf00      	nop
 8008678:	3714      	adds	r7, #20
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr
 8008682:	bf00      	nop
 8008684:	40010000 	.word	0x40010000
 8008688:	40000400 	.word	0x40000400
 800868c:	40000800 	.word	0x40000800
 8008690:	40000c00 	.word	0x40000c00
 8008694:	40010400 	.word	0x40010400
 8008698:	40014000 	.word	0x40014000
 800869c:	40014400 	.word	0x40014400
 80086a0:	40014800 	.word	0x40014800
 80086a4:	40001800 	.word	0x40001800
 80086a8:	40001c00 	.word	0x40001c00
 80086ac:	40002000 	.word	0x40002000

080086b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b087      	sub	sp, #28
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6a1b      	ldr	r3, [r3, #32]
 80086be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6a1b      	ldr	r3, [r3, #32]
 80086c4:	f023 0201 	bic.w	r2, r3, #1
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	699b      	ldr	r3, [r3, #24]
 80086d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f023 0303 	bic.w	r3, r3, #3
 80086e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	68fa      	ldr	r2, [r7, #12]
 80086ee:	4313      	orrs	r3, r2
 80086f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	f023 0302 	bic.w	r3, r3, #2
 80086f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	689b      	ldr	r3, [r3, #8]
 80086fe:	697a      	ldr	r2, [r7, #20]
 8008700:	4313      	orrs	r3, r2
 8008702:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	4a20      	ldr	r2, [pc, #128]	@ (8008788 <TIM_OC1_SetConfig+0xd8>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d003      	beq.n	8008714 <TIM_OC1_SetConfig+0x64>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	4a1f      	ldr	r2, [pc, #124]	@ (800878c <TIM_OC1_SetConfig+0xdc>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d10c      	bne.n	800872e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	f023 0308 	bic.w	r3, r3, #8
 800871a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	68db      	ldr	r3, [r3, #12]
 8008720:	697a      	ldr	r2, [r7, #20]
 8008722:	4313      	orrs	r3, r2
 8008724:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	f023 0304 	bic.w	r3, r3, #4
 800872c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	4a15      	ldr	r2, [pc, #84]	@ (8008788 <TIM_OC1_SetConfig+0xd8>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d003      	beq.n	800873e <TIM_OC1_SetConfig+0x8e>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	4a14      	ldr	r2, [pc, #80]	@ (800878c <TIM_OC1_SetConfig+0xdc>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d111      	bne.n	8008762 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008744:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800874c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	695b      	ldr	r3, [r3, #20]
 8008752:	693a      	ldr	r2, [r7, #16]
 8008754:	4313      	orrs	r3, r2
 8008756:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	699b      	ldr	r3, [r3, #24]
 800875c:	693a      	ldr	r2, [r7, #16]
 800875e:	4313      	orrs	r3, r2
 8008760:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	693a      	ldr	r2, [r7, #16]
 8008766:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	68fa      	ldr	r2, [r7, #12]
 800876c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	685a      	ldr	r2, [r3, #4]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	697a      	ldr	r2, [r7, #20]
 800877a:	621a      	str	r2, [r3, #32]
}
 800877c:	bf00      	nop
 800877e:	371c      	adds	r7, #28
 8008780:	46bd      	mov	sp, r7
 8008782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008786:	4770      	bx	lr
 8008788:	40010000 	.word	0x40010000
 800878c:	40010400 	.word	0x40010400

08008790 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008790:	b480      	push	{r7}
 8008792:	b087      	sub	sp, #28
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
 8008798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6a1b      	ldr	r3, [r3, #32]
 800879e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6a1b      	ldr	r3, [r3, #32]
 80087a4:	f023 0210 	bic.w	r2, r3, #16
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	699b      	ldr	r3, [r3, #24]
 80087b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	021b      	lsls	r3, r3, #8
 80087ce:	68fa      	ldr	r2, [r7, #12]
 80087d0:	4313      	orrs	r3, r2
 80087d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	f023 0320 	bic.w	r3, r3, #32
 80087da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	689b      	ldr	r3, [r3, #8]
 80087e0:	011b      	lsls	r3, r3, #4
 80087e2:	697a      	ldr	r2, [r7, #20]
 80087e4:	4313      	orrs	r3, r2
 80087e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	4a22      	ldr	r2, [pc, #136]	@ (8008874 <TIM_OC2_SetConfig+0xe4>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d003      	beq.n	80087f8 <TIM_OC2_SetConfig+0x68>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	4a21      	ldr	r2, [pc, #132]	@ (8008878 <TIM_OC2_SetConfig+0xe8>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d10d      	bne.n	8008814 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	68db      	ldr	r3, [r3, #12]
 8008804:	011b      	lsls	r3, r3, #4
 8008806:	697a      	ldr	r2, [r7, #20]
 8008808:	4313      	orrs	r3, r2
 800880a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008812:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	4a17      	ldr	r2, [pc, #92]	@ (8008874 <TIM_OC2_SetConfig+0xe4>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d003      	beq.n	8008824 <TIM_OC2_SetConfig+0x94>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	4a16      	ldr	r2, [pc, #88]	@ (8008878 <TIM_OC2_SetConfig+0xe8>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d113      	bne.n	800884c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800882a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008832:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	695b      	ldr	r3, [r3, #20]
 8008838:	009b      	lsls	r3, r3, #2
 800883a:	693a      	ldr	r2, [r7, #16]
 800883c:	4313      	orrs	r3, r2
 800883e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	699b      	ldr	r3, [r3, #24]
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	693a      	ldr	r2, [r7, #16]
 8008848:	4313      	orrs	r3, r2
 800884a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	693a      	ldr	r2, [r7, #16]
 8008850:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	68fa      	ldr	r2, [r7, #12]
 8008856:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	685a      	ldr	r2, [r3, #4]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	697a      	ldr	r2, [r7, #20]
 8008864:	621a      	str	r2, [r3, #32]
}
 8008866:	bf00      	nop
 8008868:	371c      	adds	r7, #28
 800886a:	46bd      	mov	sp, r7
 800886c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008870:	4770      	bx	lr
 8008872:	bf00      	nop
 8008874:	40010000 	.word	0x40010000
 8008878:	40010400 	.word	0x40010400

0800887c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800887c:	b480      	push	{r7}
 800887e:	b087      	sub	sp, #28
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
 8008884:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6a1b      	ldr	r3, [r3, #32]
 800888a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6a1b      	ldr	r3, [r3, #32]
 8008890:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	69db      	ldr	r3, [r3, #28]
 80088a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f023 0303 	bic.w	r3, r3, #3
 80088b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	68fa      	ldr	r2, [r7, #12]
 80088ba:	4313      	orrs	r3, r2
 80088bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80088be:	697b      	ldr	r3, [r7, #20]
 80088c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80088c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	689b      	ldr	r3, [r3, #8]
 80088ca:	021b      	lsls	r3, r3, #8
 80088cc:	697a      	ldr	r2, [r7, #20]
 80088ce:	4313      	orrs	r3, r2
 80088d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	4a21      	ldr	r2, [pc, #132]	@ (800895c <TIM_OC3_SetConfig+0xe0>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d003      	beq.n	80088e2 <TIM_OC3_SetConfig+0x66>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	4a20      	ldr	r2, [pc, #128]	@ (8008960 <TIM_OC3_SetConfig+0xe4>)
 80088de:	4293      	cmp	r3, r2
 80088e0:	d10d      	bne.n	80088fe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80088e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	68db      	ldr	r3, [r3, #12]
 80088ee:	021b      	lsls	r3, r3, #8
 80088f0:	697a      	ldr	r2, [r7, #20]
 80088f2:	4313      	orrs	r3, r2
 80088f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80088f6:	697b      	ldr	r3, [r7, #20]
 80088f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80088fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	4a16      	ldr	r2, [pc, #88]	@ (800895c <TIM_OC3_SetConfig+0xe0>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d003      	beq.n	800890e <TIM_OC3_SetConfig+0x92>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	4a15      	ldr	r2, [pc, #84]	@ (8008960 <TIM_OC3_SetConfig+0xe4>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d113      	bne.n	8008936 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008914:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800891c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	695b      	ldr	r3, [r3, #20]
 8008922:	011b      	lsls	r3, r3, #4
 8008924:	693a      	ldr	r2, [r7, #16]
 8008926:	4313      	orrs	r3, r2
 8008928:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	699b      	ldr	r3, [r3, #24]
 800892e:	011b      	lsls	r3, r3, #4
 8008930:	693a      	ldr	r2, [r7, #16]
 8008932:	4313      	orrs	r3, r2
 8008934:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	693a      	ldr	r2, [r7, #16]
 800893a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	68fa      	ldr	r2, [r7, #12]
 8008940:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	685a      	ldr	r2, [r3, #4]
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	697a      	ldr	r2, [r7, #20]
 800894e:	621a      	str	r2, [r3, #32]
}
 8008950:	bf00      	nop
 8008952:	371c      	adds	r7, #28
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr
 800895c:	40010000 	.word	0x40010000
 8008960:	40010400 	.word	0x40010400

08008964 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008964:	b480      	push	{r7}
 8008966:	b087      	sub	sp, #28
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
 800896c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6a1b      	ldr	r3, [r3, #32]
 8008972:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6a1b      	ldr	r3, [r3, #32]
 8008978:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	69db      	ldr	r3, [r3, #28]
 800898a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008992:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800899a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	021b      	lsls	r3, r3, #8
 80089a2:	68fa      	ldr	r2, [r7, #12]
 80089a4:	4313      	orrs	r3, r2
 80089a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80089ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	031b      	lsls	r3, r3, #12
 80089b6:	693a      	ldr	r2, [r7, #16]
 80089b8:	4313      	orrs	r3, r2
 80089ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	4a12      	ldr	r2, [pc, #72]	@ (8008a08 <TIM_OC4_SetConfig+0xa4>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d003      	beq.n	80089cc <TIM_OC4_SetConfig+0x68>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	4a11      	ldr	r2, [pc, #68]	@ (8008a0c <TIM_OC4_SetConfig+0xa8>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d109      	bne.n	80089e0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80089d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	695b      	ldr	r3, [r3, #20]
 80089d8:	019b      	lsls	r3, r3, #6
 80089da:	697a      	ldr	r2, [r7, #20]
 80089dc:	4313      	orrs	r3, r2
 80089de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	697a      	ldr	r2, [r7, #20]
 80089e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	68fa      	ldr	r2, [r7, #12]
 80089ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	685a      	ldr	r2, [r3, #4]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	693a      	ldr	r2, [r7, #16]
 80089f8:	621a      	str	r2, [r3, #32]
}
 80089fa:	bf00      	nop
 80089fc:	371c      	adds	r7, #28
 80089fe:	46bd      	mov	sp, r7
 8008a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a04:	4770      	bx	lr
 8008a06:	bf00      	nop
 8008a08:	40010000 	.word	0x40010000
 8008a0c:	40010400 	.word	0x40010400

08008a10 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b087      	sub	sp, #28
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	60f8      	str	r0, [r7, #12]
 8008a18:	60b9      	str	r1, [r7, #8]
 8008a1a:	607a      	str	r2, [r7, #4]
 8008a1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	6a1b      	ldr	r3, [r3, #32]
 8008a22:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	6a1b      	ldr	r3, [r3, #32]
 8008a28:	f023 0201 	bic.w	r2, r3, #1
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	699b      	ldr	r3, [r3, #24]
 8008a34:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	4a28      	ldr	r2, [pc, #160]	@ (8008adc <TIM_TI1_SetConfig+0xcc>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d01b      	beq.n	8008a76 <TIM_TI1_SetConfig+0x66>
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a44:	d017      	beq.n	8008a76 <TIM_TI1_SetConfig+0x66>
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	4a25      	ldr	r2, [pc, #148]	@ (8008ae0 <TIM_TI1_SetConfig+0xd0>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d013      	beq.n	8008a76 <TIM_TI1_SetConfig+0x66>
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	4a24      	ldr	r2, [pc, #144]	@ (8008ae4 <TIM_TI1_SetConfig+0xd4>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d00f      	beq.n	8008a76 <TIM_TI1_SetConfig+0x66>
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	4a23      	ldr	r2, [pc, #140]	@ (8008ae8 <TIM_TI1_SetConfig+0xd8>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d00b      	beq.n	8008a76 <TIM_TI1_SetConfig+0x66>
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	4a22      	ldr	r2, [pc, #136]	@ (8008aec <TIM_TI1_SetConfig+0xdc>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d007      	beq.n	8008a76 <TIM_TI1_SetConfig+0x66>
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	4a21      	ldr	r2, [pc, #132]	@ (8008af0 <TIM_TI1_SetConfig+0xe0>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d003      	beq.n	8008a76 <TIM_TI1_SetConfig+0x66>
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	4a20      	ldr	r2, [pc, #128]	@ (8008af4 <TIM_TI1_SetConfig+0xe4>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d101      	bne.n	8008a7a <TIM_TI1_SetConfig+0x6a>
 8008a76:	2301      	movs	r3, #1
 8008a78:	e000      	b.n	8008a7c <TIM_TI1_SetConfig+0x6c>
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d008      	beq.n	8008a92 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008a80:	697b      	ldr	r3, [r7, #20]
 8008a82:	f023 0303 	bic.w	r3, r3, #3
 8008a86:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008a88:	697a      	ldr	r2, [r7, #20]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	617b      	str	r3, [r7, #20]
 8008a90:	e003      	b.n	8008a9a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	f043 0301 	orr.w	r3, r3, #1
 8008a98:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008aa0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	011b      	lsls	r3, r3, #4
 8008aa6:	b2db      	uxtb	r3, r3
 8008aa8:	697a      	ldr	r2, [r7, #20]
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008aae:	693b      	ldr	r3, [r7, #16]
 8008ab0:	f023 030a 	bic.w	r3, r3, #10
 8008ab4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	f003 030a 	and.w	r3, r3, #10
 8008abc:	693a      	ldr	r2, [r7, #16]
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	697a      	ldr	r2, [r7, #20]
 8008ac6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	693a      	ldr	r2, [r7, #16]
 8008acc:	621a      	str	r2, [r3, #32]
}
 8008ace:	bf00      	nop
 8008ad0:	371c      	adds	r7, #28
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr
 8008ada:	bf00      	nop
 8008adc:	40010000 	.word	0x40010000
 8008ae0:	40000400 	.word	0x40000400
 8008ae4:	40000800 	.word	0x40000800
 8008ae8:	40000c00 	.word	0x40000c00
 8008aec:	40010400 	.word	0x40010400
 8008af0:	40014000 	.word	0x40014000
 8008af4:	40001800 	.word	0x40001800

08008af8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008af8:	b480      	push	{r7}
 8008afa:	b087      	sub	sp, #28
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	60f8      	str	r0, [r7, #12]
 8008b00:	60b9      	str	r1, [r7, #8]
 8008b02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	6a1b      	ldr	r3, [r3, #32]
 8008b08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	6a1b      	ldr	r3, [r3, #32]
 8008b0e:	f023 0201 	bic.w	r2, r3, #1
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	699b      	ldr	r3, [r3, #24]
 8008b1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	011b      	lsls	r3, r3, #4
 8008b28:	693a      	ldr	r2, [r7, #16]
 8008b2a:	4313      	orrs	r3, r2
 8008b2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	f023 030a 	bic.w	r3, r3, #10
 8008b34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008b36:	697a      	ldr	r2, [r7, #20]
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	693a      	ldr	r2, [r7, #16]
 8008b42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	697a      	ldr	r2, [r7, #20]
 8008b48:	621a      	str	r2, [r3, #32]
}
 8008b4a:	bf00      	nop
 8008b4c:	371c      	adds	r7, #28
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr

08008b56 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008b56:	b480      	push	{r7}
 8008b58:	b087      	sub	sp, #28
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	60f8      	str	r0, [r7, #12]
 8008b5e:	60b9      	str	r1, [r7, #8]
 8008b60:	607a      	str	r2, [r7, #4]
 8008b62:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	6a1b      	ldr	r3, [r3, #32]
 8008b68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	6a1b      	ldr	r3, [r3, #32]
 8008b6e:	f023 0210 	bic.w	r2, r3, #16
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	699b      	ldr	r3, [r3, #24]
 8008b7a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008b7c:	693b      	ldr	r3, [r7, #16]
 8008b7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	021b      	lsls	r3, r3, #8
 8008b88:	693a      	ldr	r2, [r7, #16]
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b8e:	693b      	ldr	r3, [r7, #16]
 8008b90:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008b94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	031b      	lsls	r3, r3, #12
 8008b9a:	b29b      	uxth	r3, r3
 8008b9c:	693a      	ldr	r2, [r7, #16]
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008ba8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	011b      	lsls	r3, r3, #4
 8008bae:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008bb2:	697a      	ldr	r2, [r7, #20]
 8008bb4:	4313      	orrs	r3, r2
 8008bb6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	693a      	ldr	r2, [r7, #16]
 8008bbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	697a      	ldr	r2, [r7, #20]
 8008bc2:	621a      	str	r2, [r3, #32]
}
 8008bc4:	bf00      	nop
 8008bc6:	371c      	adds	r7, #28
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr

08008bd0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b087      	sub	sp, #28
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	60f8      	str	r0, [r7, #12]
 8008bd8:	60b9      	str	r1, [r7, #8]
 8008bda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	6a1b      	ldr	r3, [r3, #32]
 8008be0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	6a1b      	ldr	r3, [r3, #32]
 8008be6:	f023 0210 	bic.w	r2, r3, #16
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	699b      	ldr	r3, [r3, #24]
 8008bf2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008bfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	031b      	lsls	r3, r3, #12
 8008c00:	693a      	ldr	r2, [r7, #16]
 8008c02:	4313      	orrs	r3, r2
 8008c04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c06:	697b      	ldr	r3, [r7, #20]
 8008c08:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008c0c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	011b      	lsls	r3, r3, #4
 8008c12:	697a      	ldr	r2, [r7, #20]
 8008c14:	4313      	orrs	r3, r2
 8008c16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	693a      	ldr	r2, [r7, #16]
 8008c1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	697a      	ldr	r2, [r7, #20]
 8008c22:	621a      	str	r2, [r3, #32]
}
 8008c24:	bf00      	nop
 8008c26:	371c      	adds	r7, #28
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr

08008c30 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b087      	sub	sp, #28
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	60f8      	str	r0, [r7, #12]
 8008c38:	60b9      	str	r1, [r7, #8]
 8008c3a:	607a      	str	r2, [r7, #4]
 8008c3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	6a1b      	ldr	r3, [r3, #32]
 8008c42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	6a1b      	ldr	r3, [r3, #32]
 8008c48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	69db      	ldr	r3, [r3, #28]
 8008c54:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008c56:	693b      	ldr	r3, [r7, #16]
 8008c58:	f023 0303 	bic.w	r3, r3, #3
 8008c5c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008c5e:	693a      	ldr	r2, [r7, #16]
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c6c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	011b      	lsls	r3, r3, #4
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	693a      	ldr	r2, [r7, #16]
 8008c76:	4313      	orrs	r3, r2
 8008c78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008c80:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	021b      	lsls	r3, r3, #8
 8008c86:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008c8a:	697a      	ldr	r2, [r7, #20]
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	693a      	ldr	r2, [r7, #16]
 8008c94:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	697a      	ldr	r2, [r7, #20]
 8008c9a:	621a      	str	r2, [r3, #32]
}
 8008c9c:	bf00      	nop
 8008c9e:	371c      	adds	r7, #28
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca6:	4770      	bx	lr

08008ca8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b087      	sub	sp, #28
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	607a      	str	r2, [r7, #4]
 8008cb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	6a1b      	ldr	r3, [r3, #32]
 8008cba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	6a1b      	ldr	r3, [r3, #32]
 8008cc0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	69db      	ldr	r3, [r3, #28]
 8008ccc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008cd4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	021b      	lsls	r3, r3, #8
 8008cda:	693a      	ldr	r2, [r7, #16]
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008ce6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	031b      	lsls	r3, r3, #12
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	693a      	ldr	r2, [r7, #16]
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008cfa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	031b      	lsls	r3, r3, #12
 8008d00:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008d04:	697a      	ldr	r2, [r7, #20]
 8008d06:	4313      	orrs	r3, r2
 8008d08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	693a      	ldr	r2, [r7, #16]
 8008d0e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	697a      	ldr	r2, [r7, #20]
 8008d14:	621a      	str	r2, [r3, #32]
}
 8008d16:	bf00      	nop
 8008d18:	371c      	adds	r7, #28
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d20:	4770      	bx	lr

08008d22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d22:	b480      	push	{r7}
 8008d24:	b085      	sub	sp, #20
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
 8008d2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	689b      	ldr	r3, [r3, #8]
 8008d30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008d3a:	683a      	ldr	r2, [r7, #0]
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	f043 0307 	orr.w	r3, r3, #7
 8008d44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	68fa      	ldr	r2, [r7, #12]
 8008d4a:	609a      	str	r2, [r3, #8]
}
 8008d4c:	bf00      	nop
 8008d4e:	3714      	adds	r7, #20
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr

08008d58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b087      	sub	sp, #28
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	60f8      	str	r0, [r7, #12]
 8008d60:	60b9      	str	r1, [r7, #8]
 8008d62:	607a      	str	r2, [r7, #4]
 8008d64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	689b      	ldr	r3, [r3, #8]
 8008d6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d6c:	697b      	ldr	r3, [r7, #20]
 8008d6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008d72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	021a      	lsls	r2, r3, #8
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	431a      	orrs	r2, r3
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	697a      	ldr	r2, [r7, #20]
 8008d82:	4313      	orrs	r3, r2
 8008d84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	697a      	ldr	r2, [r7, #20]
 8008d8a:	609a      	str	r2, [r3, #8]
}
 8008d8c:	bf00      	nop
 8008d8e:	371c      	adds	r7, #28
 8008d90:	46bd      	mov	sp, r7
 8008d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d96:	4770      	bx	lr

08008d98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b087      	sub	sp, #28
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	60f8      	str	r0, [r7, #12]
 8008da0:	60b9      	str	r1, [r7, #8]
 8008da2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	f003 031f 	and.w	r3, r3, #31
 8008daa:	2201      	movs	r2, #1
 8008dac:	fa02 f303 	lsl.w	r3, r2, r3
 8008db0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	6a1a      	ldr	r2, [r3, #32]
 8008db6:	697b      	ldr	r3, [r7, #20]
 8008db8:	43db      	mvns	r3, r3
 8008dba:	401a      	ands	r2, r3
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	6a1a      	ldr	r2, [r3, #32]
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	f003 031f 	and.w	r3, r3, #31
 8008dca:	6879      	ldr	r1, [r7, #4]
 8008dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8008dd0:	431a      	orrs	r2, r3
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	621a      	str	r2, [r3, #32]
}
 8008dd6:	bf00      	nop
 8008dd8:	371c      	adds	r7, #28
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de0:	4770      	bx	lr
	...

08008de4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b085      	sub	sp, #20
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
 8008dec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d101      	bne.n	8008dfc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008df8:	2302      	movs	r3, #2
 8008dfa:	e05a      	b.n	8008eb2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2202      	movs	r2, #2
 8008e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	685b      	ldr	r3, [r3, #4]
 8008e12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	689b      	ldr	r3, [r3, #8]
 8008e1a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	68fa      	ldr	r2, [r7, #12]
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	68fa      	ldr	r2, [r7, #12]
 8008e34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4a21      	ldr	r2, [pc, #132]	@ (8008ec0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d022      	beq.n	8008e86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e48:	d01d      	beq.n	8008e86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	4a1d      	ldr	r2, [pc, #116]	@ (8008ec4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d018      	beq.n	8008e86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4a1b      	ldr	r2, [pc, #108]	@ (8008ec8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d013      	beq.n	8008e86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	4a1a      	ldr	r2, [pc, #104]	@ (8008ecc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d00e      	beq.n	8008e86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4a18      	ldr	r2, [pc, #96]	@ (8008ed0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d009      	beq.n	8008e86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	4a17      	ldr	r2, [pc, #92]	@ (8008ed4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d004      	beq.n	8008e86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a15      	ldr	r2, [pc, #84]	@ (8008ed8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d10c      	bne.n	8008ea0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008e8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	68ba      	ldr	r2, [r7, #8]
 8008e94:	4313      	orrs	r3, r2
 8008e96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	68ba      	ldr	r2, [r7, #8]
 8008e9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008eb0:	2300      	movs	r3, #0
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	3714      	adds	r7, #20
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr
 8008ebe:	bf00      	nop
 8008ec0:	40010000 	.word	0x40010000
 8008ec4:	40000400 	.word	0x40000400
 8008ec8:	40000800 	.word	0x40000800
 8008ecc:	40000c00 	.word	0x40000c00
 8008ed0:	40010400 	.word	0x40010400
 8008ed4:	40014000 	.word	0x40014000
 8008ed8:	40001800 	.word	0x40001800

08008edc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b085      	sub	sp, #20
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ef0:	2b01      	cmp	r3, #1
 8008ef2:	d101      	bne.n	8008ef8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008ef4:	2302      	movs	r3, #2
 8008ef6:	e03d      	b.n	8008f74 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2201      	movs	r2, #1
 8008efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	68db      	ldr	r3, [r3, #12]
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	689b      	ldr	r3, [r3, #8]
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	685b      	ldr	r3, [r3, #4]
 8008f26:	4313      	orrs	r3, r2
 8008f28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	4313      	orrs	r3, r2
 8008f36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	691b      	ldr	r3, [r3, #16]
 8008f42:	4313      	orrs	r3, r2
 8008f44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	695b      	ldr	r3, [r3, #20]
 8008f50:	4313      	orrs	r3, r2
 8008f52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	69db      	ldr	r3, [r3, #28]
 8008f5e:	4313      	orrs	r3, r2
 8008f60:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	68fa      	ldr	r2, [r7, #12]
 8008f68:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f72:	2300      	movs	r3, #0
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3714      	adds	r7, #20
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7e:	4770      	bx	lr

08008f80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f88:	bf00      	nop
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b083      	sub	sp, #12
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f9c:	bf00      	nop
 8008f9e:	370c      	adds	r7, #12
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b082      	sub	sp, #8
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d101      	bne.n	8008fba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	e042      	b.n	8009040 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008fc0:	b2db      	uxtb	r3, r3
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d106      	bne.n	8008fd4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f7fb fe84 	bl	8004cdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2224      	movs	r2, #36	@ 0x24
 8008fd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	68da      	ldr	r2, [r3, #12]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008fea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f000 fdc9 	bl	8009b84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	691a      	ldr	r2, [r3, #16]
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009000:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	695a      	ldr	r2, [r3, #20]
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009010:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	68da      	ldr	r2, [r3, #12]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009020:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2200      	movs	r2, #0
 8009026:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2220      	movs	r2, #32
 800902c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2220      	movs	r2, #32
 8009034:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2200      	movs	r2, #0
 800903c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800903e:	2300      	movs	r3, #0
}
 8009040:	4618      	mov	r0, r3
 8009042:	3708      	adds	r7, #8
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b08a      	sub	sp, #40	@ 0x28
 800904c:	af02      	add	r7, sp, #8
 800904e:	60f8      	str	r0, [r7, #12]
 8009050:	60b9      	str	r1, [r7, #8]
 8009052:	603b      	str	r3, [r7, #0]
 8009054:	4613      	mov	r3, r2
 8009056:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009058:	2300      	movs	r3, #0
 800905a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009062:	b2db      	uxtb	r3, r3
 8009064:	2b20      	cmp	r3, #32
 8009066:	d175      	bne.n	8009154 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d002      	beq.n	8009074 <HAL_UART_Transmit+0x2c>
 800906e:	88fb      	ldrh	r3, [r7, #6]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d101      	bne.n	8009078 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009074:	2301      	movs	r3, #1
 8009076:	e06e      	b.n	8009156 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	2200      	movs	r2, #0
 800907c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2221      	movs	r2, #33	@ 0x21
 8009082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009086:	f7fc f83b 	bl	8005100 <HAL_GetTick>
 800908a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	88fa      	ldrh	r2, [r7, #6]
 8009090:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	88fa      	ldrh	r2, [r7, #6]
 8009096:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	689b      	ldr	r3, [r3, #8]
 800909c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090a0:	d108      	bne.n	80090b4 <HAL_UART_Transmit+0x6c>
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	691b      	ldr	r3, [r3, #16]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d104      	bne.n	80090b4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80090aa:	2300      	movs	r3, #0
 80090ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	61bb      	str	r3, [r7, #24]
 80090b2:	e003      	b.n	80090bc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80090b8:	2300      	movs	r3, #0
 80090ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80090bc:	e02e      	b.n	800911c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	9300      	str	r3, [sp, #0]
 80090c2:	697b      	ldr	r3, [r7, #20]
 80090c4:	2200      	movs	r2, #0
 80090c6:	2180      	movs	r1, #128	@ 0x80
 80090c8:	68f8      	ldr	r0, [r7, #12]
 80090ca:	f000 fb2d 	bl	8009728 <UART_WaitOnFlagUntilTimeout>
 80090ce:	4603      	mov	r3, r0
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d005      	beq.n	80090e0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	2220      	movs	r2, #32
 80090d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80090dc:	2303      	movs	r3, #3
 80090de:	e03a      	b.n	8009156 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80090e0:	69fb      	ldr	r3, [r7, #28]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d10b      	bne.n	80090fe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80090e6:	69bb      	ldr	r3, [r7, #24]
 80090e8:	881b      	ldrh	r3, [r3, #0]
 80090ea:	461a      	mov	r2, r3
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80090f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80090f6:	69bb      	ldr	r3, [r7, #24]
 80090f8:	3302      	adds	r3, #2
 80090fa:	61bb      	str	r3, [r7, #24]
 80090fc:	e007      	b.n	800910e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80090fe:	69fb      	ldr	r3, [r7, #28]
 8009100:	781a      	ldrb	r2, [r3, #0]
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009108:	69fb      	ldr	r3, [r7, #28]
 800910a:	3301      	adds	r3, #1
 800910c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009112:	b29b      	uxth	r3, r3
 8009114:	3b01      	subs	r3, #1
 8009116:	b29a      	uxth	r2, r3
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009120:	b29b      	uxth	r3, r3
 8009122:	2b00      	cmp	r3, #0
 8009124:	d1cb      	bne.n	80090be <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	9300      	str	r3, [sp, #0]
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	2200      	movs	r2, #0
 800912e:	2140      	movs	r1, #64	@ 0x40
 8009130:	68f8      	ldr	r0, [r7, #12]
 8009132:	f000 faf9 	bl	8009728 <UART_WaitOnFlagUntilTimeout>
 8009136:	4603      	mov	r3, r0
 8009138:	2b00      	cmp	r3, #0
 800913a:	d005      	beq.n	8009148 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	2220      	movs	r2, #32
 8009140:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009144:	2303      	movs	r3, #3
 8009146:	e006      	b.n	8009156 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	2220      	movs	r2, #32
 800914c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009150:	2300      	movs	r3, #0
 8009152:	e000      	b.n	8009156 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009154:	2302      	movs	r3, #2
  }
}
 8009156:	4618      	mov	r0, r3
 8009158:	3720      	adds	r7, #32
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}

0800915e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800915e:	b580      	push	{r7, lr}
 8009160:	b084      	sub	sp, #16
 8009162:	af00      	add	r7, sp, #0
 8009164:	60f8      	str	r0, [r7, #12]
 8009166:	60b9      	str	r1, [r7, #8]
 8009168:	4613      	mov	r3, r2
 800916a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009172:	b2db      	uxtb	r3, r3
 8009174:	2b20      	cmp	r3, #32
 8009176:	d112      	bne.n	800919e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d002      	beq.n	8009184 <HAL_UART_Receive_IT+0x26>
 800917e:	88fb      	ldrh	r3, [r7, #6]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d101      	bne.n	8009188 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009184:	2301      	movs	r3, #1
 8009186:	e00b      	b.n	80091a0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	2200      	movs	r2, #0
 800918c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800918e:	88fb      	ldrh	r3, [r7, #6]
 8009190:	461a      	mov	r2, r3
 8009192:	68b9      	ldr	r1, [r7, #8]
 8009194:	68f8      	ldr	r0, [r7, #12]
 8009196:	f000 fb20 	bl	80097da <UART_Start_Receive_IT>
 800919a:	4603      	mov	r3, r0
 800919c:	e000      	b.n	80091a0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800919e:	2302      	movs	r3, #2
  }
}
 80091a0:	4618      	mov	r0, r3
 80091a2:	3710      	adds	r7, #16
 80091a4:	46bd      	mov	sp, r7
 80091a6:	bd80      	pop	{r7, pc}

080091a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b0ba      	sub	sp, #232	@ 0xe8
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	68db      	ldr	r3, [r3, #12]
 80091c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	695b      	ldr	r3, [r3, #20]
 80091ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80091ce:	2300      	movs	r3, #0
 80091d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80091d4:	2300      	movs	r3, #0
 80091d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80091da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091de:	f003 030f 	and.w	r3, r3, #15
 80091e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80091e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d10f      	bne.n	800920e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80091ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091f2:	f003 0320 	and.w	r3, r3, #32
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d009      	beq.n	800920e <HAL_UART_IRQHandler+0x66>
 80091fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091fe:	f003 0320 	and.w	r3, r3, #32
 8009202:	2b00      	cmp	r3, #0
 8009204:	d003      	beq.n	800920e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f000 fbfd 	bl	8009a06 <UART_Receive_IT>
      return;
 800920c:	e273      	b.n	80096f6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800920e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009212:	2b00      	cmp	r3, #0
 8009214:	f000 80de 	beq.w	80093d4 <HAL_UART_IRQHandler+0x22c>
 8009218:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800921c:	f003 0301 	and.w	r3, r3, #1
 8009220:	2b00      	cmp	r3, #0
 8009222:	d106      	bne.n	8009232 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009228:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800922c:	2b00      	cmp	r3, #0
 800922e:	f000 80d1 	beq.w	80093d4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009236:	f003 0301 	and.w	r3, r3, #1
 800923a:	2b00      	cmp	r3, #0
 800923c:	d00b      	beq.n	8009256 <HAL_UART_IRQHandler+0xae>
 800923e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009242:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009246:	2b00      	cmp	r3, #0
 8009248:	d005      	beq.n	8009256 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800924e:	f043 0201 	orr.w	r2, r3, #1
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800925a:	f003 0304 	and.w	r3, r3, #4
 800925e:	2b00      	cmp	r3, #0
 8009260:	d00b      	beq.n	800927a <HAL_UART_IRQHandler+0xd2>
 8009262:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009266:	f003 0301 	and.w	r3, r3, #1
 800926a:	2b00      	cmp	r3, #0
 800926c:	d005      	beq.n	800927a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009272:	f043 0202 	orr.w	r2, r3, #2
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800927a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800927e:	f003 0302 	and.w	r3, r3, #2
 8009282:	2b00      	cmp	r3, #0
 8009284:	d00b      	beq.n	800929e <HAL_UART_IRQHandler+0xf6>
 8009286:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800928a:	f003 0301 	and.w	r3, r3, #1
 800928e:	2b00      	cmp	r3, #0
 8009290:	d005      	beq.n	800929e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009296:	f043 0204 	orr.w	r2, r3, #4
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800929e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092a2:	f003 0308 	and.w	r3, r3, #8
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d011      	beq.n	80092ce <HAL_UART_IRQHandler+0x126>
 80092aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092ae:	f003 0320 	and.w	r3, r3, #32
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d105      	bne.n	80092c2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80092b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80092ba:	f003 0301 	and.w	r3, r3, #1
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d005      	beq.n	80092ce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092c6:	f043 0208 	orr.w	r2, r3, #8
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	f000 820a 	beq.w	80096ec <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80092d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092dc:	f003 0320 	and.w	r3, r3, #32
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d008      	beq.n	80092f6 <HAL_UART_IRQHandler+0x14e>
 80092e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092e8:	f003 0320 	and.w	r3, r3, #32
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d002      	beq.n	80092f6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f000 fb88 	bl	8009a06 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	695b      	ldr	r3, [r3, #20]
 80092fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009300:	2b40      	cmp	r3, #64	@ 0x40
 8009302:	bf0c      	ite	eq
 8009304:	2301      	moveq	r3, #1
 8009306:	2300      	movne	r3, #0
 8009308:	b2db      	uxtb	r3, r3
 800930a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009312:	f003 0308 	and.w	r3, r3, #8
 8009316:	2b00      	cmp	r3, #0
 8009318:	d103      	bne.n	8009322 <HAL_UART_IRQHandler+0x17a>
 800931a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800931e:	2b00      	cmp	r3, #0
 8009320:	d04f      	beq.n	80093c2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 fa93 	bl	800984e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	695b      	ldr	r3, [r3, #20]
 800932e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009332:	2b40      	cmp	r3, #64	@ 0x40
 8009334:	d141      	bne.n	80093ba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	3314      	adds	r3, #20
 800933c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009340:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009344:	e853 3f00 	ldrex	r3, [r3]
 8009348:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800934c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009350:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009354:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	3314      	adds	r3, #20
 800935e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009362:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009366:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800936a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800936e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009372:	e841 2300 	strex	r3, r2, [r1]
 8009376:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800937a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800937e:	2b00      	cmp	r3, #0
 8009380:	d1d9      	bne.n	8009336 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009386:	2b00      	cmp	r3, #0
 8009388:	d013      	beq.n	80093b2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800938e:	4a8a      	ldr	r2, [pc, #552]	@ (80095b8 <HAL_UART_IRQHandler+0x410>)
 8009390:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009396:	4618      	mov	r0, r3
 8009398:	f7fc f863 	bl	8005462 <HAL_DMA_Abort_IT>
 800939c:	4603      	mov	r3, r0
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d016      	beq.n	80093d0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093a8:	687a      	ldr	r2, [r7, #4]
 80093aa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80093ac:	4610      	mov	r0, r2
 80093ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093b0:	e00e      	b.n	80093d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f7f8 fad2 	bl	800195c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093b8:	e00a      	b.n	80093d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80093ba:	6878      	ldr	r0, [r7, #4]
 80093bc:	f7f8 face 	bl	800195c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093c0:	e006      	b.n	80093d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f7f8 faca 	bl	800195c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2200      	movs	r2, #0
 80093cc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80093ce:	e18d      	b.n	80096ec <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093d0:	bf00      	nop
    return;
 80093d2:	e18b      	b.n	80096ec <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093d8:	2b01      	cmp	r3, #1
 80093da:	f040 8167 	bne.w	80096ac <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80093de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093e2:	f003 0310 	and.w	r3, r3, #16
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	f000 8160 	beq.w	80096ac <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80093ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093f0:	f003 0310 	and.w	r3, r3, #16
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	f000 8159 	beq.w	80096ac <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80093fa:	2300      	movs	r3, #0
 80093fc:	60bb      	str	r3, [r7, #8]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	60bb      	str	r3, [r7, #8]
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	685b      	ldr	r3, [r3, #4]
 800940c:	60bb      	str	r3, [r7, #8]
 800940e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	695b      	ldr	r3, [r3, #20]
 8009416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800941a:	2b40      	cmp	r3, #64	@ 0x40
 800941c:	f040 80ce 	bne.w	80095bc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	685b      	ldr	r3, [r3, #4]
 8009428:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800942c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009430:	2b00      	cmp	r3, #0
 8009432:	f000 80a9 	beq.w	8009588 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800943a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800943e:	429a      	cmp	r2, r3
 8009440:	f080 80a2 	bcs.w	8009588 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800944a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009450:	69db      	ldr	r3, [r3, #28]
 8009452:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009456:	f000 8088 	beq.w	800956a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	330c      	adds	r3, #12
 8009460:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009464:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009468:	e853 3f00 	ldrex	r3, [r3]
 800946c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009470:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009474:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009478:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	330c      	adds	r3, #12
 8009482:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009486:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800948a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800948e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009492:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009496:	e841 2300 	strex	r3, r2, [r1]
 800949a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800949e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d1d9      	bne.n	800945a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	3314      	adds	r3, #20
 80094ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80094b0:	e853 3f00 	ldrex	r3, [r3]
 80094b4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80094b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80094b8:	f023 0301 	bic.w	r3, r3, #1
 80094bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	3314      	adds	r3, #20
 80094c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80094ca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80094ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094d0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80094d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80094d6:	e841 2300 	strex	r3, r2, [r1]
 80094da:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80094dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d1e1      	bne.n	80094a6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	3314      	adds	r3, #20
 80094e8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094ec:	e853 3f00 	ldrex	r3, [r3]
 80094f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80094f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	3314      	adds	r3, #20
 8009502:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009506:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009508:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800950a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800950c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800950e:	e841 2300 	strex	r3, r2, [r1]
 8009512:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009514:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009516:	2b00      	cmp	r3, #0
 8009518:	d1e3      	bne.n	80094e2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2220      	movs	r2, #32
 800951e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2200      	movs	r2, #0
 8009526:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	330c      	adds	r3, #12
 800952e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009530:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009532:	e853 3f00 	ldrex	r3, [r3]
 8009536:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009538:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800953a:	f023 0310 	bic.w	r3, r3, #16
 800953e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	330c      	adds	r3, #12
 8009548:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800954c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800954e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009550:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009552:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009554:	e841 2300 	strex	r3, r2, [r1]
 8009558:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800955a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800955c:	2b00      	cmp	r3, #0
 800955e:	d1e3      	bne.n	8009528 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009564:	4618      	mov	r0, r3
 8009566:	f7fb ff0c 	bl	8005382 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2202      	movs	r2, #2
 800956e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009578:	b29b      	uxth	r3, r3
 800957a:	1ad3      	subs	r3, r2, r3
 800957c:	b29b      	uxth	r3, r3
 800957e:	4619      	mov	r1, r3
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f000 f8c5 	bl	8009710 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009586:	e0b3      	b.n	80096f0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800958c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009590:	429a      	cmp	r2, r3
 8009592:	f040 80ad 	bne.w	80096f0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800959a:	69db      	ldr	r3, [r3, #28]
 800959c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095a0:	f040 80a6 	bne.w	80096f0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2202      	movs	r2, #2
 80095a8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80095ae:	4619      	mov	r1, r3
 80095b0:	6878      	ldr	r0, [r7, #4]
 80095b2:	f000 f8ad 	bl	8009710 <HAL_UARTEx_RxEventCallback>
      return;
 80095b6:	e09b      	b.n	80096f0 <HAL_UART_IRQHandler+0x548>
 80095b8:	08009915 	.word	0x08009915
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80095c4:	b29b      	uxth	r3, r3
 80095c6:	1ad3      	subs	r3, r2, r3
 80095c8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80095d0:	b29b      	uxth	r3, r3
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	f000 808e 	beq.w	80096f4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80095d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80095dc:	2b00      	cmp	r3, #0
 80095de:	f000 8089 	beq.w	80096f4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	330c      	adds	r3, #12
 80095e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ec:	e853 3f00 	ldrex	r3, [r3]
 80095f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80095f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	330c      	adds	r3, #12
 8009602:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009606:	647a      	str	r2, [r7, #68]	@ 0x44
 8009608:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800960a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800960c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800960e:	e841 2300 	strex	r3, r2, [r1]
 8009612:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009614:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009616:	2b00      	cmp	r3, #0
 8009618:	d1e3      	bne.n	80095e2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	3314      	adds	r3, #20
 8009620:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009624:	e853 3f00 	ldrex	r3, [r3]
 8009628:	623b      	str	r3, [r7, #32]
   return(result);
 800962a:	6a3b      	ldr	r3, [r7, #32]
 800962c:	f023 0301 	bic.w	r3, r3, #1
 8009630:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	3314      	adds	r3, #20
 800963a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800963e:	633a      	str	r2, [r7, #48]	@ 0x30
 8009640:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009642:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009644:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009646:	e841 2300 	strex	r3, r2, [r1]
 800964a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800964c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800964e:	2b00      	cmp	r3, #0
 8009650:	d1e3      	bne.n	800961a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2220      	movs	r2, #32
 8009656:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2200      	movs	r2, #0
 800965e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	330c      	adds	r3, #12
 8009666:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009668:	693b      	ldr	r3, [r7, #16]
 800966a:	e853 3f00 	ldrex	r3, [r3]
 800966e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	f023 0310 	bic.w	r3, r3, #16
 8009676:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	330c      	adds	r3, #12
 8009680:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009684:	61fa      	str	r2, [r7, #28]
 8009686:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009688:	69b9      	ldr	r1, [r7, #24]
 800968a:	69fa      	ldr	r2, [r7, #28]
 800968c:	e841 2300 	strex	r3, r2, [r1]
 8009690:	617b      	str	r3, [r7, #20]
   return(result);
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d1e3      	bne.n	8009660 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2202      	movs	r2, #2
 800969c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800969e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80096a2:	4619      	mov	r1, r3
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f000 f833 	bl	8009710 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80096aa:	e023      	b.n	80096f4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80096ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d009      	beq.n	80096cc <HAL_UART_IRQHandler+0x524>
 80096b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d003      	beq.n	80096cc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	f000 f936 	bl	8009936 <UART_Transmit_IT>
    return;
 80096ca:	e014      	b.n	80096f6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80096cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d00e      	beq.n	80096f6 <HAL_UART_IRQHandler+0x54e>
 80096d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d008      	beq.n	80096f6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f000 f976 	bl	80099d6 <UART_EndTransmit_IT>
    return;
 80096ea:	e004      	b.n	80096f6 <HAL_UART_IRQHandler+0x54e>
    return;
 80096ec:	bf00      	nop
 80096ee:	e002      	b.n	80096f6 <HAL_UART_IRQHandler+0x54e>
      return;
 80096f0:	bf00      	nop
 80096f2:	e000      	b.n	80096f6 <HAL_UART_IRQHandler+0x54e>
      return;
 80096f4:	bf00      	nop
  }
}
 80096f6:	37e8      	adds	r7, #232	@ 0xe8
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bd80      	pop	{r7, pc}

080096fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b083      	sub	sp, #12
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009704:	bf00      	nop
 8009706:	370c      	adds	r7, #12
 8009708:	46bd      	mov	sp, r7
 800970a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970e:	4770      	bx	lr

08009710 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009710:	b480      	push	{r7}
 8009712:	b083      	sub	sp, #12
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
 8009718:	460b      	mov	r3, r1
 800971a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800971c:	bf00      	nop
 800971e:	370c      	adds	r7, #12
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr

08009728 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b086      	sub	sp, #24
 800972c:	af00      	add	r7, sp, #0
 800972e:	60f8      	str	r0, [r7, #12]
 8009730:	60b9      	str	r1, [r7, #8]
 8009732:	603b      	str	r3, [r7, #0]
 8009734:	4613      	mov	r3, r2
 8009736:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009738:	e03b      	b.n	80097b2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800973a:	6a3b      	ldr	r3, [r7, #32]
 800973c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009740:	d037      	beq.n	80097b2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009742:	f7fb fcdd 	bl	8005100 <HAL_GetTick>
 8009746:	4602      	mov	r2, r0
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	1ad3      	subs	r3, r2, r3
 800974c:	6a3a      	ldr	r2, [r7, #32]
 800974e:	429a      	cmp	r2, r3
 8009750:	d302      	bcc.n	8009758 <UART_WaitOnFlagUntilTimeout+0x30>
 8009752:	6a3b      	ldr	r3, [r7, #32]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d101      	bne.n	800975c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009758:	2303      	movs	r3, #3
 800975a:	e03a      	b.n	80097d2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	68db      	ldr	r3, [r3, #12]
 8009762:	f003 0304 	and.w	r3, r3, #4
 8009766:	2b00      	cmp	r3, #0
 8009768:	d023      	beq.n	80097b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	2b80      	cmp	r3, #128	@ 0x80
 800976e:	d020      	beq.n	80097b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	2b40      	cmp	r3, #64	@ 0x40
 8009774:	d01d      	beq.n	80097b2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	f003 0308 	and.w	r3, r3, #8
 8009780:	2b08      	cmp	r3, #8
 8009782:	d116      	bne.n	80097b2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009784:	2300      	movs	r3, #0
 8009786:	617b      	str	r3, [r7, #20]
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	617b      	str	r3, [r7, #20]
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	685b      	ldr	r3, [r3, #4]
 8009796:	617b      	str	r3, [r7, #20]
 8009798:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800979a:	68f8      	ldr	r0, [r7, #12]
 800979c:	f000 f857 	bl	800984e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	2208      	movs	r2, #8
 80097a4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	2200      	movs	r2, #0
 80097aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80097ae:	2301      	movs	r3, #1
 80097b0:	e00f      	b.n	80097d2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	681a      	ldr	r2, [r3, #0]
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	4013      	ands	r3, r2
 80097bc:	68ba      	ldr	r2, [r7, #8]
 80097be:	429a      	cmp	r2, r3
 80097c0:	bf0c      	ite	eq
 80097c2:	2301      	moveq	r3, #1
 80097c4:	2300      	movne	r3, #0
 80097c6:	b2db      	uxtb	r3, r3
 80097c8:	461a      	mov	r2, r3
 80097ca:	79fb      	ldrb	r3, [r7, #7]
 80097cc:	429a      	cmp	r2, r3
 80097ce:	d0b4      	beq.n	800973a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80097d0:	2300      	movs	r3, #0
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3718      	adds	r7, #24
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}

080097da <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80097da:	b480      	push	{r7}
 80097dc:	b085      	sub	sp, #20
 80097de:	af00      	add	r7, sp, #0
 80097e0:	60f8      	str	r0, [r7, #12]
 80097e2:	60b9      	str	r1, [r7, #8]
 80097e4:	4613      	mov	r3, r2
 80097e6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	68ba      	ldr	r2, [r7, #8]
 80097ec:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	88fa      	ldrh	r2, [r7, #6]
 80097f2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	88fa      	ldrh	r2, [r7, #6]
 80097f8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	2200      	movs	r2, #0
 80097fe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2222      	movs	r2, #34	@ 0x22
 8009804:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	691b      	ldr	r3, [r3, #16]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d007      	beq.n	8009820 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	68da      	ldr	r2, [r3, #12]
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800981e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	695a      	ldr	r2, [r3, #20]
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f042 0201 	orr.w	r2, r2, #1
 800982e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	68da      	ldr	r2, [r3, #12]
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f042 0220 	orr.w	r2, r2, #32
 800983e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009840:	2300      	movs	r3, #0
}
 8009842:	4618      	mov	r0, r3
 8009844:	3714      	adds	r7, #20
 8009846:	46bd      	mov	sp, r7
 8009848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984c:	4770      	bx	lr

0800984e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800984e:	b480      	push	{r7}
 8009850:	b095      	sub	sp, #84	@ 0x54
 8009852:	af00      	add	r7, sp, #0
 8009854:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	330c      	adds	r3, #12
 800985c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800985e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009860:	e853 3f00 	ldrex	r3, [r3]
 8009864:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009868:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800986c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	330c      	adds	r3, #12
 8009874:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009876:	643a      	str	r2, [r7, #64]	@ 0x40
 8009878:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800987a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800987c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800987e:	e841 2300 	strex	r3, r2, [r1]
 8009882:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009886:	2b00      	cmp	r3, #0
 8009888:	d1e5      	bne.n	8009856 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	3314      	adds	r3, #20
 8009890:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009892:	6a3b      	ldr	r3, [r7, #32]
 8009894:	e853 3f00 	ldrex	r3, [r3]
 8009898:	61fb      	str	r3, [r7, #28]
   return(result);
 800989a:	69fb      	ldr	r3, [r7, #28]
 800989c:	f023 0301 	bic.w	r3, r3, #1
 80098a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	3314      	adds	r3, #20
 80098a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80098ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098b2:	e841 2300 	strex	r3, r2, [r1]
 80098b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80098b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d1e5      	bne.n	800988a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098c2:	2b01      	cmp	r3, #1
 80098c4:	d119      	bne.n	80098fa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	330c      	adds	r3, #12
 80098cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	e853 3f00 	ldrex	r3, [r3]
 80098d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	f023 0310 	bic.w	r3, r3, #16
 80098dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	330c      	adds	r3, #12
 80098e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80098e6:	61ba      	str	r2, [r7, #24]
 80098e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ea:	6979      	ldr	r1, [r7, #20]
 80098ec:	69ba      	ldr	r2, [r7, #24]
 80098ee:	e841 2300 	strex	r3, r2, [r1]
 80098f2:	613b      	str	r3, [r7, #16]
   return(result);
 80098f4:	693b      	ldr	r3, [r7, #16]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d1e5      	bne.n	80098c6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2220      	movs	r2, #32
 80098fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	2200      	movs	r2, #0
 8009906:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009908:	bf00      	nop
 800990a:	3754      	adds	r7, #84	@ 0x54
 800990c:	46bd      	mov	sp, r7
 800990e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009912:	4770      	bx	lr

08009914 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b084      	sub	sp, #16
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009920:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	2200      	movs	r2, #0
 8009926:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009928:	68f8      	ldr	r0, [r7, #12]
 800992a:	f7f8 f817 	bl	800195c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800992e:	bf00      	nop
 8009930:	3710      	adds	r7, #16
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}

08009936 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009936:	b480      	push	{r7}
 8009938:	b085      	sub	sp, #20
 800993a:	af00      	add	r7, sp, #0
 800993c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009944:	b2db      	uxtb	r3, r3
 8009946:	2b21      	cmp	r3, #33	@ 0x21
 8009948:	d13e      	bne.n	80099c8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	689b      	ldr	r3, [r3, #8]
 800994e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009952:	d114      	bne.n	800997e <UART_Transmit_IT+0x48>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	691b      	ldr	r3, [r3, #16]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d110      	bne.n	800997e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	6a1b      	ldr	r3, [r3, #32]
 8009960:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	881b      	ldrh	r3, [r3, #0]
 8009966:	461a      	mov	r2, r3
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009970:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6a1b      	ldr	r3, [r3, #32]
 8009976:	1c9a      	adds	r2, r3, #2
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	621a      	str	r2, [r3, #32]
 800997c:	e008      	b.n	8009990 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6a1b      	ldr	r3, [r3, #32]
 8009982:	1c59      	adds	r1, r3, #1
 8009984:	687a      	ldr	r2, [r7, #4]
 8009986:	6211      	str	r1, [r2, #32]
 8009988:	781a      	ldrb	r2, [r3, #0]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009994:	b29b      	uxth	r3, r3
 8009996:	3b01      	subs	r3, #1
 8009998:	b29b      	uxth	r3, r3
 800999a:	687a      	ldr	r2, [r7, #4]
 800999c:	4619      	mov	r1, r3
 800999e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d10f      	bne.n	80099c4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	68da      	ldr	r2, [r3, #12]
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80099b2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	68da      	ldr	r2, [r3, #12]
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80099c2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80099c4:	2300      	movs	r3, #0
 80099c6:	e000      	b.n	80099ca <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80099c8:	2302      	movs	r3, #2
  }
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3714      	adds	r7, #20
 80099ce:	46bd      	mov	sp, r7
 80099d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d4:	4770      	bx	lr

080099d6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80099d6:	b580      	push	{r7, lr}
 80099d8:	b082      	sub	sp, #8
 80099da:	af00      	add	r7, sp, #0
 80099dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	68da      	ldr	r2, [r3, #12]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80099ec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2220      	movs	r2, #32
 80099f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f7ff fe80 	bl	80096fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80099fc:	2300      	movs	r3, #0
}
 80099fe:	4618      	mov	r0, r3
 8009a00:	3708      	adds	r7, #8
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}

08009a06 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009a06:	b580      	push	{r7, lr}
 8009a08:	b08c      	sub	sp, #48	@ 0x30
 8009a0a:	af00      	add	r7, sp, #0
 8009a0c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009a12:	2300      	movs	r3, #0
 8009a14:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009a1c:	b2db      	uxtb	r3, r3
 8009a1e:	2b22      	cmp	r3, #34	@ 0x22
 8009a20:	f040 80aa 	bne.w	8009b78 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	689b      	ldr	r3, [r3, #8]
 8009a28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a2c:	d115      	bne.n	8009a5a <UART_Receive_IT+0x54>
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	691b      	ldr	r3, [r3, #16]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d111      	bne.n	8009a5a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	685b      	ldr	r3, [r3, #4]
 8009a42:	b29b      	uxth	r3, r3
 8009a44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a48:	b29a      	uxth	r2, r3
 8009a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a4c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a52:	1c9a      	adds	r2, r3, #2
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	629a      	str	r2, [r3, #40]	@ 0x28
 8009a58:	e024      	b.n	8009aa4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	689b      	ldr	r3, [r3, #8]
 8009a64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a68:	d007      	beq.n	8009a7a <UART_Receive_IT+0x74>
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	689b      	ldr	r3, [r3, #8]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d10a      	bne.n	8009a88 <UART_Receive_IT+0x82>
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	691b      	ldr	r3, [r3, #16]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d106      	bne.n	8009a88 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	685b      	ldr	r3, [r3, #4]
 8009a80:	b2da      	uxtb	r2, r3
 8009a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a84:	701a      	strb	r2, [r3, #0]
 8009a86:	e008      	b.n	8009a9a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	685b      	ldr	r3, [r3, #4]
 8009a8e:	b2db      	uxtb	r3, r3
 8009a90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a94:	b2da      	uxtb	r2, r3
 8009a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a98:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a9e:	1c5a      	adds	r2, r3, #1
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009aa8:	b29b      	uxth	r3, r3
 8009aaa:	3b01      	subs	r3, #1
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	687a      	ldr	r2, [r7, #4]
 8009ab0:	4619      	mov	r1, r3
 8009ab2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d15d      	bne.n	8009b74 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	68da      	ldr	r2, [r3, #12]
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	f022 0220 	bic.w	r2, r2, #32
 8009ac6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	68da      	ldr	r2, [r3, #12]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009ad6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	695a      	ldr	r2, [r3, #20]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f022 0201 	bic.w	r2, r2, #1
 8009ae6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2220      	movs	r2, #32
 8009aec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2200      	movs	r2, #0
 8009af4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009afa:	2b01      	cmp	r3, #1
 8009afc:	d135      	bne.n	8009b6a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2200      	movs	r2, #0
 8009b02:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	330c      	adds	r3, #12
 8009b0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	e853 3f00 	ldrex	r3, [r3]
 8009b12:	613b      	str	r3, [r7, #16]
   return(result);
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	f023 0310 	bic.w	r3, r3, #16
 8009b1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	330c      	adds	r3, #12
 8009b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b24:	623a      	str	r2, [r7, #32]
 8009b26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b28:	69f9      	ldr	r1, [r7, #28]
 8009b2a:	6a3a      	ldr	r2, [r7, #32]
 8009b2c:	e841 2300 	strex	r3, r2, [r1]
 8009b30:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b32:	69bb      	ldr	r3, [r7, #24]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d1e5      	bne.n	8009b04 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f003 0310 	and.w	r3, r3, #16
 8009b42:	2b10      	cmp	r3, #16
 8009b44:	d10a      	bne.n	8009b5c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009b46:	2300      	movs	r3, #0
 8009b48:	60fb      	str	r3, [r7, #12]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	60fb      	str	r3, [r7, #12]
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	685b      	ldr	r3, [r3, #4]
 8009b58:	60fb      	str	r3, [r7, #12]
 8009b5a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009b60:	4619      	mov	r1, r3
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f7ff fdd4 	bl	8009710 <HAL_UARTEx_RxEventCallback>
 8009b68:	e002      	b.n	8009b70 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f7f7 fe9c 	bl	80018a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009b70:	2300      	movs	r3, #0
 8009b72:	e002      	b.n	8009b7a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009b74:	2300      	movs	r3, #0
 8009b76:	e000      	b.n	8009b7a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009b78:	2302      	movs	r3, #2
  }
}
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	3730      	adds	r7, #48	@ 0x30
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bd80      	pop	{r7, pc}
	...

08009b84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b88:	b0c0      	sub	sp, #256	@ 0x100
 8009b8a:	af00      	add	r7, sp, #0
 8009b8c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	691b      	ldr	r3, [r3, #16]
 8009b98:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ba0:	68d9      	ldr	r1, [r3, #12]
 8009ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ba6:	681a      	ldr	r2, [r3, #0]
 8009ba8:	ea40 0301 	orr.w	r3, r0, r1
 8009bac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bb2:	689a      	ldr	r2, [r3, #8]
 8009bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bb8:	691b      	ldr	r3, [r3, #16]
 8009bba:	431a      	orrs	r2, r3
 8009bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bc0:	695b      	ldr	r3, [r3, #20]
 8009bc2:	431a      	orrs	r2, r3
 8009bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bc8:	69db      	ldr	r3, [r3, #28]
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	68db      	ldr	r3, [r3, #12]
 8009bd8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009bdc:	f021 010c 	bic.w	r1, r1, #12
 8009be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009be4:	681a      	ldr	r2, [r3, #0]
 8009be6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009bea:	430b      	orrs	r3, r1
 8009bec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009bee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	695b      	ldr	r3, [r3, #20]
 8009bf6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bfe:	6999      	ldr	r1, [r3, #24]
 8009c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c04:	681a      	ldr	r2, [r3, #0]
 8009c06:	ea40 0301 	orr.w	r3, r0, r1
 8009c0a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c10:	681a      	ldr	r2, [r3, #0]
 8009c12:	4b8f      	ldr	r3, [pc, #572]	@ (8009e50 <UART_SetConfig+0x2cc>)
 8009c14:	429a      	cmp	r2, r3
 8009c16:	d005      	beq.n	8009c24 <UART_SetConfig+0xa0>
 8009c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c1c:	681a      	ldr	r2, [r3, #0]
 8009c1e:	4b8d      	ldr	r3, [pc, #564]	@ (8009e54 <UART_SetConfig+0x2d0>)
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d104      	bne.n	8009c2e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009c24:	f7fd fbcc 	bl	80073c0 <HAL_RCC_GetPCLK2Freq>
 8009c28:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009c2c:	e003      	b.n	8009c36 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009c2e:	f7fd fbb3 	bl	8007398 <HAL_RCC_GetPCLK1Freq>
 8009c32:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009c36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c3a:	69db      	ldr	r3, [r3, #28]
 8009c3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c40:	f040 810c 	bne.w	8009e5c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009c44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c48:	2200      	movs	r2, #0
 8009c4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009c4e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009c52:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009c56:	4622      	mov	r2, r4
 8009c58:	462b      	mov	r3, r5
 8009c5a:	1891      	adds	r1, r2, r2
 8009c5c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009c5e:	415b      	adcs	r3, r3
 8009c60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009c62:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009c66:	4621      	mov	r1, r4
 8009c68:	eb12 0801 	adds.w	r8, r2, r1
 8009c6c:	4629      	mov	r1, r5
 8009c6e:	eb43 0901 	adc.w	r9, r3, r1
 8009c72:	f04f 0200 	mov.w	r2, #0
 8009c76:	f04f 0300 	mov.w	r3, #0
 8009c7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009c7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009c82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009c86:	4690      	mov	r8, r2
 8009c88:	4699      	mov	r9, r3
 8009c8a:	4623      	mov	r3, r4
 8009c8c:	eb18 0303 	adds.w	r3, r8, r3
 8009c90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009c94:	462b      	mov	r3, r5
 8009c96:	eb49 0303 	adc.w	r3, r9, r3
 8009c9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009c9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009caa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009cae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009cb2:	460b      	mov	r3, r1
 8009cb4:	18db      	adds	r3, r3, r3
 8009cb6:	653b      	str	r3, [r7, #80]	@ 0x50
 8009cb8:	4613      	mov	r3, r2
 8009cba:	eb42 0303 	adc.w	r3, r2, r3
 8009cbe:	657b      	str	r3, [r7, #84]	@ 0x54
 8009cc0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009cc4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009cc8:	f7f6 ff6e 	bl	8000ba8 <__aeabi_uldivmod>
 8009ccc:	4602      	mov	r2, r0
 8009cce:	460b      	mov	r3, r1
 8009cd0:	4b61      	ldr	r3, [pc, #388]	@ (8009e58 <UART_SetConfig+0x2d4>)
 8009cd2:	fba3 2302 	umull	r2, r3, r3, r2
 8009cd6:	095b      	lsrs	r3, r3, #5
 8009cd8:	011c      	lsls	r4, r3, #4
 8009cda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009cde:	2200      	movs	r2, #0
 8009ce0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009ce4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009ce8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009cec:	4642      	mov	r2, r8
 8009cee:	464b      	mov	r3, r9
 8009cf0:	1891      	adds	r1, r2, r2
 8009cf2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009cf4:	415b      	adcs	r3, r3
 8009cf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009cf8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009cfc:	4641      	mov	r1, r8
 8009cfe:	eb12 0a01 	adds.w	sl, r2, r1
 8009d02:	4649      	mov	r1, r9
 8009d04:	eb43 0b01 	adc.w	fp, r3, r1
 8009d08:	f04f 0200 	mov.w	r2, #0
 8009d0c:	f04f 0300 	mov.w	r3, #0
 8009d10:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009d14:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009d18:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009d1c:	4692      	mov	sl, r2
 8009d1e:	469b      	mov	fp, r3
 8009d20:	4643      	mov	r3, r8
 8009d22:	eb1a 0303 	adds.w	r3, sl, r3
 8009d26:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009d2a:	464b      	mov	r3, r9
 8009d2c:	eb4b 0303 	adc.w	r3, fp, r3
 8009d30:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d38:	685b      	ldr	r3, [r3, #4]
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009d40:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009d44:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009d48:	460b      	mov	r3, r1
 8009d4a:	18db      	adds	r3, r3, r3
 8009d4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009d4e:	4613      	mov	r3, r2
 8009d50:	eb42 0303 	adc.w	r3, r2, r3
 8009d54:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d56:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009d5a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009d5e:	f7f6 ff23 	bl	8000ba8 <__aeabi_uldivmod>
 8009d62:	4602      	mov	r2, r0
 8009d64:	460b      	mov	r3, r1
 8009d66:	4611      	mov	r1, r2
 8009d68:	4b3b      	ldr	r3, [pc, #236]	@ (8009e58 <UART_SetConfig+0x2d4>)
 8009d6a:	fba3 2301 	umull	r2, r3, r3, r1
 8009d6e:	095b      	lsrs	r3, r3, #5
 8009d70:	2264      	movs	r2, #100	@ 0x64
 8009d72:	fb02 f303 	mul.w	r3, r2, r3
 8009d76:	1acb      	subs	r3, r1, r3
 8009d78:	00db      	lsls	r3, r3, #3
 8009d7a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009d7e:	4b36      	ldr	r3, [pc, #216]	@ (8009e58 <UART_SetConfig+0x2d4>)
 8009d80:	fba3 2302 	umull	r2, r3, r3, r2
 8009d84:	095b      	lsrs	r3, r3, #5
 8009d86:	005b      	lsls	r3, r3, #1
 8009d88:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009d8c:	441c      	add	r4, r3
 8009d8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d92:	2200      	movs	r2, #0
 8009d94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009d98:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009d9c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009da0:	4642      	mov	r2, r8
 8009da2:	464b      	mov	r3, r9
 8009da4:	1891      	adds	r1, r2, r2
 8009da6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009da8:	415b      	adcs	r3, r3
 8009daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009dac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009db0:	4641      	mov	r1, r8
 8009db2:	1851      	adds	r1, r2, r1
 8009db4:	6339      	str	r1, [r7, #48]	@ 0x30
 8009db6:	4649      	mov	r1, r9
 8009db8:	414b      	adcs	r3, r1
 8009dba:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dbc:	f04f 0200 	mov.w	r2, #0
 8009dc0:	f04f 0300 	mov.w	r3, #0
 8009dc4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009dc8:	4659      	mov	r1, fp
 8009dca:	00cb      	lsls	r3, r1, #3
 8009dcc:	4651      	mov	r1, sl
 8009dce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009dd2:	4651      	mov	r1, sl
 8009dd4:	00ca      	lsls	r2, r1, #3
 8009dd6:	4610      	mov	r0, r2
 8009dd8:	4619      	mov	r1, r3
 8009dda:	4603      	mov	r3, r0
 8009ddc:	4642      	mov	r2, r8
 8009dde:	189b      	adds	r3, r3, r2
 8009de0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009de4:	464b      	mov	r3, r9
 8009de6:	460a      	mov	r2, r1
 8009de8:	eb42 0303 	adc.w	r3, r2, r3
 8009dec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009df4:	685b      	ldr	r3, [r3, #4]
 8009df6:	2200      	movs	r2, #0
 8009df8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009dfc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009e00:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009e04:	460b      	mov	r3, r1
 8009e06:	18db      	adds	r3, r3, r3
 8009e08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009e0a:	4613      	mov	r3, r2
 8009e0c:	eb42 0303 	adc.w	r3, r2, r3
 8009e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009e16:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009e1a:	f7f6 fec5 	bl	8000ba8 <__aeabi_uldivmod>
 8009e1e:	4602      	mov	r2, r0
 8009e20:	460b      	mov	r3, r1
 8009e22:	4b0d      	ldr	r3, [pc, #52]	@ (8009e58 <UART_SetConfig+0x2d4>)
 8009e24:	fba3 1302 	umull	r1, r3, r3, r2
 8009e28:	095b      	lsrs	r3, r3, #5
 8009e2a:	2164      	movs	r1, #100	@ 0x64
 8009e2c:	fb01 f303 	mul.w	r3, r1, r3
 8009e30:	1ad3      	subs	r3, r2, r3
 8009e32:	00db      	lsls	r3, r3, #3
 8009e34:	3332      	adds	r3, #50	@ 0x32
 8009e36:	4a08      	ldr	r2, [pc, #32]	@ (8009e58 <UART_SetConfig+0x2d4>)
 8009e38:	fba2 2303 	umull	r2, r3, r2, r3
 8009e3c:	095b      	lsrs	r3, r3, #5
 8009e3e:	f003 0207 	and.w	r2, r3, #7
 8009e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	4422      	add	r2, r4
 8009e4a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009e4c:	e106      	b.n	800a05c <UART_SetConfig+0x4d8>
 8009e4e:	bf00      	nop
 8009e50:	40011000 	.word	0x40011000
 8009e54:	40011400 	.word	0x40011400
 8009e58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009e5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e60:	2200      	movs	r2, #0
 8009e62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009e66:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009e6a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009e6e:	4642      	mov	r2, r8
 8009e70:	464b      	mov	r3, r9
 8009e72:	1891      	adds	r1, r2, r2
 8009e74:	6239      	str	r1, [r7, #32]
 8009e76:	415b      	adcs	r3, r3
 8009e78:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009e7e:	4641      	mov	r1, r8
 8009e80:	1854      	adds	r4, r2, r1
 8009e82:	4649      	mov	r1, r9
 8009e84:	eb43 0501 	adc.w	r5, r3, r1
 8009e88:	f04f 0200 	mov.w	r2, #0
 8009e8c:	f04f 0300 	mov.w	r3, #0
 8009e90:	00eb      	lsls	r3, r5, #3
 8009e92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009e96:	00e2      	lsls	r2, r4, #3
 8009e98:	4614      	mov	r4, r2
 8009e9a:	461d      	mov	r5, r3
 8009e9c:	4643      	mov	r3, r8
 8009e9e:	18e3      	adds	r3, r4, r3
 8009ea0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009ea4:	464b      	mov	r3, r9
 8009ea6:	eb45 0303 	adc.w	r3, r5, r3
 8009eaa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009eb2:	685b      	ldr	r3, [r3, #4]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009eba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009ebe:	f04f 0200 	mov.w	r2, #0
 8009ec2:	f04f 0300 	mov.w	r3, #0
 8009ec6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009eca:	4629      	mov	r1, r5
 8009ecc:	008b      	lsls	r3, r1, #2
 8009ece:	4621      	mov	r1, r4
 8009ed0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009ed4:	4621      	mov	r1, r4
 8009ed6:	008a      	lsls	r2, r1, #2
 8009ed8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009edc:	f7f6 fe64 	bl	8000ba8 <__aeabi_uldivmod>
 8009ee0:	4602      	mov	r2, r0
 8009ee2:	460b      	mov	r3, r1
 8009ee4:	4b60      	ldr	r3, [pc, #384]	@ (800a068 <UART_SetConfig+0x4e4>)
 8009ee6:	fba3 2302 	umull	r2, r3, r3, r2
 8009eea:	095b      	lsrs	r3, r3, #5
 8009eec:	011c      	lsls	r4, r3, #4
 8009eee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009ef8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009efc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009f00:	4642      	mov	r2, r8
 8009f02:	464b      	mov	r3, r9
 8009f04:	1891      	adds	r1, r2, r2
 8009f06:	61b9      	str	r1, [r7, #24]
 8009f08:	415b      	adcs	r3, r3
 8009f0a:	61fb      	str	r3, [r7, #28]
 8009f0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009f10:	4641      	mov	r1, r8
 8009f12:	1851      	adds	r1, r2, r1
 8009f14:	6139      	str	r1, [r7, #16]
 8009f16:	4649      	mov	r1, r9
 8009f18:	414b      	adcs	r3, r1
 8009f1a:	617b      	str	r3, [r7, #20]
 8009f1c:	f04f 0200 	mov.w	r2, #0
 8009f20:	f04f 0300 	mov.w	r3, #0
 8009f24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009f28:	4659      	mov	r1, fp
 8009f2a:	00cb      	lsls	r3, r1, #3
 8009f2c:	4651      	mov	r1, sl
 8009f2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009f32:	4651      	mov	r1, sl
 8009f34:	00ca      	lsls	r2, r1, #3
 8009f36:	4610      	mov	r0, r2
 8009f38:	4619      	mov	r1, r3
 8009f3a:	4603      	mov	r3, r0
 8009f3c:	4642      	mov	r2, r8
 8009f3e:	189b      	adds	r3, r3, r2
 8009f40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009f44:	464b      	mov	r3, r9
 8009f46:	460a      	mov	r2, r1
 8009f48:	eb42 0303 	adc.w	r3, r2, r3
 8009f4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f54:	685b      	ldr	r3, [r3, #4]
 8009f56:	2200      	movs	r2, #0
 8009f58:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009f5a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009f5c:	f04f 0200 	mov.w	r2, #0
 8009f60:	f04f 0300 	mov.w	r3, #0
 8009f64:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009f68:	4649      	mov	r1, r9
 8009f6a:	008b      	lsls	r3, r1, #2
 8009f6c:	4641      	mov	r1, r8
 8009f6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f72:	4641      	mov	r1, r8
 8009f74:	008a      	lsls	r2, r1, #2
 8009f76:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009f7a:	f7f6 fe15 	bl	8000ba8 <__aeabi_uldivmod>
 8009f7e:	4602      	mov	r2, r0
 8009f80:	460b      	mov	r3, r1
 8009f82:	4611      	mov	r1, r2
 8009f84:	4b38      	ldr	r3, [pc, #224]	@ (800a068 <UART_SetConfig+0x4e4>)
 8009f86:	fba3 2301 	umull	r2, r3, r3, r1
 8009f8a:	095b      	lsrs	r3, r3, #5
 8009f8c:	2264      	movs	r2, #100	@ 0x64
 8009f8e:	fb02 f303 	mul.w	r3, r2, r3
 8009f92:	1acb      	subs	r3, r1, r3
 8009f94:	011b      	lsls	r3, r3, #4
 8009f96:	3332      	adds	r3, #50	@ 0x32
 8009f98:	4a33      	ldr	r2, [pc, #204]	@ (800a068 <UART_SetConfig+0x4e4>)
 8009f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8009f9e:	095b      	lsrs	r3, r3, #5
 8009fa0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009fa4:	441c      	add	r4, r3
 8009fa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009faa:	2200      	movs	r2, #0
 8009fac:	673b      	str	r3, [r7, #112]	@ 0x70
 8009fae:	677a      	str	r2, [r7, #116]	@ 0x74
 8009fb0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009fb4:	4642      	mov	r2, r8
 8009fb6:	464b      	mov	r3, r9
 8009fb8:	1891      	adds	r1, r2, r2
 8009fba:	60b9      	str	r1, [r7, #8]
 8009fbc:	415b      	adcs	r3, r3
 8009fbe:	60fb      	str	r3, [r7, #12]
 8009fc0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009fc4:	4641      	mov	r1, r8
 8009fc6:	1851      	adds	r1, r2, r1
 8009fc8:	6039      	str	r1, [r7, #0]
 8009fca:	4649      	mov	r1, r9
 8009fcc:	414b      	adcs	r3, r1
 8009fce:	607b      	str	r3, [r7, #4]
 8009fd0:	f04f 0200 	mov.w	r2, #0
 8009fd4:	f04f 0300 	mov.w	r3, #0
 8009fd8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009fdc:	4659      	mov	r1, fp
 8009fde:	00cb      	lsls	r3, r1, #3
 8009fe0:	4651      	mov	r1, sl
 8009fe2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009fe6:	4651      	mov	r1, sl
 8009fe8:	00ca      	lsls	r2, r1, #3
 8009fea:	4610      	mov	r0, r2
 8009fec:	4619      	mov	r1, r3
 8009fee:	4603      	mov	r3, r0
 8009ff0:	4642      	mov	r2, r8
 8009ff2:	189b      	adds	r3, r3, r2
 8009ff4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ff6:	464b      	mov	r3, r9
 8009ff8:	460a      	mov	r2, r1
 8009ffa:	eb42 0303 	adc.w	r3, r2, r3
 8009ffe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a004:	685b      	ldr	r3, [r3, #4]
 800a006:	2200      	movs	r2, #0
 800a008:	663b      	str	r3, [r7, #96]	@ 0x60
 800a00a:	667a      	str	r2, [r7, #100]	@ 0x64
 800a00c:	f04f 0200 	mov.w	r2, #0
 800a010:	f04f 0300 	mov.w	r3, #0
 800a014:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a018:	4649      	mov	r1, r9
 800a01a:	008b      	lsls	r3, r1, #2
 800a01c:	4641      	mov	r1, r8
 800a01e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a022:	4641      	mov	r1, r8
 800a024:	008a      	lsls	r2, r1, #2
 800a026:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a02a:	f7f6 fdbd 	bl	8000ba8 <__aeabi_uldivmod>
 800a02e:	4602      	mov	r2, r0
 800a030:	460b      	mov	r3, r1
 800a032:	4b0d      	ldr	r3, [pc, #52]	@ (800a068 <UART_SetConfig+0x4e4>)
 800a034:	fba3 1302 	umull	r1, r3, r3, r2
 800a038:	095b      	lsrs	r3, r3, #5
 800a03a:	2164      	movs	r1, #100	@ 0x64
 800a03c:	fb01 f303 	mul.w	r3, r1, r3
 800a040:	1ad3      	subs	r3, r2, r3
 800a042:	011b      	lsls	r3, r3, #4
 800a044:	3332      	adds	r3, #50	@ 0x32
 800a046:	4a08      	ldr	r2, [pc, #32]	@ (800a068 <UART_SetConfig+0x4e4>)
 800a048:	fba2 2303 	umull	r2, r3, r2, r3
 800a04c:	095b      	lsrs	r3, r3, #5
 800a04e:	f003 020f 	and.w	r2, r3, #15
 800a052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	4422      	add	r2, r4
 800a05a:	609a      	str	r2, [r3, #8]
}
 800a05c:	bf00      	nop
 800a05e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a062:	46bd      	mov	sp, r7
 800a064:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a068:	51eb851f 	.word	0x51eb851f

0800a06c <__NVIC_SetPriority>:
{
 800a06c:	b480      	push	{r7}
 800a06e:	b083      	sub	sp, #12
 800a070:	af00      	add	r7, sp, #0
 800a072:	4603      	mov	r3, r0
 800a074:	6039      	str	r1, [r7, #0]
 800a076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	db0a      	blt.n	800a096 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	b2da      	uxtb	r2, r3
 800a084:	490c      	ldr	r1, [pc, #48]	@ (800a0b8 <__NVIC_SetPriority+0x4c>)
 800a086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a08a:	0112      	lsls	r2, r2, #4
 800a08c:	b2d2      	uxtb	r2, r2
 800a08e:	440b      	add	r3, r1
 800a090:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800a094:	e00a      	b.n	800a0ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	b2da      	uxtb	r2, r3
 800a09a:	4908      	ldr	r1, [pc, #32]	@ (800a0bc <__NVIC_SetPriority+0x50>)
 800a09c:	79fb      	ldrb	r3, [r7, #7]
 800a09e:	f003 030f 	and.w	r3, r3, #15
 800a0a2:	3b04      	subs	r3, #4
 800a0a4:	0112      	lsls	r2, r2, #4
 800a0a6:	b2d2      	uxtb	r2, r2
 800a0a8:	440b      	add	r3, r1
 800a0aa:	761a      	strb	r2, [r3, #24]
}
 800a0ac:	bf00      	nop
 800a0ae:	370c      	adds	r7, #12
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b6:	4770      	bx	lr
 800a0b8:	e000e100 	.word	0xe000e100
 800a0bc:	e000ed00 	.word	0xe000ed00

0800a0c0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a0c4:	2100      	movs	r1, #0
 800a0c6:	f06f 0004 	mvn.w	r0, #4
 800a0ca:	f7ff ffcf 	bl	800a06c <__NVIC_SetPriority>
#endif
}
 800a0ce:	bf00      	nop
 800a0d0:	bd80      	pop	{r7, pc}
	...

0800a0d4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a0d4:	b480      	push	{r7}
 800a0d6:	b083      	sub	sp, #12
 800a0d8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a0da:	f3ef 8305 	mrs	r3, IPSR
 800a0de:	603b      	str	r3, [r7, #0]
  return(result);
 800a0e0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d003      	beq.n	800a0ee <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a0e6:	f06f 0305 	mvn.w	r3, #5
 800a0ea:	607b      	str	r3, [r7, #4]
 800a0ec:	e00c      	b.n	800a108 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a0ee:	4b0a      	ldr	r3, [pc, #40]	@ (800a118 <osKernelInitialize+0x44>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d105      	bne.n	800a102 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a0f6:	4b08      	ldr	r3, [pc, #32]	@ (800a118 <osKernelInitialize+0x44>)
 800a0f8:	2201      	movs	r2, #1
 800a0fa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	607b      	str	r3, [r7, #4]
 800a100:	e002      	b.n	800a108 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a102:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a106:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a108:	687b      	ldr	r3, [r7, #4]
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	370c      	adds	r7, #12
 800a10e:	46bd      	mov	sp, r7
 800a110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a114:	4770      	bx	lr
 800a116:	bf00      	nop
 800a118:	20000a30 	.word	0x20000a30

0800a11c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b082      	sub	sp, #8
 800a120:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a122:	f3ef 8305 	mrs	r3, IPSR
 800a126:	603b      	str	r3, [r7, #0]
  return(result);
 800a128:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d003      	beq.n	800a136 <osKernelStart+0x1a>
    stat = osErrorISR;
 800a12e:	f06f 0305 	mvn.w	r3, #5
 800a132:	607b      	str	r3, [r7, #4]
 800a134:	e010      	b.n	800a158 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a136:	4b0b      	ldr	r3, [pc, #44]	@ (800a164 <osKernelStart+0x48>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	2b01      	cmp	r3, #1
 800a13c:	d109      	bne.n	800a152 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a13e:	f7ff ffbf 	bl	800a0c0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a142:	4b08      	ldr	r3, [pc, #32]	@ (800a164 <osKernelStart+0x48>)
 800a144:	2202      	movs	r2, #2
 800a146:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a148:	f001 fa68 	bl	800b61c <vTaskStartScheduler>
      stat = osOK;
 800a14c:	2300      	movs	r3, #0
 800a14e:	607b      	str	r3, [r7, #4]
 800a150:	e002      	b.n	800a158 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a152:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a156:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a158:	687b      	ldr	r3, [r7, #4]
}
 800a15a:	4618      	mov	r0, r3
 800a15c:	3708      	adds	r7, #8
 800a15e:	46bd      	mov	sp, r7
 800a160:	bd80      	pop	{r7, pc}
 800a162:	bf00      	nop
 800a164:	20000a30 	.word	0x20000a30

0800a168 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a168:	b580      	push	{r7, lr}
 800a16a:	b08e      	sub	sp, #56	@ 0x38
 800a16c:	af04      	add	r7, sp, #16
 800a16e:	60f8      	str	r0, [r7, #12]
 800a170:	60b9      	str	r1, [r7, #8]
 800a172:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a174:	2300      	movs	r3, #0
 800a176:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a178:	f3ef 8305 	mrs	r3, IPSR
 800a17c:	617b      	str	r3, [r7, #20]
  return(result);
 800a17e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a180:	2b00      	cmp	r3, #0
 800a182:	d17e      	bne.n	800a282 <osThreadNew+0x11a>
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d07b      	beq.n	800a282 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a18a:	2380      	movs	r3, #128	@ 0x80
 800a18c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a18e:	2318      	movs	r3, #24
 800a190:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a192:	2300      	movs	r3, #0
 800a194:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800a196:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a19a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d045      	beq.n	800a22e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d002      	beq.n	800a1b0 <osThreadNew+0x48>
        name = attr->name;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	699b      	ldr	r3, [r3, #24]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d002      	beq.n	800a1be <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	699b      	ldr	r3, [r3, #24]
 800a1bc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a1be:	69fb      	ldr	r3, [r7, #28]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d008      	beq.n	800a1d6 <osThreadNew+0x6e>
 800a1c4:	69fb      	ldr	r3, [r7, #28]
 800a1c6:	2b38      	cmp	r3, #56	@ 0x38
 800a1c8:	d805      	bhi.n	800a1d6 <osThreadNew+0x6e>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	685b      	ldr	r3, [r3, #4]
 800a1ce:	f003 0301 	and.w	r3, r3, #1
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d001      	beq.n	800a1da <osThreadNew+0x72>
        return (NULL);
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	e054      	b.n	800a284 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	695b      	ldr	r3, [r3, #20]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d003      	beq.n	800a1ea <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	695b      	ldr	r3, [r3, #20]
 800a1e6:	089b      	lsrs	r3, r3, #2
 800a1e8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	689b      	ldr	r3, [r3, #8]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d00e      	beq.n	800a210 <osThreadNew+0xa8>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	68db      	ldr	r3, [r3, #12]
 800a1f6:	2b5b      	cmp	r3, #91	@ 0x5b
 800a1f8:	d90a      	bls.n	800a210 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d006      	beq.n	800a210 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	695b      	ldr	r3, [r3, #20]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d002      	beq.n	800a210 <osThreadNew+0xa8>
        mem = 1;
 800a20a:	2301      	movs	r3, #1
 800a20c:	61bb      	str	r3, [r7, #24]
 800a20e:	e010      	b.n	800a232 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	689b      	ldr	r3, [r3, #8]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d10c      	bne.n	800a232 <osThreadNew+0xca>
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	68db      	ldr	r3, [r3, #12]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d108      	bne.n	800a232 <osThreadNew+0xca>
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	691b      	ldr	r3, [r3, #16]
 800a224:	2b00      	cmp	r3, #0
 800a226:	d104      	bne.n	800a232 <osThreadNew+0xca>
          mem = 0;
 800a228:	2300      	movs	r3, #0
 800a22a:	61bb      	str	r3, [r7, #24]
 800a22c:	e001      	b.n	800a232 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a22e:	2300      	movs	r3, #0
 800a230:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a232:	69bb      	ldr	r3, [r7, #24]
 800a234:	2b01      	cmp	r3, #1
 800a236:	d110      	bne.n	800a25a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a23c:	687a      	ldr	r2, [r7, #4]
 800a23e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a240:	9202      	str	r2, [sp, #8]
 800a242:	9301      	str	r3, [sp, #4]
 800a244:	69fb      	ldr	r3, [r7, #28]
 800a246:	9300      	str	r3, [sp, #0]
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	6a3a      	ldr	r2, [r7, #32]
 800a24c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a24e:	68f8      	ldr	r0, [r7, #12]
 800a250:	f001 f808 	bl	800b264 <xTaskCreateStatic>
 800a254:	4603      	mov	r3, r0
 800a256:	613b      	str	r3, [r7, #16]
 800a258:	e013      	b.n	800a282 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a25a:	69bb      	ldr	r3, [r7, #24]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d110      	bne.n	800a282 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a260:	6a3b      	ldr	r3, [r7, #32]
 800a262:	b29a      	uxth	r2, r3
 800a264:	f107 0310 	add.w	r3, r7, #16
 800a268:	9301      	str	r3, [sp, #4]
 800a26a:	69fb      	ldr	r3, [r7, #28]
 800a26c:	9300      	str	r3, [sp, #0]
 800a26e:	68bb      	ldr	r3, [r7, #8]
 800a270:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a272:	68f8      	ldr	r0, [r7, #12]
 800a274:	f001 f856 	bl	800b324 <xTaskCreate>
 800a278:	4603      	mov	r3, r0
 800a27a:	2b01      	cmp	r3, #1
 800a27c:	d001      	beq.n	800a282 <osThreadNew+0x11a>
            hTask = NULL;
 800a27e:	2300      	movs	r3, #0
 800a280:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a282:	693b      	ldr	r3, [r7, #16]
}
 800a284:	4618      	mov	r0, r3
 800a286:	3728      	adds	r7, #40	@ 0x28
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}

0800a28c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b084      	sub	sp, #16
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a294:	f3ef 8305 	mrs	r3, IPSR
 800a298:	60bb      	str	r3, [r7, #8]
  return(result);
 800a29a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d003      	beq.n	800a2a8 <osDelay+0x1c>
    stat = osErrorISR;
 800a2a0:	f06f 0305 	mvn.w	r3, #5
 800a2a4:	60fb      	str	r3, [r7, #12]
 800a2a6:	e007      	b.n	800a2b8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d002      	beq.n	800a2b8 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a2b2:	6878      	ldr	r0, [r7, #4]
 800a2b4:	f001 f97c 	bl	800b5b0 <vTaskDelay>
    }
  }

  return (stat);
 800a2b8:	68fb      	ldr	r3, [r7, #12]
}
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	3710      	adds	r7, #16
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}

0800a2c2 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800a2c2:	b580      	push	{r7, lr}
 800a2c4:	b08a      	sub	sp, #40	@ 0x28
 800a2c6:	af02      	add	r7, sp, #8
 800a2c8:	60f8      	str	r0, [r7, #12]
 800a2ca:	60b9      	str	r1, [r7, #8]
 800a2cc:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a2d2:	f3ef 8305 	mrs	r3, IPSR
 800a2d6:	613b      	str	r3, [r7, #16]
  return(result);
 800a2d8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d15f      	bne.n	800a39e <osMessageQueueNew+0xdc>
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d05c      	beq.n	800a39e <osMessageQueueNew+0xdc>
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d059      	beq.n	800a39e <osMessageQueueNew+0xdc>
    mem = -1;
 800a2ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a2ee:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d029      	beq.n	800a34a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	689b      	ldr	r3, [r3, #8]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d012      	beq.n	800a324 <osMessageQueueNew+0x62>
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	68db      	ldr	r3, [r3, #12]
 800a302:	2b4f      	cmp	r3, #79	@ 0x4f
 800a304:	d90e      	bls.n	800a324 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d00a      	beq.n	800a324 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	695a      	ldr	r2, [r3, #20]
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	68b9      	ldr	r1, [r7, #8]
 800a316:	fb01 f303 	mul.w	r3, r1, r3
 800a31a:	429a      	cmp	r2, r3
 800a31c:	d302      	bcc.n	800a324 <osMessageQueueNew+0x62>
        mem = 1;
 800a31e:	2301      	movs	r3, #1
 800a320:	61bb      	str	r3, [r7, #24]
 800a322:	e014      	b.n	800a34e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	689b      	ldr	r3, [r3, #8]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d110      	bne.n	800a34e <osMessageQueueNew+0x8c>
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	68db      	ldr	r3, [r3, #12]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d10c      	bne.n	800a34e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d108      	bne.n	800a34e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	695b      	ldr	r3, [r3, #20]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d104      	bne.n	800a34e <osMessageQueueNew+0x8c>
          mem = 0;
 800a344:	2300      	movs	r3, #0
 800a346:	61bb      	str	r3, [r7, #24]
 800a348:	e001      	b.n	800a34e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800a34a:	2300      	movs	r3, #0
 800a34c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a34e:	69bb      	ldr	r3, [r7, #24]
 800a350:	2b01      	cmp	r3, #1
 800a352:	d10b      	bne.n	800a36c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	691a      	ldr	r2, [r3, #16]
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	689b      	ldr	r3, [r3, #8]
 800a35c:	2100      	movs	r1, #0
 800a35e:	9100      	str	r1, [sp, #0]
 800a360:	68b9      	ldr	r1, [r7, #8]
 800a362:	68f8      	ldr	r0, [r7, #12]
 800a364:	f000 fa30 	bl	800a7c8 <xQueueGenericCreateStatic>
 800a368:	61f8      	str	r0, [r7, #28]
 800a36a:	e008      	b.n	800a37e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800a36c:	69bb      	ldr	r3, [r7, #24]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d105      	bne.n	800a37e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800a372:	2200      	movs	r2, #0
 800a374:	68b9      	ldr	r1, [r7, #8]
 800a376:	68f8      	ldr	r0, [r7, #12]
 800a378:	f000 faa3 	bl	800a8c2 <xQueueGenericCreate>
 800a37c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a37e:	69fb      	ldr	r3, [r7, #28]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d00c      	beq.n	800a39e <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d003      	beq.n	800a392 <osMessageQueueNew+0xd0>
        name = attr->name;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	617b      	str	r3, [r7, #20]
 800a390:	e001      	b.n	800a396 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800a392:	2300      	movs	r3, #0
 800a394:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800a396:	6979      	ldr	r1, [r7, #20]
 800a398:	69f8      	ldr	r0, [r7, #28]
 800a39a:	f000 ff05 	bl	800b1a8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a39e:	69fb      	ldr	r3, [r7, #28]
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3720      	adds	r7, #32
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}

0800a3a8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b088      	sub	sp, #32
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	60f8      	str	r0, [r7, #12]
 800a3b0:	60b9      	str	r1, [r7, #8]
 800a3b2:	603b      	str	r3, [r7, #0]
 800a3b4:	4613      	mov	r3, r2
 800a3b6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a3c0:	f3ef 8305 	mrs	r3, IPSR
 800a3c4:	617b      	str	r3, [r7, #20]
  return(result);
 800a3c6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d028      	beq.n	800a41e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a3cc:	69bb      	ldr	r3, [r7, #24]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d005      	beq.n	800a3de <osMessageQueuePut+0x36>
 800a3d2:	68bb      	ldr	r3, [r7, #8]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d002      	beq.n	800a3de <osMessageQueuePut+0x36>
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d003      	beq.n	800a3e6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800a3de:	f06f 0303 	mvn.w	r3, #3
 800a3e2:	61fb      	str	r3, [r7, #28]
 800a3e4:	e038      	b.n	800a458 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800a3ea:	f107 0210 	add.w	r2, r7, #16
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	68b9      	ldr	r1, [r7, #8]
 800a3f2:	69b8      	ldr	r0, [r7, #24]
 800a3f4:	f000 fbc6 	bl	800ab84 <xQueueGenericSendFromISR>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	2b01      	cmp	r3, #1
 800a3fc:	d003      	beq.n	800a406 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800a3fe:	f06f 0302 	mvn.w	r3, #2
 800a402:	61fb      	str	r3, [r7, #28]
 800a404:	e028      	b.n	800a458 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800a406:	693b      	ldr	r3, [r7, #16]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d025      	beq.n	800a458 <osMessageQueuePut+0xb0>
 800a40c:	4b15      	ldr	r3, [pc, #84]	@ (800a464 <osMessageQueuePut+0xbc>)
 800a40e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a412:	601a      	str	r2, [r3, #0]
 800a414:	f3bf 8f4f 	dsb	sy
 800a418:	f3bf 8f6f 	isb	sy
 800a41c:	e01c      	b.n	800a458 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a41e:	69bb      	ldr	r3, [r7, #24]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d002      	beq.n	800a42a <osMessageQueuePut+0x82>
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d103      	bne.n	800a432 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800a42a:	f06f 0303 	mvn.w	r3, #3
 800a42e:	61fb      	str	r3, [r7, #28]
 800a430:	e012      	b.n	800a458 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a432:	2300      	movs	r3, #0
 800a434:	683a      	ldr	r2, [r7, #0]
 800a436:	68b9      	ldr	r1, [r7, #8]
 800a438:	69b8      	ldr	r0, [r7, #24]
 800a43a:	f000 faa1 	bl	800a980 <xQueueGenericSend>
 800a43e:	4603      	mov	r3, r0
 800a440:	2b01      	cmp	r3, #1
 800a442:	d009      	beq.n	800a458 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d003      	beq.n	800a452 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800a44a:	f06f 0301 	mvn.w	r3, #1
 800a44e:	61fb      	str	r3, [r7, #28]
 800a450:	e002      	b.n	800a458 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800a452:	f06f 0302 	mvn.w	r3, #2
 800a456:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800a458:	69fb      	ldr	r3, [r7, #28]
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3720      	adds	r7, #32
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}
 800a462:	bf00      	nop
 800a464:	e000ed04 	.word	0xe000ed04

0800a468 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800a468:	b580      	push	{r7, lr}
 800a46a:	b088      	sub	sp, #32
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	60f8      	str	r0, [r7, #12]
 800a470:	60b9      	str	r1, [r7, #8]
 800a472:	607a      	str	r2, [r7, #4]
 800a474:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a47a:	2300      	movs	r3, #0
 800a47c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a47e:	f3ef 8305 	mrs	r3, IPSR
 800a482:	617b      	str	r3, [r7, #20]
  return(result);
 800a484:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800a486:	2b00      	cmp	r3, #0
 800a488:	d028      	beq.n	800a4dc <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a48a:	69bb      	ldr	r3, [r7, #24]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d005      	beq.n	800a49c <osMessageQueueGet+0x34>
 800a490:	68bb      	ldr	r3, [r7, #8]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d002      	beq.n	800a49c <osMessageQueueGet+0x34>
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d003      	beq.n	800a4a4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800a49c:	f06f 0303 	mvn.w	r3, #3
 800a4a0:	61fb      	str	r3, [r7, #28]
 800a4a2:	e037      	b.n	800a514 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800a4a8:	f107 0310 	add.w	r3, r7, #16
 800a4ac:	461a      	mov	r2, r3
 800a4ae:	68b9      	ldr	r1, [r7, #8]
 800a4b0:	69b8      	ldr	r0, [r7, #24]
 800a4b2:	f000 fce7 	bl	800ae84 <xQueueReceiveFromISR>
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	2b01      	cmp	r3, #1
 800a4ba:	d003      	beq.n	800a4c4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800a4bc:	f06f 0302 	mvn.w	r3, #2
 800a4c0:	61fb      	str	r3, [r7, #28]
 800a4c2:	e027      	b.n	800a514 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d024      	beq.n	800a514 <osMessageQueueGet+0xac>
 800a4ca:	4b15      	ldr	r3, [pc, #84]	@ (800a520 <osMessageQueueGet+0xb8>)
 800a4cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4d0:	601a      	str	r2, [r3, #0]
 800a4d2:	f3bf 8f4f 	dsb	sy
 800a4d6:	f3bf 8f6f 	isb	sy
 800a4da:	e01b      	b.n	800a514 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a4dc:	69bb      	ldr	r3, [r7, #24]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d002      	beq.n	800a4e8 <osMessageQueueGet+0x80>
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d103      	bne.n	800a4f0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800a4e8:	f06f 0303 	mvn.w	r3, #3
 800a4ec:	61fb      	str	r3, [r7, #28]
 800a4ee:	e011      	b.n	800a514 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a4f0:	683a      	ldr	r2, [r7, #0]
 800a4f2:	68b9      	ldr	r1, [r7, #8]
 800a4f4:	69b8      	ldr	r0, [r7, #24]
 800a4f6:	f000 fbe3 	bl	800acc0 <xQueueReceive>
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	2b01      	cmp	r3, #1
 800a4fe:	d009      	beq.n	800a514 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d003      	beq.n	800a50e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800a506:	f06f 0301 	mvn.w	r3, #1
 800a50a:	61fb      	str	r3, [r7, #28]
 800a50c:	e002      	b.n	800a514 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800a50e:	f06f 0302 	mvn.w	r3, #2
 800a512:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800a514:	69fb      	ldr	r3, [r7, #28]
}
 800a516:	4618      	mov	r0, r3
 800a518:	3720      	adds	r7, #32
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bd80      	pop	{r7, pc}
 800a51e:	bf00      	nop
 800a520:	e000ed04 	.word	0xe000ed04

0800a524 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a524:	b480      	push	{r7}
 800a526:	b085      	sub	sp, #20
 800a528:	af00      	add	r7, sp, #0
 800a52a:	60f8      	str	r0, [r7, #12]
 800a52c:	60b9      	str	r1, [r7, #8]
 800a52e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	4a07      	ldr	r2, [pc, #28]	@ (800a550 <vApplicationGetIdleTaskMemory+0x2c>)
 800a534:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a536:	68bb      	ldr	r3, [r7, #8]
 800a538:	4a06      	ldr	r2, [pc, #24]	@ (800a554 <vApplicationGetIdleTaskMemory+0x30>)
 800a53a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2280      	movs	r2, #128	@ 0x80
 800a540:	601a      	str	r2, [r3, #0]
}
 800a542:	bf00      	nop
 800a544:	3714      	adds	r7, #20
 800a546:	46bd      	mov	sp, r7
 800a548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54c:	4770      	bx	lr
 800a54e:	bf00      	nop
 800a550:	20000a34 	.word	0x20000a34
 800a554:	20000a90 	.word	0x20000a90

0800a558 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a558:	b480      	push	{r7}
 800a55a:	b085      	sub	sp, #20
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	60f8      	str	r0, [r7, #12]
 800a560:	60b9      	str	r1, [r7, #8]
 800a562:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	4a07      	ldr	r2, [pc, #28]	@ (800a584 <vApplicationGetTimerTaskMemory+0x2c>)
 800a568:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a56a:	68bb      	ldr	r3, [r7, #8]
 800a56c:	4a06      	ldr	r2, [pc, #24]	@ (800a588 <vApplicationGetTimerTaskMemory+0x30>)
 800a56e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a576:	601a      	str	r2, [r3, #0]
}
 800a578:	bf00      	nop
 800a57a:	3714      	adds	r7, #20
 800a57c:	46bd      	mov	sp, r7
 800a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a582:	4770      	bx	lr
 800a584:	20000c90 	.word	0x20000c90
 800a588:	20000cec 	.word	0x20000cec

0800a58c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a58c:	b480      	push	{r7}
 800a58e:	b083      	sub	sp, #12
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f103 0208 	add.w	r2, r3, #8
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a5a4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	f103 0208 	add.w	r2, r3, #8
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	f103 0208 	add.w	r2, r3, #8
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	2200      	movs	r2, #0
 800a5be:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a5c0:	bf00      	nop
 800a5c2:	370c      	adds	r7, #12
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ca:	4770      	bx	lr

0800a5cc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b083      	sub	sp, #12
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a5da:	bf00      	nop
 800a5dc:	370c      	adds	r7, #12
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e4:	4770      	bx	lr

0800a5e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a5e6:	b480      	push	{r7}
 800a5e8:	b085      	sub	sp, #20
 800a5ea:	af00      	add	r7, sp, #0
 800a5ec:	6078      	str	r0, [r7, #4]
 800a5ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	685b      	ldr	r3, [r3, #4]
 800a5f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	68fa      	ldr	r2, [r7, #12]
 800a5fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	689a      	ldr	r2, [r3, #8]
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	689b      	ldr	r3, [r3, #8]
 800a608:	683a      	ldr	r2, [r7, #0]
 800a60a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	683a      	ldr	r2, [r7, #0]
 800a610:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a612:	683b      	ldr	r3, [r7, #0]
 800a614:	687a      	ldr	r2, [r7, #4]
 800a616:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	1c5a      	adds	r2, r3, #1
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	601a      	str	r2, [r3, #0]
}
 800a622:	bf00      	nop
 800a624:	3714      	adds	r7, #20
 800a626:	46bd      	mov	sp, r7
 800a628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62c:	4770      	bx	lr

0800a62e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a62e:	b480      	push	{r7}
 800a630:	b085      	sub	sp, #20
 800a632:	af00      	add	r7, sp, #0
 800a634:	6078      	str	r0, [r7, #4]
 800a636:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a644:	d103      	bne.n	800a64e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	691b      	ldr	r3, [r3, #16]
 800a64a:	60fb      	str	r3, [r7, #12]
 800a64c:	e00c      	b.n	800a668 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	3308      	adds	r3, #8
 800a652:	60fb      	str	r3, [r7, #12]
 800a654:	e002      	b.n	800a65c <vListInsert+0x2e>
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	685b      	ldr	r3, [r3, #4]
 800a65a:	60fb      	str	r3, [r7, #12]
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	68ba      	ldr	r2, [r7, #8]
 800a664:	429a      	cmp	r2, r3
 800a666:	d2f6      	bcs.n	800a656 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	685a      	ldr	r2, [r3, #4]
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	685b      	ldr	r3, [r3, #4]
 800a674:	683a      	ldr	r2, [r7, #0]
 800a676:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	68fa      	ldr	r2, [r7, #12]
 800a67c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	683a      	ldr	r2, [r7, #0]
 800a682:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	687a      	ldr	r2, [r7, #4]
 800a688:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	1c5a      	adds	r2, r3, #1
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	601a      	str	r2, [r3, #0]
}
 800a694:	bf00      	nop
 800a696:	3714      	adds	r7, #20
 800a698:	46bd      	mov	sp, r7
 800a69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69e:	4770      	bx	lr

0800a6a0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a6a0:	b480      	push	{r7}
 800a6a2:	b085      	sub	sp, #20
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	691b      	ldr	r3, [r3, #16]
 800a6ac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	685b      	ldr	r3, [r3, #4]
 800a6b2:	687a      	ldr	r2, [r7, #4]
 800a6b4:	6892      	ldr	r2, [r2, #8]
 800a6b6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	689b      	ldr	r3, [r3, #8]
 800a6bc:	687a      	ldr	r2, [r7, #4]
 800a6be:	6852      	ldr	r2, [r2, #4]
 800a6c0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	685b      	ldr	r3, [r3, #4]
 800a6c6:	687a      	ldr	r2, [r7, #4]
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	d103      	bne.n	800a6d4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	689a      	ldr	r2, [r3, #8]
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	1e5a      	subs	r2, r3, #1
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	681b      	ldr	r3, [r3, #0]
}
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	3714      	adds	r7, #20
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f2:	4770      	bx	lr

0800a6f4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	b084      	sub	sp, #16
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
 800a6fc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d10b      	bne.n	800a720 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a70c:	f383 8811 	msr	BASEPRI, r3
 800a710:	f3bf 8f6f 	isb	sy
 800a714:	f3bf 8f4f 	dsb	sy
 800a718:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a71a:	bf00      	nop
 800a71c:	bf00      	nop
 800a71e:	e7fd      	b.n	800a71c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a720:	f002 f93a 	bl	800c998 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681a      	ldr	r2, [r3, #0]
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a72c:	68f9      	ldr	r1, [r7, #12]
 800a72e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a730:	fb01 f303 	mul.w	r3, r1, r3
 800a734:	441a      	add	r2, r3
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	2200      	movs	r2, #0
 800a73e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	681a      	ldr	r2, [r3, #0]
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	681a      	ldr	r2, [r3, #0]
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a750:	3b01      	subs	r3, #1
 800a752:	68f9      	ldr	r1, [r7, #12]
 800a754:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a756:	fb01 f303 	mul.w	r3, r1, r3
 800a75a:	441a      	add	r2, r3
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	22ff      	movs	r2, #255	@ 0xff
 800a764:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	22ff      	movs	r2, #255	@ 0xff
 800a76c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d114      	bne.n	800a7a0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	691b      	ldr	r3, [r3, #16]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d01a      	beq.n	800a7b4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	3310      	adds	r3, #16
 800a782:	4618      	mov	r0, r3
 800a784:	f001 f9d8 	bl	800bb38 <xTaskRemoveFromEventList>
 800a788:	4603      	mov	r3, r0
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d012      	beq.n	800a7b4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a78e:	4b0d      	ldr	r3, [pc, #52]	@ (800a7c4 <xQueueGenericReset+0xd0>)
 800a790:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a794:	601a      	str	r2, [r3, #0]
 800a796:	f3bf 8f4f 	dsb	sy
 800a79a:	f3bf 8f6f 	isb	sy
 800a79e:	e009      	b.n	800a7b4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	3310      	adds	r3, #16
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	f7ff fef1 	bl	800a58c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	3324      	adds	r3, #36	@ 0x24
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	f7ff feec 	bl	800a58c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a7b4:	f002 f922 	bl	800c9fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a7b8:	2301      	movs	r3, #1
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3710      	adds	r7, #16
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}
 800a7c2:	bf00      	nop
 800a7c4:	e000ed04 	.word	0xe000ed04

0800a7c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b08e      	sub	sp, #56	@ 0x38
 800a7cc:	af02      	add	r7, sp, #8
 800a7ce:	60f8      	str	r0, [r7, #12]
 800a7d0:	60b9      	str	r1, [r7, #8]
 800a7d2:	607a      	str	r2, [r7, #4]
 800a7d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d10b      	bne.n	800a7f4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a7dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7e0:	f383 8811 	msr	BASEPRI, r3
 800a7e4:	f3bf 8f6f 	isb	sy
 800a7e8:	f3bf 8f4f 	dsb	sy
 800a7ec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a7ee:	bf00      	nop
 800a7f0:	bf00      	nop
 800a7f2:	e7fd      	b.n	800a7f0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d10b      	bne.n	800a812 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a7fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7fe:	f383 8811 	msr	BASEPRI, r3
 800a802:	f3bf 8f6f 	isb	sy
 800a806:	f3bf 8f4f 	dsb	sy
 800a80a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a80c:	bf00      	nop
 800a80e:	bf00      	nop
 800a810:	e7fd      	b.n	800a80e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d002      	beq.n	800a81e <xQueueGenericCreateStatic+0x56>
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d001      	beq.n	800a822 <xQueueGenericCreateStatic+0x5a>
 800a81e:	2301      	movs	r3, #1
 800a820:	e000      	b.n	800a824 <xQueueGenericCreateStatic+0x5c>
 800a822:	2300      	movs	r3, #0
 800a824:	2b00      	cmp	r3, #0
 800a826:	d10b      	bne.n	800a840 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a82c:	f383 8811 	msr	BASEPRI, r3
 800a830:	f3bf 8f6f 	isb	sy
 800a834:	f3bf 8f4f 	dsb	sy
 800a838:	623b      	str	r3, [r7, #32]
}
 800a83a:	bf00      	nop
 800a83c:	bf00      	nop
 800a83e:	e7fd      	b.n	800a83c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d102      	bne.n	800a84c <xQueueGenericCreateStatic+0x84>
 800a846:	68bb      	ldr	r3, [r7, #8]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d101      	bne.n	800a850 <xQueueGenericCreateStatic+0x88>
 800a84c:	2301      	movs	r3, #1
 800a84e:	e000      	b.n	800a852 <xQueueGenericCreateStatic+0x8a>
 800a850:	2300      	movs	r3, #0
 800a852:	2b00      	cmp	r3, #0
 800a854:	d10b      	bne.n	800a86e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a85a:	f383 8811 	msr	BASEPRI, r3
 800a85e:	f3bf 8f6f 	isb	sy
 800a862:	f3bf 8f4f 	dsb	sy
 800a866:	61fb      	str	r3, [r7, #28]
}
 800a868:	bf00      	nop
 800a86a:	bf00      	nop
 800a86c:	e7fd      	b.n	800a86a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a86e:	2350      	movs	r3, #80	@ 0x50
 800a870:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a872:	697b      	ldr	r3, [r7, #20]
 800a874:	2b50      	cmp	r3, #80	@ 0x50
 800a876:	d00b      	beq.n	800a890 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a87c:	f383 8811 	msr	BASEPRI, r3
 800a880:	f3bf 8f6f 	isb	sy
 800a884:	f3bf 8f4f 	dsb	sy
 800a888:	61bb      	str	r3, [r7, #24]
}
 800a88a:	bf00      	nop
 800a88c:	bf00      	nop
 800a88e:	e7fd      	b.n	800a88c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a890:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d00d      	beq.n	800a8b8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a89c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a89e:	2201      	movs	r2, #1
 800a8a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a8a4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a8a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8aa:	9300      	str	r3, [sp, #0]
 800a8ac:	4613      	mov	r3, r2
 800a8ae:	687a      	ldr	r2, [r7, #4]
 800a8b0:	68b9      	ldr	r1, [r7, #8]
 800a8b2:	68f8      	ldr	r0, [r7, #12]
 800a8b4:	f000 f840 	bl	800a938 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a8b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	3730      	adds	r7, #48	@ 0x30
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}

0800a8c2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a8c2:	b580      	push	{r7, lr}
 800a8c4:	b08a      	sub	sp, #40	@ 0x28
 800a8c6:	af02      	add	r7, sp, #8
 800a8c8:	60f8      	str	r0, [r7, #12]
 800a8ca:	60b9      	str	r1, [r7, #8]
 800a8cc:	4613      	mov	r3, r2
 800a8ce:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d10b      	bne.n	800a8ee <xQueueGenericCreate+0x2c>
	__asm volatile
 800a8d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8da:	f383 8811 	msr	BASEPRI, r3
 800a8de:	f3bf 8f6f 	isb	sy
 800a8e2:	f3bf 8f4f 	dsb	sy
 800a8e6:	613b      	str	r3, [r7, #16]
}
 800a8e8:	bf00      	nop
 800a8ea:	bf00      	nop
 800a8ec:	e7fd      	b.n	800a8ea <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	68ba      	ldr	r2, [r7, #8]
 800a8f2:	fb02 f303 	mul.w	r3, r2, r3
 800a8f6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a8f8:	69fb      	ldr	r3, [r7, #28]
 800a8fa:	3350      	adds	r3, #80	@ 0x50
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	f002 f96d 	bl	800cbdc <pvPortMalloc>
 800a902:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a904:	69bb      	ldr	r3, [r7, #24]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d011      	beq.n	800a92e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a90a:	69bb      	ldr	r3, [r7, #24]
 800a90c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a90e:	697b      	ldr	r3, [r7, #20]
 800a910:	3350      	adds	r3, #80	@ 0x50
 800a912:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a914:	69bb      	ldr	r3, [r7, #24]
 800a916:	2200      	movs	r2, #0
 800a918:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a91c:	79fa      	ldrb	r2, [r7, #7]
 800a91e:	69bb      	ldr	r3, [r7, #24]
 800a920:	9300      	str	r3, [sp, #0]
 800a922:	4613      	mov	r3, r2
 800a924:	697a      	ldr	r2, [r7, #20]
 800a926:	68b9      	ldr	r1, [r7, #8]
 800a928:	68f8      	ldr	r0, [r7, #12]
 800a92a:	f000 f805 	bl	800a938 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a92e:	69bb      	ldr	r3, [r7, #24]
	}
 800a930:	4618      	mov	r0, r3
 800a932:	3720      	adds	r7, #32
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}

0800a938 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b084      	sub	sp, #16
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	60f8      	str	r0, [r7, #12]
 800a940:	60b9      	str	r1, [r7, #8]
 800a942:	607a      	str	r2, [r7, #4]
 800a944:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a946:	68bb      	ldr	r3, [r7, #8]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d103      	bne.n	800a954 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a94c:	69bb      	ldr	r3, [r7, #24]
 800a94e:	69ba      	ldr	r2, [r7, #24]
 800a950:	601a      	str	r2, [r3, #0]
 800a952:	e002      	b.n	800a95a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a954:	69bb      	ldr	r3, [r7, #24]
 800a956:	687a      	ldr	r2, [r7, #4]
 800a958:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a95a:	69bb      	ldr	r3, [r7, #24]
 800a95c:	68fa      	ldr	r2, [r7, #12]
 800a95e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a960:	69bb      	ldr	r3, [r7, #24]
 800a962:	68ba      	ldr	r2, [r7, #8]
 800a964:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a966:	2101      	movs	r1, #1
 800a968:	69b8      	ldr	r0, [r7, #24]
 800a96a:	f7ff fec3 	bl	800a6f4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a96e:	69bb      	ldr	r3, [r7, #24]
 800a970:	78fa      	ldrb	r2, [r7, #3]
 800a972:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a976:	bf00      	nop
 800a978:	3710      	adds	r7, #16
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bd80      	pop	{r7, pc}
	...

0800a980 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b08e      	sub	sp, #56	@ 0x38
 800a984:	af00      	add	r7, sp, #0
 800a986:	60f8      	str	r0, [r7, #12]
 800a988:	60b9      	str	r1, [r7, #8]
 800a98a:	607a      	str	r2, [r7, #4]
 800a98c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a98e:	2300      	movs	r3, #0
 800a990:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d10b      	bne.n	800a9b4 <xQueueGenericSend+0x34>
	__asm volatile
 800a99c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9a0:	f383 8811 	msr	BASEPRI, r3
 800a9a4:	f3bf 8f6f 	isb	sy
 800a9a8:	f3bf 8f4f 	dsb	sy
 800a9ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a9ae:	bf00      	nop
 800a9b0:	bf00      	nop
 800a9b2:	e7fd      	b.n	800a9b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d103      	bne.n	800a9c2 <xQueueGenericSend+0x42>
 800a9ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d101      	bne.n	800a9c6 <xQueueGenericSend+0x46>
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	e000      	b.n	800a9c8 <xQueueGenericSend+0x48>
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d10b      	bne.n	800a9e4 <xQueueGenericSend+0x64>
	__asm volatile
 800a9cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9d0:	f383 8811 	msr	BASEPRI, r3
 800a9d4:	f3bf 8f6f 	isb	sy
 800a9d8:	f3bf 8f4f 	dsb	sy
 800a9dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a9de:	bf00      	nop
 800a9e0:	bf00      	nop
 800a9e2:	e7fd      	b.n	800a9e0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	2b02      	cmp	r3, #2
 800a9e8:	d103      	bne.n	800a9f2 <xQueueGenericSend+0x72>
 800a9ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a9ee:	2b01      	cmp	r3, #1
 800a9f0:	d101      	bne.n	800a9f6 <xQueueGenericSend+0x76>
 800a9f2:	2301      	movs	r3, #1
 800a9f4:	e000      	b.n	800a9f8 <xQueueGenericSend+0x78>
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d10b      	bne.n	800aa14 <xQueueGenericSend+0x94>
	__asm volatile
 800a9fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa00:	f383 8811 	msr	BASEPRI, r3
 800aa04:	f3bf 8f6f 	isb	sy
 800aa08:	f3bf 8f4f 	dsb	sy
 800aa0c:	623b      	str	r3, [r7, #32]
}
 800aa0e:	bf00      	nop
 800aa10:	bf00      	nop
 800aa12:	e7fd      	b.n	800aa10 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aa14:	f001 fa50 	bl	800beb8 <xTaskGetSchedulerState>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d102      	bne.n	800aa24 <xQueueGenericSend+0xa4>
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d101      	bne.n	800aa28 <xQueueGenericSend+0xa8>
 800aa24:	2301      	movs	r3, #1
 800aa26:	e000      	b.n	800aa2a <xQueueGenericSend+0xaa>
 800aa28:	2300      	movs	r3, #0
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d10b      	bne.n	800aa46 <xQueueGenericSend+0xc6>
	__asm volatile
 800aa2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa32:	f383 8811 	msr	BASEPRI, r3
 800aa36:	f3bf 8f6f 	isb	sy
 800aa3a:	f3bf 8f4f 	dsb	sy
 800aa3e:	61fb      	str	r3, [r7, #28]
}
 800aa40:	bf00      	nop
 800aa42:	bf00      	nop
 800aa44:	e7fd      	b.n	800aa42 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aa46:	f001 ffa7 	bl	800c998 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800aa4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aa4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa52:	429a      	cmp	r2, r3
 800aa54:	d302      	bcc.n	800aa5c <xQueueGenericSend+0xdc>
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	2b02      	cmp	r3, #2
 800aa5a:	d129      	bne.n	800aab0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800aa5c:	683a      	ldr	r2, [r7, #0]
 800aa5e:	68b9      	ldr	r1, [r7, #8]
 800aa60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aa62:	f000 fa91 	bl	800af88 <prvCopyDataToQueue>
 800aa66:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aa68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d010      	beq.n	800aa92 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aa70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa72:	3324      	adds	r3, #36	@ 0x24
 800aa74:	4618      	mov	r0, r3
 800aa76:	f001 f85f 	bl	800bb38 <xTaskRemoveFromEventList>
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d013      	beq.n	800aaa8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800aa80:	4b3f      	ldr	r3, [pc, #252]	@ (800ab80 <xQueueGenericSend+0x200>)
 800aa82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa86:	601a      	str	r2, [r3, #0]
 800aa88:	f3bf 8f4f 	dsb	sy
 800aa8c:	f3bf 8f6f 	isb	sy
 800aa90:	e00a      	b.n	800aaa8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800aa92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d007      	beq.n	800aaa8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800aa98:	4b39      	ldr	r3, [pc, #228]	@ (800ab80 <xQueueGenericSend+0x200>)
 800aa9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa9e:	601a      	str	r2, [r3, #0]
 800aaa0:	f3bf 8f4f 	dsb	sy
 800aaa4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800aaa8:	f001 ffa8 	bl	800c9fc <vPortExitCritical>
				return pdPASS;
 800aaac:	2301      	movs	r3, #1
 800aaae:	e063      	b.n	800ab78 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d103      	bne.n	800aabe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800aab6:	f001 ffa1 	bl	800c9fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800aaba:	2300      	movs	r3, #0
 800aabc:	e05c      	b.n	800ab78 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aabe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d106      	bne.n	800aad2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aac4:	f107 0314 	add.w	r3, r7, #20
 800aac8:	4618      	mov	r0, r3
 800aaca:	f001 f899 	bl	800bc00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aace:	2301      	movs	r3, #1
 800aad0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aad2:	f001 ff93 	bl	800c9fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aad6:	f000 fe09 	bl	800b6ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aada:	f001 ff5d 	bl	800c998 <vPortEnterCritical>
 800aade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aae0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aae4:	b25b      	sxtb	r3, r3
 800aae6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aaea:	d103      	bne.n	800aaf4 <xQueueGenericSend+0x174>
 800aaec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaee:	2200      	movs	r2, #0
 800aaf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aaf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaf6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aafa:	b25b      	sxtb	r3, r3
 800aafc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ab00:	d103      	bne.n	800ab0a <xQueueGenericSend+0x18a>
 800ab02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab04:	2200      	movs	r2, #0
 800ab06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ab0a:	f001 ff77 	bl	800c9fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ab0e:	1d3a      	adds	r2, r7, #4
 800ab10:	f107 0314 	add.w	r3, r7, #20
 800ab14:	4611      	mov	r1, r2
 800ab16:	4618      	mov	r0, r3
 800ab18:	f001 f888 	bl	800bc2c <xTaskCheckForTimeOut>
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d124      	bne.n	800ab6c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ab22:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ab24:	f000 fb28 	bl	800b178 <prvIsQueueFull>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d018      	beq.n	800ab60 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ab2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab30:	3310      	adds	r3, #16
 800ab32:	687a      	ldr	r2, [r7, #4]
 800ab34:	4611      	mov	r1, r2
 800ab36:	4618      	mov	r0, r3
 800ab38:	f000 ffac 	bl	800ba94 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ab3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ab3e:	f000 fab3 	bl	800b0a8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ab42:	f000 fde1 	bl	800b708 <xTaskResumeAll>
 800ab46:	4603      	mov	r3, r0
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	f47f af7c 	bne.w	800aa46 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800ab4e:	4b0c      	ldr	r3, [pc, #48]	@ (800ab80 <xQueueGenericSend+0x200>)
 800ab50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab54:	601a      	str	r2, [r3, #0]
 800ab56:	f3bf 8f4f 	dsb	sy
 800ab5a:	f3bf 8f6f 	isb	sy
 800ab5e:	e772      	b.n	800aa46 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ab60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ab62:	f000 faa1 	bl	800b0a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ab66:	f000 fdcf 	bl	800b708 <xTaskResumeAll>
 800ab6a:	e76c      	b.n	800aa46 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ab6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ab6e:	f000 fa9b 	bl	800b0a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ab72:	f000 fdc9 	bl	800b708 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ab76:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3738      	adds	r7, #56	@ 0x38
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}
 800ab80:	e000ed04 	.word	0xe000ed04

0800ab84 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b090      	sub	sp, #64	@ 0x40
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	60f8      	str	r0, [r7, #12]
 800ab8c:	60b9      	str	r1, [r7, #8]
 800ab8e:	607a      	str	r2, [r7, #4]
 800ab90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800ab96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d10b      	bne.n	800abb4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800ab9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aba0:	f383 8811 	msr	BASEPRI, r3
 800aba4:	f3bf 8f6f 	isb	sy
 800aba8:	f3bf 8f4f 	dsb	sy
 800abac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800abae:	bf00      	nop
 800abb0:	bf00      	nop
 800abb2:	e7fd      	b.n	800abb0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d103      	bne.n	800abc2 <xQueueGenericSendFromISR+0x3e>
 800abba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d101      	bne.n	800abc6 <xQueueGenericSendFromISR+0x42>
 800abc2:	2301      	movs	r3, #1
 800abc4:	e000      	b.n	800abc8 <xQueueGenericSendFromISR+0x44>
 800abc6:	2300      	movs	r3, #0
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d10b      	bne.n	800abe4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800abcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abd0:	f383 8811 	msr	BASEPRI, r3
 800abd4:	f3bf 8f6f 	isb	sy
 800abd8:	f3bf 8f4f 	dsb	sy
 800abdc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800abde:	bf00      	nop
 800abe0:	bf00      	nop
 800abe2:	e7fd      	b.n	800abe0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	2b02      	cmp	r3, #2
 800abe8:	d103      	bne.n	800abf2 <xQueueGenericSendFromISR+0x6e>
 800abea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abee:	2b01      	cmp	r3, #1
 800abf0:	d101      	bne.n	800abf6 <xQueueGenericSendFromISR+0x72>
 800abf2:	2301      	movs	r3, #1
 800abf4:	e000      	b.n	800abf8 <xQueueGenericSendFromISR+0x74>
 800abf6:	2300      	movs	r3, #0
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d10b      	bne.n	800ac14 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800abfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac00:	f383 8811 	msr	BASEPRI, r3
 800ac04:	f3bf 8f6f 	isb	sy
 800ac08:	f3bf 8f4f 	dsb	sy
 800ac0c:	623b      	str	r3, [r7, #32]
}
 800ac0e:	bf00      	nop
 800ac10:	bf00      	nop
 800ac12:	e7fd      	b.n	800ac10 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ac14:	f001 ffa0 	bl	800cb58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ac18:	f3ef 8211 	mrs	r2, BASEPRI
 800ac1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac20:	f383 8811 	msr	BASEPRI, r3
 800ac24:	f3bf 8f6f 	isb	sy
 800ac28:	f3bf 8f4f 	dsb	sy
 800ac2c:	61fa      	str	r2, [r7, #28]
 800ac2e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ac30:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ac32:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ac34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac3c:	429a      	cmp	r2, r3
 800ac3e:	d302      	bcc.n	800ac46 <xQueueGenericSendFromISR+0xc2>
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	2b02      	cmp	r3, #2
 800ac44:	d12f      	bne.n	800aca6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ac46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac48:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ac4c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac54:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ac56:	683a      	ldr	r2, [r7, #0]
 800ac58:	68b9      	ldr	r1, [r7, #8]
 800ac5a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ac5c:	f000 f994 	bl	800af88 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ac60:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800ac64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ac68:	d112      	bne.n	800ac90 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ac6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d016      	beq.n	800aca0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ac72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac74:	3324      	adds	r3, #36	@ 0x24
 800ac76:	4618      	mov	r0, r3
 800ac78:	f000 ff5e 	bl	800bb38 <xTaskRemoveFromEventList>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d00e      	beq.n	800aca0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d00b      	beq.n	800aca0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	601a      	str	r2, [r3, #0]
 800ac8e:	e007      	b.n	800aca0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ac90:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ac94:	3301      	adds	r3, #1
 800ac96:	b2db      	uxtb	r3, r3
 800ac98:	b25a      	sxtb	r2, r3
 800ac9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800aca0:	2301      	movs	r3, #1
 800aca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800aca4:	e001      	b.n	800acaa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800aca6:	2300      	movs	r3, #0
 800aca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800acaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acac:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800acae:	697b      	ldr	r3, [r7, #20]
 800acb0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800acb4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800acb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3740      	adds	r7, #64	@ 0x40
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}

0800acc0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b08c      	sub	sp, #48	@ 0x30
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	60f8      	str	r0, [r7, #12]
 800acc8:	60b9      	str	r1, [r7, #8]
 800acca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800accc:	2300      	movs	r3, #0
 800acce:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800acd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d10b      	bne.n	800acf2 <xQueueReceive+0x32>
	__asm volatile
 800acda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acde:	f383 8811 	msr	BASEPRI, r3
 800ace2:	f3bf 8f6f 	isb	sy
 800ace6:	f3bf 8f4f 	dsb	sy
 800acea:	623b      	str	r3, [r7, #32]
}
 800acec:	bf00      	nop
 800acee:	bf00      	nop
 800acf0:	e7fd      	b.n	800acee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d103      	bne.n	800ad00 <xQueueReceive+0x40>
 800acf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d101      	bne.n	800ad04 <xQueueReceive+0x44>
 800ad00:	2301      	movs	r3, #1
 800ad02:	e000      	b.n	800ad06 <xQueueReceive+0x46>
 800ad04:	2300      	movs	r3, #0
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d10b      	bne.n	800ad22 <xQueueReceive+0x62>
	__asm volatile
 800ad0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad0e:	f383 8811 	msr	BASEPRI, r3
 800ad12:	f3bf 8f6f 	isb	sy
 800ad16:	f3bf 8f4f 	dsb	sy
 800ad1a:	61fb      	str	r3, [r7, #28]
}
 800ad1c:	bf00      	nop
 800ad1e:	bf00      	nop
 800ad20:	e7fd      	b.n	800ad1e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ad22:	f001 f8c9 	bl	800beb8 <xTaskGetSchedulerState>
 800ad26:	4603      	mov	r3, r0
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d102      	bne.n	800ad32 <xQueueReceive+0x72>
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d101      	bne.n	800ad36 <xQueueReceive+0x76>
 800ad32:	2301      	movs	r3, #1
 800ad34:	e000      	b.n	800ad38 <xQueueReceive+0x78>
 800ad36:	2300      	movs	r3, #0
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d10b      	bne.n	800ad54 <xQueueReceive+0x94>
	__asm volatile
 800ad3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad40:	f383 8811 	msr	BASEPRI, r3
 800ad44:	f3bf 8f6f 	isb	sy
 800ad48:	f3bf 8f4f 	dsb	sy
 800ad4c:	61bb      	str	r3, [r7, #24]
}
 800ad4e:	bf00      	nop
 800ad50:	bf00      	nop
 800ad52:	e7fd      	b.n	800ad50 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ad54:	f001 fe20 	bl	800c998 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ad58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad5c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ad5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d01f      	beq.n	800ada4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ad64:	68b9      	ldr	r1, [r7, #8]
 800ad66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad68:	f000 f978 	bl	800b05c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ad6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad6e:	1e5a      	subs	r2, r3, #1
 800ad70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad72:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad76:	691b      	ldr	r3, [r3, #16]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d00f      	beq.n	800ad9c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad7e:	3310      	adds	r3, #16
 800ad80:	4618      	mov	r0, r3
 800ad82:	f000 fed9 	bl	800bb38 <xTaskRemoveFromEventList>
 800ad86:	4603      	mov	r3, r0
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d007      	beq.n	800ad9c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ad8c:	4b3c      	ldr	r3, [pc, #240]	@ (800ae80 <xQueueReceive+0x1c0>)
 800ad8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad92:	601a      	str	r2, [r3, #0]
 800ad94:	f3bf 8f4f 	dsb	sy
 800ad98:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ad9c:	f001 fe2e 	bl	800c9fc <vPortExitCritical>
				return pdPASS;
 800ada0:	2301      	movs	r3, #1
 800ada2:	e069      	b.n	800ae78 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d103      	bne.n	800adb2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800adaa:	f001 fe27 	bl	800c9fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800adae:	2300      	movs	r3, #0
 800adb0:	e062      	b.n	800ae78 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800adb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d106      	bne.n	800adc6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800adb8:	f107 0310 	add.w	r3, r7, #16
 800adbc:	4618      	mov	r0, r3
 800adbe:	f000 ff1f 	bl	800bc00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800adc2:	2301      	movs	r3, #1
 800adc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800adc6:	f001 fe19 	bl	800c9fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800adca:	f000 fc8f 	bl	800b6ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800adce:	f001 fde3 	bl	800c998 <vPortEnterCritical>
 800add2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800add4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800add8:	b25b      	sxtb	r3, r3
 800adda:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800adde:	d103      	bne.n	800ade8 <xQueueReceive+0x128>
 800ade0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ade2:	2200      	movs	r2, #0
 800ade4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ade8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800adee:	b25b      	sxtb	r3, r3
 800adf0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800adf4:	d103      	bne.n	800adfe <xQueueReceive+0x13e>
 800adf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adf8:	2200      	movs	r2, #0
 800adfa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800adfe:	f001 fdfd 	bl	800c9fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ae02:	1d3a      	adds	r2, r7, #4
 800ae04:	f107 0310 	add.w	r3, r7, #16
 800ae08:	4611      	mov	r1, r2
 800ae0a:	4618      	mov	r0, r3
 800ae0c:	f000 ff0e 	bl	800bc2c <xTaskCheckForTimeOut>
 800ae10:	4603      	mov	r3, r0
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d123      	bne.n	800ae5e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ae16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae18:	f000 f998 	bl	800b14c <prvIsQueueEmpty>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d017      	beq.n	800ae52 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ae22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae24:	3324      	adds	r3, #36	@ 0x24
 800ae26:	687a      	ldr	r2, [r7, #4]
 800ae28:	4611      	mov	r1, r2
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	f000 fe32 	bl	800ba94 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ae30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae32:	f000 f939 	bl	800b0a8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ae36:	f000 fc67 	bl	800b708 <xTaskResumeAll>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d189      	bne.n	800ad54 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800ae40:	4b0f      	ldr	r3, [pc, #60]	@ (800ae80 <xQueueReceive+0x1c0>)
 800ae42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae46:	601a      	str	r2, [r3, #0]
 800ae48:	f3bf 8f4f 	dsb	sy
 800ae4c:	f3bf 8f6f 	isb	sy
 800ae50:	e780      	b.n	800ad54 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ae52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae54:	f000 f928 	bl	800b0a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ae58:	f000 fc56 	bl	800b708 <xTaskResumeAll>
 800ae5c:	e77a      	b.n	800ad54 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ae5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae60:	f000 f922 	bl	800b0a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ae64:	f000 fc50 	bl	800b708 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ae68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ae6a:	f000 f96f 	bl	800b14c <prvIsQueueEmpty>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	f43f af6f 	beq.w	800ad54 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ae76:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	3730      	adds	r7, #48	@ 0x30
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}
 800ae80:	e000ed04 	.word	0xe000ed04

0800ae84 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b08e      	sub	sp, #56	@ 0x38
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	60f8      	str	r0, [r7, #12]
 800ae8c:	60b9      	str	r1, [r7, #8]
 800ae8e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ae94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d10b      	bne.n	800aeb2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800ae9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae9e:	f383 8811 	msr	BASEPRI, r3
 800aea2:	f3bf 8f6f 	isb	sy
 800aea6:	f3bf 8f4f 	dsb	sy
 800aeaa:	623b      	str	r3, [r7, #32]
}
 800aeac:	bf00      	nop
 800aeae:	bf00      	nop
 800aeb0:	e7fd      	b.n	800aeae <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d103      	bne.n	800aec0 <xQueueReceiveFromISR+0x3c>
 800aeb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d101      	bne.n	800aec4 <xQueueReceiveFromISR+0x40>
 800aec0:	2301      	movs	r3, #1
 800aec2:	e000      	b.n	800aec6 <xQueueReceiveFromISR+0x42>
 800aec4:	2300      	movs	r3, #0
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d10b      	bne.n	800aee2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800aeca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aece:	f383 8811 	msr	BASEPRI, r3
 800aed2:	f3bf 8f6f 	isb	sy
 800aed6:	f3bf 8f4f 	dsb	sy
 800aeda:	61fb      	str	r3, [r7, #28]
}
 800aedc:	bf00      	nop
 800aede:	bf00      	nop
 800aee0:	e7fd      	b.n	800aede <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aee2:	f001 fe39 	bl	800cb58 <vPortValidateInterruptPriority>
	__asm volatile
 800aee6:	f3ef 8211 	mrs	r2, BASEPRI
 800aeea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeee:	f383 8811 	msr	BASEPRI, r3
 800aef2:	f3bf 8f6f 	isb	sy
 800aef6:	f3bf 8f4f 	dsb	sy
 800aefa:	61ba      	str	r2, [r7, #24]
 800aefc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800aefe:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800af00:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800af02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af06:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800af08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d02f      	beq.n	800af6e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800af0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800af14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800af18:	68b9      	ldr	r1, [r7, #8]
 800af1a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800af1c:	f000 f89e 	bl	800b05c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800af20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af22:	1e5a      	subs	r2, r3, #1
 800af24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af26:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800af28:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800af2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800af30:	d112      	bne.n	800af58 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af34:	691b      	ldr	r3, [r3, #16]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d016      	beq.n	800af68 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af3c:	3310      	adds	r3, #16
 800af3e:	4618      	mov	r0, r3
 800af40:	f000 fdfa 	bl	800bb38 <xTaskRemoveFromEventList>
 800af44:	4603      	mov	r3, r0
 800af46:	2b00      	cmp	r3, #0
 800af48:	d00e      	beq.n	800af68 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d00b      	beq.n	800af68 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2201      	movs	r2, #1
 800af54:	601a      	str	r2, [r3, #0]
 800af56:	e007      	b.n	800af68 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800af58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800af5c:	3301      	adds	r3, #1
 800af5e:	b2db      	uxtb	r3, r3
 800af60:	b25a      	sxtb	r2, r3
 800af62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800af68:	2301      	movs	r3, #1
 800af6a:	637b      	str	r3, [r7, #52]	@ 0x34
 800af6c:	e001      	b.n	800af72 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800af6e:	2300      	movs	r3, #0
 800af70:	637b      	str	r3, [r7, #52]	@ 0x34
 800af72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af74:	613b      	str	r3, [r7, #16]
	__asm volatile
 800af76:	693b      	ldr	r3, [r7, #16]
 800af78:	f383 8811 	msr	BASEPRI, r3
}
 800af7c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800af7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800af80:	4618      	mov	r0, r3
 800af82:	3738      	adds	r7, #56	@ 0x38
 800af84:	46bd      	mov	sp, r7
 800af86:	bd80      	pop	{r7, pc}

0800af88 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800af88:	b580      	push	{r7, lr}
 800af8a:	b086      	sub	sp, #24
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	60f8      	str	r0, [r7, #12]
 800af90:	60b9      	str	r1, [r7, #8]
 800af92:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800af94:	2300      	movs	r3, #0
 800af96:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af9c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d10d      	bne.n	800afc2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d14d      	bne.n	800b04a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	689b      	ldr	r3, [r3, #8]
 800afb2:	4618      	mov	r0, r3
 800afb4:	f000 ff9e 	bl	800bef4 <xTaskPriorityDisinherit>
 800afb8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	2200      	movs	r2, #0
 800afbe:	609a      	str	r2, [r3, #8]
 800afc0:	e043      	b.n	800b04a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d119      	bne.n	800affc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	6858      	ldr	r0, [r3, #4]
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afd0:	461a      	mov	r2, r3
 800afd2:	68b9      	ldr	r1, [r7, #8]
 800afd4:	f002 fdfc 	bl	800dbd0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	685a      	ldr	r2, [r3, #4]
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afe0:	441a      	add	r2, r3
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	685a      	ldr	r2, [r3, #4]
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	689b      	ldr	r3, [r3, #8]
 800afee:	429a      	cmp	r2, r3
 800aff0:	d32b      	bcc.n	800b04a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	681a      	ldr	r2, [r3, #0]
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	605a      	str	r2, [r3, #4]
 800affa:	e026      	b.n	800b04a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	68d8      	ldr	r0, [r3, #12]
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b004:	461a      	mov	r2, r3
 800b006:	68b9      	ldr	r1, [r7, #8]
 800b008:	f002 fde2 	bl	800dbd0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	68da      	ldr	r2, [r3, #12]
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b014:	425b      	negs	r3, r3
 800b016:	441a      	add	r2, r3
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	68da      	ldr	r2, [r3, #12]
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	429a      	cmp	r2, r3
 800b026:	d207      	bcs.n	800b038 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	689a      	ldr	r2, [r3, #8]
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b030:	425b      	negs	r3, r3
 800b032:	441a      	add	r2, r3
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2b02      	cmp	r3, #2
 800b03c:	d105      	bne.n	800b04a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b03e:	693b      	ldr	r3, [r7, #16]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d002      	beq.n	800b04a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b044:	693b      	ldr	r3, [r7, #16]
 800b046:	3b01      	subs	r3, #1
 800b048:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b04a:	693b      	ldr	r3, [r7, #16]
 800b04c:	1c5a      	adds	r2, r3, #1
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b052:	697b      	ldr	r3, [r7, #20]
}
 800b054:	4618      	mov	r0, r3
 800b056:	3718      	adds	r7, #24
 800b058:	46bd      	mov	sp, r7
 800b05a:	bd80      	pop	{r7, pc}

0800b05c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b082      	sub	sp, #8
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
 800b064:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d018      	beq.n	800b0a0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	68da      	ldr	r2, [r3, #12]
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b076:	441a      	add	r2, r3
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	68da      	ldr	r2, [r3, #12]
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	689b      	ldr	r3, [r3, #8]
 800b084:	429a      	cmp	r2, r3
 800b086:	d303      	bcc.n	800b090 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681a      	ldr	r2, [r3, #0]
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	68d9      	ldr	r1, [r3, #12]
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b098:	461a      	mov	r2, r3
 800b09a:	6838      	ldr	r0, [r7, #0]
 800b09c:	f002 fd98 	bl	800dbd0 <memcpy>
	}
}
 800b0a0:	bf00      	nop
 800b0a2:	3708      	adds	r7, #8
 800b0a4:	46bd      	mov	sp, r7
 800b0a6:	bd80      	pop	{r7, pc}

0800b0a8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b084      	sub	sp, #16
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b0b0:	f001 fc72 	bl	800c998 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b0ba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b0bc:	e011      	b.n	800b0e2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d012      	beq.n	800b0ec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	3324      	adds	r3, #36	@ 0x24
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	f000 fd34 	bl	800bb38 <xTaskRemoveFromEventList>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d001      	beq.n	800b0da <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b0d6:	f000 fe0d 	bl	800bcf4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b0da:	7bfb      	ldrb	r3, [r7, #15]
 800b0dc:	3b01      	subs	r3, #1
 800b0de:	b2db      	uxtb	r3, r3
 800b0e0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b0e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	dce9      	bgt.n	800b0be <prvUnlockQueue+0x16>
 800b0ea:	e000      	b.n	800b0ee <prvUnlockQueue+0x46>
					break;
 800b0ec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	22ff      	movs	r2, #255	@ 0xff
 800b0f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b0f6:	f001 fc81 	bl	800c9fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b0fa:	f001 fc4d 	bl	800c998 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b104:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b106:	e011      	b.n	800b12c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	691b      	ldr	r3, [r3, #16]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d012      	beq.n	800b136 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	3310      	adds	r3, #16
 800b114:	4618      	mov	r0, r3
 800b116:	f000 fd0f 	bl	800bb38 <xTaskRemoveFromEventList>
 800b11a:	4603      	mov	r3, r0
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d001      	beq.n	800b124 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b120:	f000 fde8 	bl	800bcf4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b124:	7bbb      	ldrb	r3, [r7, #14]
 800b126:	3b01      	subs	r3, #1
 800b128:	b2db      	uxtb	r3, r3
 800b12a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b12c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b130:	2b00      	cmp	r3, #0
 800b132:	dce9      	bgt.n	800b108 <prvUnlockQueue+0x60>
 800b134:	e000      	b.n	800b138 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b136:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	22ff      	movs	r2, #255	@ 0xff
 800b13c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b140:	f001 fc5c 	bl	800c9fc <vPortExitCritical>
}
 800b144:	bf00      	nop
 800b146:	3710      	adds	r7, #16
 800b148:	46bd      	mov	sp, r7
 800b14a:	bd80      	pop	{r7, pc}

0800b14c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b084      	sub	sp, #16
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b154:	f001 fc20 	bl	800c998 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d102      	bne.n	800b166 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b160:	2301      	movs	r3, #1
 800b162:	60fb      	str	r3, [r7, #12]
 800b164:	e001      	b.n	800b16a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b166:	2300      	movs	r3, #0
 800b168:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b16a:	f001 fc47 	bl	800c9fc <vPortExitCritical>

	return xReturn;
 800b16e:	68fb      	ldr	r3, [r7, #12]
}
 800b170:	4618      	mov	r0, r3
 800b172:	3710      	adds	r7, #16
 800b174:	46bd      	mov	sp, r7
 800b176:	bd80      	pop	{r7, pc}

0800b178 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b084      	sub	sp, #16
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b180:	f001 fc0a 	bl	800c998 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b18c:	429a      	cmp	r2, r3
 800b18e:	d102      	bne.n	800b196 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b190:	2301      	movs	r3, #1
 800b192:	60fb      	str	r3, [r7, #12]
 800b194:	e001      	b.n	800b19a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b196:	2300      	movs	r3, #0
 800b198:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b19a:	f001 fc2f 	bl	800c9fc <vPortExitCritical>

	return xReturn;
 800b19e:	68fb      	ldr	r3, [r7, #12]
}
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	3710      	adds	r7, #16
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bd80      	pop	{r7, pc}

0800b1a8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b1a8:	b480      	push	{r7}
 800b1aa:	b085      	sub	sp, #20
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
 800b1b0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	60fb      	str	r3, [r7, #12]
 800b1b6:	e014      	b.n	800b1e2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b1b8:	4a0f      	ldr	r2, [pc, #60]	@ (800b1f8 <vQueueAddToRegistry+0x50>)
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d10b      	bne.n	800b1dc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b1c4:	490c      	ldr	r1, [pc, #48]	@ (800b1f8 <vQueueAddToRegistry+0x50>)
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	683a      	ldr	r2, [r7, #0]
 800b1ca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b1ce:	4a0a      	ldr	r2, [pc, #40]	@ (800b1f8 <vQueueAddToRegistry+0x50>)
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	00db      	lsls	r3, r3, #3
 800b1d4:	4413      	add	r3, r2
 800b1d6:	687a      	ldr	r2, [r7, #4]
 800b1d8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b1da:	e006      	b.n	800b1ea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	3301      	adds	r3, #1
 800b1e0:	60fb      	str	r3, [r7, #12]
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	2b07      	cmp	r3, #7
 800b1e6:	d9e7      	bls.n	800b1b8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b1e8:	bf00      	nop
 800b1ea:	bf00      	nop
 800b1ec:	3714      	adds	r7, #20
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f4:	4770      	bx	lr
 800b1f6:	bf00      	nop
 800b1f8:	200010ec 	.word	0x200010ec

0800b1fc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b086      	sub	sp, #24
 800b200:	af00      	add	r7, sp, #0
 800b202:	60f8      	str	r0, [r7, #12]
 800b204:	60b9      	str	r1, [r7, #8]
 800b206:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b20c:	f001 fbc4 	bl	800c998 <vPortEnterCritical>
 800b210:	697b      	ldr	r3, [r7, #20]
 800b212:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b216:	b25b      	sxtb	r3, r3
 800b218:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b21c:	d103      	bne.n	800b226 <vQueueWaitForMessageRestricted+0x2a>
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	2200      	movs	r2, #0
 800b222:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b226:	697b      	ldr	r3, [r7, #20]
 800b228:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b22c:	b25b      	sxtb	r3, r3
 800b22e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b232:	d103      	bne.n	800b23c <vQueueWaitForMessageRestricted+0x40>
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	2200      	movs	r2, #0
 800b238:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b23c:	f001 fbde 	bl	800c9fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b240:	697b      	ldr	r3, [r7, #20]
 800b242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b244:	2b00      	cmp	r3, #0
 800b246:	d106      	bne.n	800b256 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b248:	697b      	ldr	r3, [r7, #20]
 800b24a:	3324      	adds	r3, #36	@ 0x24
 800b24c:	687a      	ldr	r2, [r7, #4]
 800b24e:	68b9      	ldr	r1, [r7, #8]
 800b250:	4618      	mov	r0, r3
 800b252:	f000 fc45 	bl	800bae0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b256:	6978      	ldr	r0, [r7, #20]
 800b258:	f7ff ff26 	bl	800b0a8 <prvUnlockQueue>
	}
 800b25c:	bf00      	nop
 800b25e:	3718      	adds	r7, #24
 800b260:	46bd      	mov	sp, r7
 800b262:	bd80      	pop	{r7, pc}

0800b264 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b264:	b580      	push	{r7, lr}
 800b266:	b08e      	sub	sp, #56	@ 0x38
 800b268:	af04      	add	r7, sp, #16
 800b26a:	60f8      	str	r0, [r7, #12]
 800b26c:	60b9      	str	r1, [r7, #8]
 800b26e:	607a      	str	r2, [r7, #4]
 800b270:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b274:	2b00      	cmp	r3, #0
 800b276:	d10b      	bne.n	800b290 <xTaskCreateStatic+0x2c>
	__asm volatile
 800b278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b27c:	f383 8811 	msr	BASEPRI, r3
 800b280:	f3bf 8f6f 	isb	sy
 800b284:	f3bf 8f4f 	dsb	sy
 800b288:	623b      	str	r3, [r7, #32]
}
 800b28a:	bf00      	nop
 800b28c:	bf00      	nop
 800b28e:	e7fd      	b.n	800b28c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b292:	2b00      	cmp	r3, #0
 800b294:	d10b      	bne.n	800b2ae <xTaskCreateStatic+0x4a>
	__asm volatile
 800b296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b29a:	f383 8811 	msr	BASEPRI, r3
 800b29e:	f3bf 8f6f 	isb	sy
 800b2a2:	f3bf 8f4f 	dsb	sy
 800b2a6:	61fb      	str	r3, [r7, #28]
}
 800b2a8:	bf00      	nop
 800b2aa:	bf00      	nop
 800b2ac:	e7fd      	b.n	800b2aa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b2ae:	235c      	movs	r3, #92	@ 0x5c
 800b2b0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b2b2:	693b      	ldr	r3, [r7, #16]
 800b2b4:	2b5c      	cmp	r3, #92	@ 0x5c
 800b2b6:	d00b      	beq.n	800b2d0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800b2b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2bc:	f383 8811 	msr	BASEPRI, r3
 800b2c0:	f3bf 8f6f 	isb	sy
 800b2c4:	f3bf 8f4f 	dsb	sy
 800b2c8:	61bb      	str	r3, [r7, #24]
}
 800b2ca:	bf00      	nop
 800b2cc:	bf00      	nop
 800b2ce:	e7fd      	b.n	800b2cc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b2d0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b2d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d01e      	beq.n	800b316 <xTaskCreateStatic+0xb2>
 800b2d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d01b      	beq.n	800b316 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b2de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2e0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b2e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b2e6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b2e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2ea:	2202      	movs	r2, #2
 800b2ec:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	9303      	str	r3, [sp, #12]
 800b2f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2f6:	9302      	str	r3, [sp, #8]
 800b2f8:	f107 0314 	add.w	r3, r7, #20
 800b2fc:	9301      	str	r3, [sp, #4]
 800b2fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b300:	9300      	str	r3, [sp, #0]
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	687a      	ldr	r2, [r7, #4]
 800b306:	68b9      	ldr	r1, [r7, #8]
 800b308:	68f8      	ldr	r0, [r7, #12]
 800b30a:	f000 f850 	bl	800b3ae <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b30e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b310:	f000 f8de 	bl	800b4d0 <prvAddNewTaskToReadyList>
 800b314:	e001      	b.n	800b31a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b316:	2300      	movs	r3, #0
 800b318:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b31a:	697b      	ldr	r3, [r7, #20]
	}
 800b31c:	4618      	mov	r0, r3
 800b31e:	3728      	adds	r7, #40	@ 0x28
 800b320:	46bd      	mov	sp, r7
 800b322:	bd80      	pop	{r7, pc}

0800b324 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b324:	b580      	push	{r7, lr}
 800b326:	b08c      	sub	sp, #48	@ 0x30
 800b328:	af04      	add	r7, sp, #16
 800b32a:	60f8      	str	r0, [r7, #12]
 800b32c:	60b9      	str	r1, [r7, #8]
 800b32e:	603b      	str	r3, [r7, #0]
 800b330:	4613      	mov	r3, r2
 800b332:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b334:	88fb      	ldrh	r3, [r7, #6]
 800b336:	009b      	lsls	r3, r3, #2
 800b338:	4618      	mov	r0, r3
 800b33a:	f001 fc4f 	bl	800cbdc <pvPortMalloc>
 800b33e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b340:	697b      	ldr	r3, [r7, #20]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d00e      	beq.n	800b364 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b346:	205c      	movs	r0, #92	@ 0x5c
 800b348:	f001 fc48 	bl	800cbdc <pvPortMalloc>
 800b34c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b34e:	69fb      	ldr	r3, [r7, #28]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d003      	beq.n	800b35c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b354:	69fb      	ldr	r3, [r7, #28]
 800b356:	697a      	ldr	r2, [r7, #20]
 800b358:	631a      	str	r2, [r3, #48]	@ 0x30
 800b35a:	e005      	b.n	800b368 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b35c:	6978      	ldr	r0, [r7, #20]
 800b35e:	f001 fd0b 	bl	800cd78 <vPortFree>
 800b362:	e001      	b.n	800b368 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b364:	2300      	movs	r3, #0
 800b366:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b368:	69fb      	ldr	r3, [r7, #28]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d017      	beq.n	800b39e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b36e:	69fb      	ldr	r3, [r7, #28]
 800b370:	2200      	movs	r2, #0
 800b372:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b376:	88fa      	ldrh	r2, [r7, #6]
 800b378:	2300      	movs	r3, #0
 800b37a:	9303      	str	r3, [sp, #12]
 800b37c:	69fb      	ldr	r3, [r7, #28]
 800b37e:	9302      	str	r3, [sp, #8]
 800b380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b382:	9301      	str	r3, [sp, #4]
 800b384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b386:	9300      	str	r3, [sp, #0]
 800b388:	683b      	ldr	r3, [r7, #0]
 800b38a:	68b9      	ldr	r1, [r7, #8]
 800b38c:	68f8      	ldr	r0, [r7, #12]
 800b38e:	f000 f80e 	bl	800b3ae <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b392:	69f8      	ldr	r0, [r7, #28]
 800b394:	f000 f89c 	bl	800b4d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b398:	2301      	movs	r3, #1
 800b39a:	61bb      	str	r3, [r7, #24]
 800b39c:	e002      	b.n	800b3a4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b39e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b3a2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b3a4:	69bb      	ldr	r3, [r7, #24]
	}
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	3720      	adds	r7, #32
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	bd80      	pop	{r7, pc}

0800b3ae <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b3ae:	b580      	push	{r7, lr}
 800b3b0:	b088      	sub	sp, #32
 800b3b2:	af00      	add	r7, sp, #0
 800b3b4:	60f8      	str	r0, [r7, #12]
 800b3b6:	60b9      	str	r1, [r7, #8]
 800b3b8:	607a      	str	r2, [r7, #4]
 800b3ba:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b3bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3be:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	009b      	lsls	r3, r3, #2
 800b3c4:	461a      	mov	r2, r3
 800b3c6:	21a5      	movs	r1, #165	@ 0xa5
 800b3c8:	f002 fbc8 	bl	800db5c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b3cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b3d6:	3b01      	subs	r3, #1
 800b3d8:	009b      	lsls	r3, r3, #2
 800b3da:	4413      	add	r3, r2
 800b3dc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b3de:	69bb      	ldr	r3, [r7, #24]
 800b3e0:	f023 0307 	bic.w	r3, r3, #7
 800b3e4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b3e6:	69bb      	ldr	r3, [r7, #24]
 800b3e8:	f003 0307 	and.w	r3, r3, #7
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d00b      	beq.n	800b408 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b3f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3f4:	f383 8811 	msr	BASEPRI, r3
 800b3f8:	f3bf 8f6f 	isb	sy
 800b3fc:	f3bf 8f4f 	dsb	sy
 800b400:	617b      	str	r3, [r7, #20]
}
 800b402:	bf00      	nop
 800b404:	bf00      	nop
 800b406:	e7fd      	b.n	800b404 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b408:	68bb      	ldr	r3, [r7, #8]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d01f      	beq.n	800b44e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b40e:	2300      	movs	r3, #0
 800b410:	61fb      	str	r3, [r7, #28]
 800b412:	e012      	b.n	800b43a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b414:	68ba      	ldr	r2, [r7, #8]
 800b416:	69fb      	ldr	r3, [r7, #28]
 800b418:	4413      	add	r3, r2
 800b41a:	7819      	ldrb	r1, [r3, #0]
 800b41c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b41e:	69fb      	ldr	r3, [r7, #28]
 800b420:	4413      	add	r3, r2
 800b422:	3334      	adds	r3, #52	@ 0x34
 800b424:	460a      	mov	r2, r1
 800b426:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b428:	68ba      	ldr	r2, [r7, #8]
 800b42a:	69fb      	ldr	r3, [r7, #28]
 800b42c:	4413      	add	r3, r2
 800b42e:	781b      	ldrb	r3, [r3, #0]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d006      	beq.n	800b442 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b434:	69fb      	ldr	r3, [r7, #28]
 800b436:	3301      	adds	r3, #1
 800b438:	61fb      	str	r3, [r7, #28]
 800b43a:	69fb      	ldr	r3, [r7, #28]
 800b43c:	2b0f      	cmp	r3, #15
 800b43e:	d9e9      	bls.n	800b414 <prvInitialiseNewTask+0x66>
 800b440:	e000      	b.n	800b444 <prvInitialiseNewTask+0x96>
			{
				break;
 800b442:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b446:	2200      	movs	r2, #0
 800b448:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b44c:	e003      	b.n	800b456 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b44e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b450:	2200      	movs	r2, #0
 800b452:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b458:	2b37      	cmp	r3, #55	@ 0x37
 800b45a:	d901      	bls.n	800b460 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b45c:	2337      	movs	r3, #55	@ 0x37
 800b45e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b462:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b464:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b468:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b46a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b46c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b46e:	2200      	movs	r2, #0
 800b470:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b474:	3304      	adds	r3, #4
 800b476:	4618      	mov	r0, r3
 800b478:	f7ff f8a8 	bl	800a5cc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b47c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b47e:	3318      	adds	r3, #24
 800b480:	4618      	mov	r0, r3
 800b482:	f7ff f8a3 	bl	800a5cc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b488:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b48a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b48c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b48e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b494:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b498:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b49a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b49c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b49e:	2200      	movs	r2, #0
 800b4a0:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b4a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b4aa:	683a      	ldr	r2, [r7, #0]
 800b4ac:	68f9      	ldr	r1, [r7, #12]
 800b4ae:	69b8      	ldr	r0, [r7, #24]
 800b4b0:	f001 f93e 	bl	800c730 <pxPortInitialiseStack>
 800b4b4:	4602      	mov	r2, r0
 800b4b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4b8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b4ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d002      	beq.n	800b4c6 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b4c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b4c6:	bf00      	nop
 800b4c8:	3720      	adds	r7, #32
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}
	...

0800b4d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b082      	sub	sp, #8
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b4d8:	f001 fa5e 	bl	800c998 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b4dc:	4b2d      	ldr	r3, [pc, #180]	@ (800b594 <prvAddNewTaskToReadyList+0xc4>)
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	3301      	adds	r3, #1
 800b4e2:	4a2c      	ldr	r2, [pc, #176]	@ (800b594 <prvAddNewTaskToReadyList+0xc4>)
 800b4e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b4e6:	4b2c      	ldr	r3, [pc, #176]	@ (800b598 <prvAddNewTaskToReadyList+0xc8>)
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d109      	bne.n	800b502 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b4ee:	4a2a      	ldr	r2, [pc, #168]	@ (800b598 <prvAddNewTaskToReadyList+0xc8>)
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b4f4:	4b27      	ldr	r3, [pc, #156]	@ (800b594 <prvAddNewTaskToReadyList+0xc4>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	2b01      	cmp	r3, #1
 800b4fa:	d110      	bne.n	800b51e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b4fc:	f000 fc1e 	bl	800bd3c <prvInitialiseTaskLists>
 800b500:	e00d      	b.n	800b51e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b502:	4b26      	ldr	r3, [pc, #152]	@ (800b59c <prvAddNewTaskToReadyList+0xcc>)
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d109      	bne.n	800b51e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b50a:	4b23      	ldr	r3, [pc, #140]	@ (800b598 <prvAddNewTaskToReadyList+0xc8>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b514:	429a      	cmp	r2, r3
 800b516:	d802      	bhi.n	800b51e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b518:	4a1f      	ldr	r2, [pc, #124]	@ (800b598 <prvAddNewTaskToReadyList+0xc8>)
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b51e:	4b20      	ldr	r3, [pc, #128]	@ (800b5a0 <prvAddNewTaskToReadyList+0xd0>)
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	3301      	adds	r3, #1
 800b524:	4a1e      	ldr	r2, [pc, #120]	@ (800b5a0 <prvAddNewTaskToReadyList+0xd0>)
 800b526:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b528:	4b1d      	ldr	r3, [pc, #116]	@ (800b5a0 <prvAddNewTaskToReadyList+0xd0>)
 800b52a:	681a      	ldr	r2, [r3, #0]
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b534:	4b1b      	ldr	r3, [pc, #108]	@ (800b5a4 <prvAddNewTaskToReadyList+0xd4>)
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	429a      	cmp	r2, r3
 800b53a:	d903      	bls.n	800b544 <prvAddNewTaskToReadyList+0x74>
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b540:	4a18      	ldr	r2, [pc, #96]	@ (800b5a4 <prvAddNewTaskToReadyList+0xd4>)
 800b542:	6013      	str	r3, [r2, #0]
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b548:	4613      	mov	r3, r2
 800b54a:	009b      	lsls	r3, r3, #2
 800b54c:	4413      	add	r3, r2
 800b54e:	009b      	lsls	r3, r3, #2
 800b550:	4a15      	ldr	r2, [pc, #84]	@ (800b5a8 <prvAddNewTaskToReadyList+0xd8>)
 800b552:	441a      	add	r2, r3
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	3304      	adds	r3, #4
 800b558:	4619      	mov	r1, r3
 800b55a:	4610      	mov	r0, r2
 800b55c:	f7ff f843 	bl	800a5e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b560:	f001 fa4c 	bl	800c9fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b564:	4b0d      	ldr	r3, [pc, #52]	@ (800b59c <prvAddNewTaskToReadyList+0xcc>)
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d00e      	beq.n	800b58a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b56c:	4b0a      	ldr	r3, [pc, #40]	@ (800b598 <prvAddNewTaskToReadyList+0xc8>)
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b576:	429a      	cmp	r2, r3
 800b578:	d207      	bcs.n	800b58a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b57a:	4b0c      	ldr	r3, [pc, #48]	@ (800b5ac <prvAddNewTaskToReadyList+0xdc>)
 800b57c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b580:	601a      	str	r2, [r3, #0]
 800b582:	f3bf 8f4f 	dsb	sy
 800b586:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b58a:	bf00      	nop
 800b58c:	3708      	adds	r7, #8
 800b58e:	46bd      	mov	sp, r7
 800b590:	bd80      	pop	{r7, pc}
 800b592:	bf00      	nop
 800b594:	20001600 	.word	0x20001600
 800b598:	2000112c 	.word	0x2000112c
 800b59c:	2000160c 	.word	0x2000160c
 800b5a0:	2000161c 	.word	0x2000161c
 800b5a4:	20001608 	.word	0x20001608
 800b5a8:	20001130 	.word	0x20001130
 800b5ac:	e000ed04 	.word	0xe000ed04

0800b5b0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b084      	sub	sp, #16
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d018      	beq.n	800b5f4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b5c2:	4b14      	ldr	r3, [pc, #80]	@ (800b614 <vTaskDelay+0x64>)
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d00b      	beq.n	800b5e2 <vTaskDelay+0x32>
	__asm volatile
 800b5ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5ce:	f383 8811 	msr	BASEPRI, r3
 800b5d2:	f3bf 8f6f 	isb	sy
 800b5d6:	f3bf 8f4f 	dsb	sy
 800b5da:	60bb      	str	r3, [r7, #8]
}
 800b5dc:	bf00      	nop
 800b5de:	bf00      	nop
 800b5e0:	e7fd      	b.n	800b5de <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b5e2:	f000 f883 	bl	800b6ec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b5e6:	2100      	movs	r1, #0
 800b5e8:	6878      	ldr	r0, [r7, #4]
 800b5ea:	f000 fcf3 	bl	800bfd4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b5ee:	f000 f88b 	bl	800b708 <xTaskResumeAll>
 800b5f2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d107      	bne.n	800b60a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b5fa:	4b07      	ldr	r3, [pc, #28]	@ (800b618 <vTaskDelay+0x68>)
 800b5fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b600:	601a      	str	r2, [r3, #0]
 800b602:	f3bf 8f4f 	dsb	sy
 800b606:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b60a:	bf00      	nop
 800b60c:	3710      	adds	r7, #16
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd80      	pop	{r7, pc}
 800b612:	bf00      	nop
 800b614:	20001628 	.word	0x20001628
 800b618:	e000ed04 	.word	0xe000ed04

0800b61c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b08a      	sub	sp, #40	@ 0x28
 800b620:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b622:	2300      	movs	r3, #0
 800b624:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b626:	2300      	movs	r3, #0
 800b628:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b62a:	463a      	mov	r2, r7
 800b62c:	1d39      	adds	r1, r7, #4
 800b62e:	f107 0308 	add.w	r3, r7, #8
 800b632:	4618      	mov	r0, r3
 800b634:	f7fe ff76 	bl	800a524 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b638:	6839      	ldr	r1, [r7, #0]
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	68ba      	ldr	r2, [r7, #8]
 800b63e:	9202      	str	r2, [sp, #8]
 800b640:	9301      	str	r3, [sp, #4]
 800b642:	2300      	movs	r3, #0
 800b644:	9300      	str	r3, [sp, #0]
 800b646:	2300      	movs	r3, #0
 800b648:	460a      	mov	r2, r1
 800b64a:	4922      	ldr	r1, [pc, #136]	@ (800b6d4 <vTaskStartScheduler+0xb8>)
 800b64c:	4822      	ldr	r0, [pc, #136]	@ (800b6d8 <vTaskStartScheduler+0xbc>)
 800b64e:	f7ff fe09 	bl	800b264 <xTaskCreateStatic>
 800b652:	4603      	mov	r3, r0
 800b654:	4a21      	ldr	r2, [pc, #132]	@ (800b6dc <vTaskStartScheduler+0xc0>)
 800b656:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b658:	4b20      	ldr	r3, [pc, #128]	@ (800b6dc <vTaskStartScheduler+0xc0>)
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d002      	beq.n	800b666 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b660:	2301      	movs	r3, #1
 800b662:	617b      	str	r3, [r7, #20]
 800b664:	e001      	b.n	800b66a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b666:	2300      	movs	r3, #0
 800b668:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b66a:	697b      	ldr	r3, [r7, #20]
 800b66c:	2b01      	cmp	r3, #1
 800b66e:	d102      	bne.n	800b676 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b670:	f000 fd04 	bl	800c07c <xTimerCreateTimerTask>
 800b674:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b676:	697b      	ldr	r3, [r7, #20]
 800b678:	2b01      	cmp	r3, #1
 800b67a:	d116      	bne.n	800b6aa <vTaskStartScheduler+0x8e>
	__asm volatile
 800b67c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b680:	f383 8811 	msr	BASEPRI, r3
 800b684:	f3bf 8f6f 	isb	sy
 800b688:	f3bf 8f4f 	dsb	sy
 800b68c:	613b      	str	r3, [r7, #16]
}
 800b68e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b690:	4b13      	ldr	r3, [pc, #76]	@ (800b6e0 <vTaskStartScheduler+0xc4>)
 800b692:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b696:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b698:	4b12      	ldr	r3, [pc, #72]	@ (800b6e4 <vTaskStartScheduler+0xc8>)
 800b69a:	2201      	movs	r2, #1
 800b69c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b69e:	4b12      	ldr	r3, [pc, #72]	@ (800b6e8 <vTaskStartScheduler+0xcc>)
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b6a4:	f001 f8d4 	bl	800c850 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b6a8:	e00f      	b.n	800b6ca <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b6b0:	d10b      	bne.n	800b6ca <vTaskStartScheduler+0xae>
	__asm volatile
 800b6b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6b6:	f383 8811 	msr	BASEPRI, r3
 800b6ba:	f3bf 8f6f 	isb	sy
 800b6be:	f3bf 8f4f 	dsb	sy
 800b6c2:	60fb      	str	r3, [r7, #12]
}
 800b6c4:	bf00      	nop
 800b6c6:	bf00      	nop
 800b6c8:	e7fd      	b.n	800b6c6 <vTaskStartScheduler+0xaa>
}
 800b6ca:	bf00      	nop
 800b6cc:	3718      	adds	r7, #24
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}
 800b6d2:	bf00      	nop
 800b6d4:	08010a38 	.word	0x08010a38
 800b6d8:	0800bd0d 	.word	0x0800bd0d
 800b6dc:	20001624 	.word	0x20001624
 800b6e0:	20001620 	.word	0x20001620
 800b6e4:	2000160c 	.word	0x2000160c
 800b6e8:	20001604 	.word	0x20001604

0800b6ec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b6ec:	b480      	push	{r7}
 800b6ee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b6f0:	4b04      	ldr	r3, [pc, #16]	@ (800b704 <vTaskSuspendAll+0x18>)
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	3301      	adds	r3, #1
 800b6f6:	4a03      	ldr	r2, [pc, #12]	@ (800b704 <vTaskSuspendAll+0x18>)
 800b6f8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b6fa:	bf00      	nop
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b702:	4770      	bx	lr
 800b704:	20001628 	.word	0x20001628

0800b708 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b084      	sub	sp, #16
 800b70c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b70e:	2300      	movs	r3, #0
 800b710:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b712:	2300      	movs	r3, #0
 800b714:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b716:	4b42      	ldr	r3, [pc, #264]	@ (800b820 <xTaskResumeAll+0x118>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d10b      	bne.n	800b736 <xTaskResumeAll+0x2e>
	__asm volatile
 800b71e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b722:	f383 8811 	msr	BASEPRI, r3
 800b726:	f3bf 8f6f 	isb	sy
 800b72a:	f3bf 8f4f 	dsb	sy
 800b72e:	603b      	str	r3, [r7, #0]
}
 800b730:	bf00      	nop
 800b732:	bf00      	nop
 800b734:	e7fd      	b.n	800b732 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b736:	f001 f92f 	bl	800c998 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b73a:	4b39      	ldr	r3, [pc, #228]	@ (800b820 <xTaskResumeAll+0x118>)
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	3b01      	subs	r3, #1
 800b740:	4a37      	ldr	r2, [pc, #220]	@ (800b820 <xTaskResumeAll+0x118>)
 800b742:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b744:	4b36      	ldr	r3, [pc, #216]	@ (800b820 <xTaskResumeAll+0x118>)
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d162      	bne.n	800b812 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b74c:	4b35      	ldr	r3, [pc, #212]	@ (800b824 <xTaskResumeAll+0x11c>)
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d05e      	beq.n	800b812 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b754:	e02f      	b.n	800b7b6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b756:	4b34      	ldr	r3, [pc, #208]	@ (800b828 <xTaskResumeAll+0x120>)
 800b758:	68db      	ldr	r3, [r3, #12]
 800b75a:	68db      	ldr	r3, [r3, #12]
 800b75c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	3318      	adds	r3, #24
 800b762:	4618      	mov	r0, r3
 800b764:	f7fe ff9c 	bl	800a6a0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	3304      	adds	r3, #4
 800b76c:	4618      	mov	r0, r3
 800b76e:	f7fe ff97 	bl	800a6a0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b776:	4b2d      	ldr	r3, [pc, #180]	@ (800b82c <xTaskResumeAll+0x124>)
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	429a      	cmp	r2, r3
 800b77c:	d903      	bls.n	800b786 <xTaskResumeAll+0x7e>
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b782:	4a2a      	ldr	r2, [pc, #168]	@ (800b82c <xTaskResumeAll+0x124>)
 800b784:	6013      	str	r3, [r2, #0]
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b78a:	4613      	mov	r3, r2
 800b78c:	009b      	lsls	r3, r3, #2
 800b78e:	4413      	add	r3, r2
 800b790:	009b      	lsls	r3, r3, #2
 800b792:	4a27      	ldr	r2, [pc, #156]	@ (800b830 <xTaskResumeAll+0x128>)
 800b794:	441a      	add	r2, r3
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	3304      	adds	r3, #4
 800b79a:	4619      	mov	r1, r3
 800b79c:	4610      	mov	r0, r2
 800b79e:	f7fe ff22 	bl	800a5e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7a6:	4b23      	ldr	r3, [pc, #140]	@ (800b834 <xTaskResumeAll+0x12c>)
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7ac:	429a      	cmp	r2, r3
 800b7ae:	d302      	bcc.n	800b7b6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800b7b0:	4b21      	ldr	r3, [pc, #132]	@ (800b838 <xTaskResumeAll+0x130>)
 800b7b2:	2201      	movs	r2, #1
 800b7b4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b7b6:	4b1c      	ldr	r3, [pc, #112]	@ (800b828 <xTaskResumeAll+0x120>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d1cb      	bne.n	800b756 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d001      	beq.n	800b7c8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b7c4:	f000 fb58 	bl	800be78 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b7c8:	4b1c      	ldr	r3, [pc, #112]	@ (800b83c <xTaskResumeAll+0x134>)
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d010      	beq.n	800b7f6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b7d4:	f000 f846 	bl	800b864 <xTaskIncrementTick>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d002      	beq.n	800b7e4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800b7de:	4b16      	ldr	r3, [pc, #88]	@ (800b838 <xTaskResumeAll+0x130>)
 800b7e0:	2201      	movs	r2, #1
 800b7e2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	3b01      	subs	r3, #1
 800b7e8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d1f1      	bne.n	800b7d4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800b7f0:	4b12      	ldr	r3, [pc, #72]	@ (800b83c <xTaskResumeAll+0x134>)
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b7f6:	4b10      	ldr	r3, [pc, #64]	@ (800b838 <xTaskResumeAll+0x130>)
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d009      	beq.n	800b812 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b7fe:	2301      	movs	r3, #1
 800b800:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b802:	4b0f      	ldr	r3, [pc, #60]	@ (800b840 <xTaskResumeAll+0x138>)
 800b804:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b808:	601a      	str	r2, [r3, #0]
 800b80a:	f3bf 8f4f 	dsb	sy
 800b80e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b812:	f001 f8f3 	bl	800c9fc <vPortExitCritical>

	return xAlreadyYielded;
 800b816:	68bb      	ldr	r3, [r7, #8]
}
 800b818:	4618      	mov	r0, r3
 800b81a:	3710      	adds	r7, #16
 800b81c:	46bd      	mov	sp, r7
 800b81e:	bd80      	pop	{r7, pc}
 800b820:	20001628 	.word	0x20001628
 800b824:	20001600 	.word	0x20001600
 800b828:	200015c0 	.word	0x200015c0
 800b82c:	20001608 	.word	0x20001608
 800b830:	20001130 	.word	0x20001130
 800b834:	2000112c 	.word	0x2000112c
 800b838:	20001614 	.word	0x20001614
 800b83c:	20001610 	.word	0x20001610
 800b840:	e000ed04 	.word	0xe000ed04

0800b844 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b844:	b480      	push	{r7}
 800b846:	b083      	sub	sp, #12
 800b848:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b84a:	4b05      	ldr	r3, [pc, #20]	@ (800b860 <xTaskGetTickCount+0x1c>)
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b850:	687b      	ldr	r3, [r7, #4]
}
 800b852:	4618      	mov	r0, r3
 800b854:	370c      	adds	r7, #12
 800b856:	46bd      	mov	sp, r7
 800b858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85c:	4770      	bx	lr
 800b85e:	bf00      	nop
 800b860:	20001604 	.word	0x20001604

0800b864 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b086      	sub	sp, #24
 800b868:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b86a:	2300      	movs	r3, #0
 800b86c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b86e:	4b4f      	ldr	r3, [pc, #316]	@ (800b9ac <xTaskIncrementTick+0x148>)
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	2b00      	cmp	r3, #0
 800b874:	f040 8090 	bne.w	800b998 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b878:	4b4d      	ldr	r3, [pc, #308]	@ (800b9b0 <xTaskIncrementTick+0x14c>)
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	3301      	adds	r3, #1
 800b87e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b880:	4a4b      	ldr	r2, [pc, #300]	@ (800b9b0 <xTaskIncrementTick+0x14c>)
 800b882:	693b      	ldr	r3, [r7, #16]
 800b884:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b886:	693b      	ldr	r3, [r7, #16]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d121      	bne.n	800b8d0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b88c:	4b49      	ldr	r3, [pc, #292]	@ (800b9b4 <xTaskIncrementTick+0x150>)
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d00b      	beq.n	800b8ae <xTaskIncrementTick+0x4a>
	__asm volatile
 800b896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b89a:	f383 8811 	msr	BASEPRI, r3
 800b89e:	f3bf 8f6f 	isb	sy
 800b8a2:	f3bf 8f4f 	dsb	sy
 800b8a6:	603b      	str	r3, [r7, #0]
}
 800b8a8:	bf00      	nop
 800b8aa:	bf00      	nop
 800b8ac:	e7fd      	b.n	800b8aa <xTaskIncrementTick+0x46>
 800b8ae:	4b41      	ldr	r3, [pc, #260]	@ (800b9b4 <xTaskIncrementTick+0x150>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	60fb      	str	r3, [r7, #12]
 800b8b4:	4b40      	ldr	r3, [pc, #256]	@ (800b9b8 <xTaskIncrementTick+0x154>)
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	4a3e      	ldr	r2, [pc, #248]	@ (800b9b4 <xTaskIncrementTick+0x150>)
 800b8ba:	6013      	str	r3, [r2, #0]
 800b8bc:	4a3e      	ldr	r2, [pc, #248]	@ (800b9b8 <xTaskIncrementTick+0x154>)
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	6013      	str	r3, [r2, #0]
 800b8c2:	4b3e      	ldr	r3, [pc, #248]	@ (800b9bc <xTaskIncrementTick+0x158>)
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	3301      	adds	r3, #1
 800b8c8:	4a3c      	ldr	r2, [pc, #240]	@ (800b9bc <xTaskIncrementTick+0x158>)
 800b8ca:	6013      	str	r3, [r2, #0]
 800b8cc:	f000 fad4 	bl	800be78 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b8d0:	4b3b      	ldr	r3, [pc, #236]	@ (800b9c0 <xTaskIncrementTick+0x15c>)
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	693a      	ldr	r2, [r7, #16]
 800b8d6:	429a      	cmp	r2, r3
 800b8d8:	d349      	bcc.n	800b96e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b8da:	4b36      	ldr	r3, [pc, #216]	@ (800b9b4 <xTaskIncrementTick+0x150>)
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d104      	bne.n	800b8ee <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b8e4:	4b36      	ldr	r3, [pc, #216]	@ (800b9c0 <xTaskIncrementTick+0x15c>)
 800b8e6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b8ea:	601a      	str	r2, [r3, #0]
					break;
 800b8ec:	e03f      	b.n	800b96e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8ee:	4b31      	ldr	r3, [pc, #196]	@ (800b9b4 <xTaskIncrementTick+0x150>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	68db      	ldr	r3, [r3, #12]
 800b8f4:	68db      	ldr	r3, [r3, #12]
 800b8f6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	685b      	ldr	r3, [r3, #4]
 800b8fc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b8fe:	693a      	ldr	r2, [r7, #16]
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	429a      	cmp	r2, r3
 800b904:	d203      	bcs.n	800b90e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b906:	4a2e      	ldr	r2, [pc, #184]	@ (800b9c0 <xTaskIncrementTick+0x15c>)
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b90c:	e02f      	b.n	800b96e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b90e:	68bb      	ldr	r3, [r7, #8]
 800b910:	3304      	adds	r3, #4
 800b912:	4618      	mov	r0, r3
 800b914:	f7fe fec4 	bl	800a6a0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b918:	68bb      	ldr	r3, [r7, #8]
 800b91a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d004      	beq.n	800b92a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	3318      	adds	r3, #24
 800b924:	4618      	mov	r0, r3
 800b926:	f7fe febb 	bl	800a6a0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b92a:	68bb      	ldr	r3, [r7, #8]
 800b92c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b92e:	4b25      	ldr	r3, [pc, #148]	@ (800b9c4 <xTaskIncrementTick+0x160>)
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	429a      	cmp	r2, r3
 800b934:	d903      	bls.n	800b93e <xTaskIncrementTick+0xda>
 800b936:	68bb      	ldr	r3, [r7, #8]
 800b938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b93a:	4a22      	ldr	r2, [pc, #136]	@ (800b9c4 <xTaskIncrementTick+0x160>)
 800b93c:	6013      	str	r3, [r2, #0]
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b942:	4613      	mov	r3, r2
 800b944:	009b      	lsls	r3, r3, #2
 800b946:	4413      	add	r3, r2
 800b948:	009b      	lsls	r3, r3, #2
 800b94a:	4a1f      	ldr	r2, [pc, #124]	@ (800b9c8 <xTaskIncrementTick+0x164>)
 800b94c:	441a      	add	r2, r3
 800b94e:	68bb      	ldr	r3, [r7, #8]
 800b950:	3304      	adds	r3, #4
 800b952:	4619      	mov	r1, r3
 800b954:	4610      	mov	r0, r2
 800b956:	f7fe fe46 	bl	800a5e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b95a:	68bb      	ldr	r3, [r7, #8]
 800b95c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b95e:	4b1b      	ldr	r3, [pc, #108]	@ (800b9cc <xTaskIncrementTick+0x168>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b964:	429a      	cmp	r2, r3
 800b966:	d3b8      	bcc.n	800b8da <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b968:	2301      	movs	r3, #1
 800b96a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b96c:	e7b5      	b.n	800b8da <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b96e:	4b17      	ldr	r3, [pc, #92]	@ (800b9cc <xTaskIncrementTick+0x168>)
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b974:	4914      	ldr	r1, [pc, #80]	@ (800b9c8 <xTaskIncrementTick+0x164>)
 800b976:	4613      	mov	r3, r2
 800b978:	009b      	lsls	r3, r3, #2
 800b97a:	4413      	add	r3, r2
 800b97c:	009b      	lsls	r3, r3, #2
 800b97e:	440b      	add	r3, r1
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	2b01      	cmp	r3, #1
 800b984:	d901      	bls.n	800b98a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800b986:	2301      	movs	r3, #1
 800b988:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b98a:	4b11      	ldr	r3, [pc, #68]	@ (800b9d0 <xTaskIncrementTick+0x16c>)
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d007      	beq.n	800b9a2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800b992:	2301      	movs	r3, #1
 800b994:	617b      	str	r3, [r7, #20]
 800b996:	e004      	b.n	800b9a2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b998:	4b0e      	ldr	r3, [pc, #56]	@ (800b9d4 <xTaskIncrementTick+0x170>)
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	3301      	adds	r3, #1
 800b99e:	4a0d      	ldr	r2, [pc, #52]	@ (800b9d4 <xTaskIncrementTick+0x170>)
 800b9a0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b9a2:	697b      	ldr	r3, [r7, #20]
}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	3718      	adds	r7, #24
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	bd80      	pop	{r7, pc}
 800b9ac:	20001628 	.word	0x20001628
 800b9b0:	20001604 	.word	0x20001604
 800b9b4:	200015b8 	.word	0x200015b8
 800b9b8:	200015bc 	.word	0x200015bc
 800b9bc:	20001618 	.word	0x20001618
 800b9c0:	20001620 	.word	0x20001620
 800b9c4:	20001608 	.word	0x20001608
 800b9c8:	20001130 	.word	0x20001130
 800b9cc:	2000112c 	.word	0x2000112c
 800b9d0:	20001614 	.word	0x20001614
 800b9d4:	20001610 	.word	0x20001610

0800b9d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b9d8:	b480      	push	{r7}
 800b9da:	b085      	sub	sp, #20
 800b9dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b9de:	4b28      	ldr	r3, [pc, #160]	@ (800ba80 <vTaskSwitchContext+0xa8>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d003      	beq.n	800b9ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b9e6:	4b27      	ldr	r3, [pc, #156]	@ (800ba84 <vTaskSwitchContext+0xac>)
 800b9e8:	2201      	movs	r2, #1
 800b9ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b9ec:	e042      	b.n	800ba74 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800b9ee:	4b25      	ldr	r3, [pc, #148]	@ (800ba84 <vTaskSwitchContext+0xac>)
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9f4:	4b24      	ldr	r3, [pc, #144]	@ (800ba88 <vTaskSwitchContext+0xb0>)
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	60fb      	str	r3, [r7, #12]
 800b9fa:	e011      	b.n	800ba20 <vTaskSwitchContext+0x48>
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d10b      	bne.n	800ba1a <vTaskSwitchContext+0x42>
	__asm volatile
 800ba02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba06:	f383 8811 	msr	BASEPRI, r3
 800ba0a:	f3bf 8f6f 	isb	sy
 800ba0e:	f3bf 8f4f 	dsb	sy
 800ba12:	607b      	str	r3, [r7, #4]
}
 800ba14:	bf00      	nop
 800ba16:	bf00      	nop
 800ba18:	e7fd      	b.n	800ba16 <vTaskSwitchContext+0x3e>
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	3b01      	subs	r3, #1
 800ba1e:	60fb      	str	r3, [r7, #12]
 800ba20:	491a      	ldr	r1, [pc, #104]	@ (800ba8c <vTaskSwitchContext+0xb4>)
 800ba22:	68fa      	ldr	r2, [r7, #12]
 800ba24:	4613      	mov	r3, r2
 800ba26:	009b      	lsls	r3, r3, #2
 800ba28:	4413      	add	r3, r2
 800ba2a:	009b      	lsls	r3, r3, #2
 800ba2c:	440b      	add	r3, r1
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d0e3      	beq.n	800b9fc <vTaskSwitchContext+0x24>
 800ba34:	68fa      	ldr	r2, [r7, #12]
 800ba36:	4613      	mov	r3, r2
 800ba38:	009b      	lsls	r3, r3, #2
 800ba3a:	4413      	add	r3, r2
 800ba3c:	009b      	lsls	r3, r3, #2
 800ba3e:	4a13      	ldr	r2, [pc, #76]	@ (800ba8c <vTaskSwitchContext+0xb4>)
 800ba40:	4413      	add	r3, r2
 800ba42:	60bb      	str	r3, [r7, #8]
 800ba44:	68bb      	ldr	r3, [r7, #8]
 800ba46:	685b      	ldr	r3, [r3, #4]
 800ba48:	685a      	ldr	r2, [r3, #4]
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	605a      	str	r2, [r3, #4]
 800ba4e:	68bb      	ldr	r3, [r7, #8]
 800ba50:	685a      	ldr	r2, [r3, #4]
 800ba52:	68bb      	ldr	r3, [r7, #8]
 800ba54:	3308      	adds	r3, #8
 800ba56:	429a      	cmp	r2, r3
 800ba58:	d104      	bne.n	800ba64 <vTaskSwitchContext+0x8c>
 800ba5a:	68bb      	ldr	r3, [r7, #8]
 800ba5c:	685b      	ldr	r3, [r3, #4]
 800ba5e:	685a      	ldr	r2, [r3, #4]
 800ba60:	68bb      	ldr	r3, [r7, #8]
 800ba62:	605a      	str	r2, [r3, #4]
 800ba64:	68bb      	ldr	r3, [r7, #8]
 800ba66:	685b      	ldr	r3, [r3, #4]
 800ba68:	68db      	ldr	r3, [r3, #12]
 800ba6a:	4a09      	ldr	r2, [pc, #36]	@ (800ba90 <vTaskSwitchContext+0xb8>)
 800ba6c:	6013      	str	r3, [r2, #0]
 800ba6e:	4a06      	ldr	r2, [pc, #24]	@ (800ba88 <vTaskSwitchContext+0xb0>)
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	6013      	str	r3, [r2, #0]
}
 800ba74:	bf00      	nop
 800ba76:	3714      	adds	r7, #20
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7e:	4770      	bx	lr
 800ba80:	20001628 	.word	0x20001628
 800ba84:	20001614 	.word	0x20001614
 800ba88:	20001608 	.word	0x20001608
 800ba8c:	20001130 	.word	0x20001130
 800ba90:	2000112c 	.word	0x2000112c

0800ba94 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b084      	sub	sp, #16
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
 800ba9c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d10b      	bne.n	800babc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800baa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baa8:	f383 8811 	msr	BASEPRI, r3
 800baac:	f3bf 8f6f 	isb	sy
 800bab0:	f3bf 8f4f 	dsb	sy
 800bab4:	60fb      	str	r3, [r7, #12]
}
 800bab6:	bf00      	nop
 800bab8:	bf00      	nop
 800baba:	e7fd      	b.n	800bab8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800babc:	4b07      	ldr	r3, [pc, #28]	@ (800badc <vTaskPlaceOnEventList+0x48>)
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	3318      	adds	r3, #24
 800bac2:	4619      	mov	r1, r3
 800bac4:	6878      	ldr	r0, [r7, #4]
 800bac6:	f7fe fdb2 	bl	800a62e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800baca:	2101      	movs	r1, #1
 800bacc:	6838      	ldr	r0, [r7, #0]
 800bace:	f000 fa81 	bl	800bfd4 <prvAddCurrentTaskToDelayedList>
}
 800bad2:	bf00      	nop
 800bad4:	3710      	adds	r7, #16
 800bad6:	46bd      	mov	sp, r7
 800bad8:	bd80      	pop	{r7, pc}
 800bada:	bf00      	nop
 800badc:	2000112c 	.word	0x2000112c

0800bae0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b086      	sub	sp, #24
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	60f8      	str	r0, [r7, #12]
 800bae8:	60b9      	str	r1, [r7, #8]
 800baea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d10b      	bne.n	800bb0a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800baf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baf6:	f383 8811 	msr	BASEPRI, r3
 800bafa:	f3bf 8f6f 	isb	sy
 800bafe:	f3bf 8f4f 	dsb	sy
 800bb02:	617b      	str	r3, [r7, #20]
}
 800bb04:	bf00      	nop
 800bb06:	bf00      	nop
 800bb08:	e7fd      	b.n	800bb06 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bb0a:	4b0a      	ldr	r3, [pc, #40]	@ (800bb34 <vTaskPlaceOnEventListRestricted+0x54>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	3318      	adds	r3, #24
 800bb10:	4619      	mov	r1, r3
 800bb12:	68f8      	ldr	r0, [r7, #12]
 800bb14:	f7fe fd67 	bl	800a5e6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d002      	beq.n	800bb24 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800bb1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bb22:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bb24:	6879      	ldr	r1, [r7, #4]
 800bb26:	68b8      	ldr	r0, [r7, #8]
 800bb28:	f000 fa54 	bl	800bfd4 <prvAddCurrentTaskToDelayedList>
	}
 800bb2c:	bf00      	nop
 800bb2e:	3718      	adds	r7, #24
 800bb30:	46bd      	mov	sp, r7
 800bb32:	bd80      	pop	{r7, pc}
 800bb34:	2000112c 	.word	0x2000112c

0800bb38 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b086      	sub	sp, #24
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	68db      	ldr	r3, [r3, #12]
 800bb44:	68db      	ldr	r3, [r3, #12]
 800bb46:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bb48:	693b      	ldr	r3, [r7, #16]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d10b      	bne.n	800bb66 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800bb4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb52:	f383 8811 	msr	BASEPRI, r3
 800bb56:	f3bf 8f6f 	isb	sy
 800bb5a:	f3bf 8f4f 	dsb	sy
 800bb5e:	60fb      	str	r3, [r7, #12]
}
 800bb60:	bf00      	nop
 800bb62:	bf00      	nop
 800bb64:	e7fd      	b.n	800bb62 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bb66:	693b      	ldr	r3, [r7, #16]
 800bb68:	3318      	adds	r3, #24
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	f7fe fd98 	bl	800a6a0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bb70:	4b1d      	ldr	r3, [pc, #116]	@ (800bbe8 <xTaskRemoveFromEventList+0xb0>)
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d11d      	bne.n	800bbb4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bb78:	693b      	ldr	r3, [r7, #16]
 800bb7a:	3304      	adds	r3, #4
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	f7fe fd8f 	bl	800a6a0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bb82:	693b      	ldr	r3, [r7, #16]
 800bb84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb86:	4b19      	ldr	r3, [pc, #100]	@ (800bbec <xTaskRemoveFromEventList+0xb4>)
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	429a      	cmp	r2, r3
 800bb8c:	d903      	bls.n	800bb96 <xTaskRemoveFromEventList+0x5e>
 800bb8e:	693b      	ldr	r3, [r7, #16]
 800bb90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb92:	4a16      	ldr	r2, [pc, #88]	@ (800bbec <xTaskRemoveFromEventList+0xb4>)
 800bb94:	6013      	str	r3, [r2, #0]
 800bb96:	693b      	ldr	r3, [r7, #16]
 800bb98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb9a:	4613      	mov	r3, r2
 800bb9c:	009b      	lsls	r3, r3, #2
 800bb9e:	4413      	add	r3, r2
 800bba0:	009b      	lsls	r3, r3, #2
 800bba2:	4a13      	ldr	r2, [pc, #76]	@ (800bbf0 <xTaskRemoveFromEventList+0xb8>)
 800bba4:	441a      	add	r2, r3
 800bba6:	693b      	ldr	r3, [r7, #16]
 800bba8:	3304      	adds	r3, #4
 800bbaa:	4619      	mov	r1, r3
 800bbac:	4610      	mov	r0, r2
 800bbae:	f7fe fd1a 	bl	800a5e6 <vListInsertEnd>
 800bbb2:	e005      	b.n	800bbc0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bbb4:	693b      	ldr	r3, [r7, #16]
 800bbb6:	3318      	adds	r3, #24
 800bbb8:	4619      	mov	r1, r3
 800bbba:	480e      	ldr	r0, [pc, #56]	@ (800bbf4 <xTaskRemoveFromEventList+0xbc>)
 800bbbc:	f7fe fd13 	bl	800a5e6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bbc0:	693b      	ldr	r3, [r7, #16]
 800bbc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bbc4:	4b0c      	ldr	r3, [pc, #48]	@ (800bbf8 <xTaskRemoveFromEventList+0xc0>)
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbca:	429a      	cmp	r2, r3
 800bbcc:	d905      	bls.n	800bbda <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bbce:	2301      	movs	r3, #1
 800bbd0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bbd2:	4b0a      	ldr	r3, [pc, #40]	@ (800bbfc <xTaskRemoveFromEventList+0xc4>)
 800bbd4:	2201      	movs	r2, #1
 800bbd6:	601a      	str	r2, [r3, #0]
 800bbd8:	e001      	b.n	800bbde <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800bbda:	2300      	movs	r3, #0
 800bbdc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bbde:	697b      	ldr	r3, [r7, #20]
}
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	3718      	adds	r7, #24
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}
 800bbe8:	20001628 	.word	0x20001628
 800bbec:	20001608 	.word	0x20001608
 800bbf0:	20001130 	.word	0x20001130
 800bbf4:	200015c0 	.word	0x200015c0
 800bbf8:	2000112c 	.word	0x2000112c
 800bbfc:	20001614 	.word	0x20001614

0800bc00 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bc00:	b480      	push	{r7}
 800bc02:	b083      	sub	sp, #12
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bc08:	4b06      	ldr	r3, [pc, #24]	@ (800bc24 <vTaskInternalSetTimeOutState+0x24>)
 800bc0a:	681a      	ldr	r2, [r3, #0]
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bc10:	4b05      	ldr	r3, [pc, #20]	@ (800bc28 <vTaskInternalSetTimeOutState+0x28>)
 800bc12:	681a      	ldr	r2, [r3, #0]
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	605a      	str	r2, [r3, #4]
}
 800bc18:	bf00      	nop
 800bc1a:	370c      	adds	r7, #12
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc22:	4770      	bx	lr
 800bc24:	20001618 	.word	0x20001618
 800bc28:	20001604 	.word	0x20001604

0800bc2c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b088      	sub	sp, #32
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
 800bc34:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d10b      	bne.n	800bc54 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800bc3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc40:	f383 8811 	msr	BASEPRI, r3
 800bc44:	f3bf 8f6f 	isb	sy
 800bc48:	f3bf 8f4f 	dsb	sy
 800bc4c:	613b      	str	r3, [r7, #16]
}
 800bc4e:	bf00      	nop
 800bc50:	bf00      	nop
 800bc52:	e7fd      	b.n	800bc50 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d10b      	bne.n	800bc72 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800bc5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc5e:	f383 8811 	msr	BASEPRI, r3
 800bc62:	f3bf 8f6f 	isb	sy
 800bc66:	f3bf 8f4f 	dsb	sy
 800bc6a:	60fb      	str	r3, [r7, #12]
}
 800bc6c:	bf00      	nop
 800bc6e:	bf00      	nop
 800bc70:	e7fd      	b.n	800bc6e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800bc72:	f000 fe91 	bl	800c998 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bc76:	4b1d      	ldr	r3, [pc, #116]	@ (800bcec <xTaskCheckForTimeOut+0xc0>)
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	685b      	ldr	r3, [r3, #4]
 800bc80:	69ba      	ldr	r2, [r7, #24]
 800bc82:	1ad3      	subs	r3, r2, r3
 800bc84:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bc86:	683b      	ldr	r3, [r7, #0]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bc8e:	d102      	bne.n	800bc96 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bc90:	2300      	movs	r3, #0
 800bc92:	61fb      	str	r3, [r7, #28]
 800bc94:	e023      	b.n	800bcde <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	681a      	ldr	r2, [r3, #0]
 800bc9a:	4b15      	ldr	r3, [pc, #84]	@ (800bcf0 <xTaskCheckForTimeOut+0xc4>)
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	429a      	cmp	r2, r3
 800bca0:	d007      	beq.n	800bcb2 <xTaskCheckForTimeOut+0x86>
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	685b      	ldr	r3, [r3, #4]
 800bca6:	69ba      	ldr	r2, [r7, #24]
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d302      	bcc.n	800bcb2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bcac:	2301      	movs	r3, #1
 800bcae:	61fb      	str	r3, [r7, #28]
 800bcb0:	e015      	b.n	800bcde <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	697a      	ldr	r2, [r7, #20]
 800bcb8:	429a      	cmp	r2, r3
 800bcba:	d20b      	bcs.n	800bcd4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	681a      	ldr	r2, [r3, #0]
 800bcc0:	697b      	ldr	r3, [r7, #20]
 800bcc2:	1ad2      	subs	r2, r2, r3
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bcc8:	6878      	ldr	r0, [r7, #4]
 800bcca:	f7ff ff99 	bl	800bc00 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bcce:	2300      	movs	r3, #0
 800bcd0:	61fb      	str	r3, [r7, #28]
 800bcd2:	e004      	b.n	800bcde <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bcda:	2301      	movs	r3, #1
 800bcdc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bcde:	f000 fe8d 	bl	800c9fc <vPortExitCritical>

	return xReturn;
 800bce2:	69fb      	ldr	r3, [r7, #28]
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	3720      	adds	r7, #32
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}
 800bcec:	20001604 	.word	0x20001604
 800bcf0:	20001618 	.word	0x20001618

0800bcf4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bcf4:	b480      	push	{r7}
 800bcf6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bcf8:	4b03      	ldr	r3, [pc, #12]	@ (800bd08 <vTaskMissedYield+0x14>)
 800bcfa:	2201      	movs	r2, #1
 800bcfc:	601a      	str	r2, [r3, #0]
}
 800bcfe:	bf00      	nop
 800bd00:	46bd      	mov	sp, r7
 800bd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd06:	4770      	bx	lr
 800bd08:	20001614 	.word	0x20001614

0800bd0c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b082      	sub	sp, #8
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bd14:	f000 f852 	bl	800bdbc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bd18:	4b06      	ldr	r3, [pc, #24]	@ (800bd34 <prvIdleTask+0x28>)
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	2b01      	cmp	r3, #1
 800bd1e:	d9f9      	bls.n	800bd14 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bd20:	4b05      	ldr	r3, [pc, #20]	@ (800bd38 <prvIdleTask+0x2c>)
 800bd22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd26:	601a      	str	r2, [r3, #0]
 800bd28:	f3bf 8f4f 	dsb	sy
 800bd2c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bd30:	e7f0      	b.n	800bd14 <prvIdleTask+0x8>
 800bd32:	bf00      	nop
 800bd34:	20001130 	.word	0x20001130
 800bd38:	e000ed04 	.word	0xe000ed04

0800bd3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b082      	sub	sp, #8
 800bd40:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bd42:	2300      	movs	r3, #0
 800bd44:	607b      	str	r3, [r7, #4]
 800bd46:	e00c      	b.n	800bd62 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bd48:	687a      	ldr	r2, [r7, #4]
 800bd4a:	4613      	mov	r3, r2
 800bd4c:	009b      	lsls	r3, r3, #2
 800bd4e:	4413      	add	r3, r2
 800bd50:	009b      	lsls	r3, r3, #2
 800bd52:	4a12      	ldr	r2, [pc, #72]	@ (800bd9c <prvInitialiseTaskLists+0x60>)
 800bd54:	4413      	add	r3, r2
 800bd56:	4618      	mov	r0, r3
 800bd58:	f7fe fc18 	bl	800a58c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	3301      	adds	r3, #1
 800bd60:	607b      	str	r3, [r7, #4]
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	2b37      	cmp	r3, #55	@ 0x37
 800bd66:	d9ef      	bls.n	800bd48 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bd68:	480d      	ldr	r0, [pc, #52]	@ (800bda0 <prvInitialiseTaskLists+0x64>)
 800bd6a:	f7fe fc0f 	bl	800a58c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bd6e:	480d      	ldr	r0, [pc, #52]	@ (800bda4 <prvInitialiseTaskLists+0x68>)
 800bd70:	f7fe fc0c 	bl	800a58c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bd74:	480c      	ldr	r0, [pc, #48]	@ (800bda8 <prvInitialiseTaskLists+0x6c>)
 800bd76:	f7fe fc09 	bl	800a58c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bd7a:	480c      	ldr	r0, [pc, #48]	@ (800bdac <prvInitialiseTaskLists+0x70>)
 800bd7c:	f7fe fc06 	bl	800a58c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bd80:	480b      	ldr	r0, [pc, #44]	@ (800bdb0 <prvInitialiseTaskLists+0x74>)
 800bd82:	f7fe fc03 	bl	800a58c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bd86:	4b0b      	ldr	r3, [pc, #44]	@ (800bdb4 <prvInitialiseTaskLists+0x78>)
 800bd88:	4a05      	ldr	r2, [pc, #20]	@ (800bda0 <prvInitialiseTaskLists+0x64>)
 800bd8a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bd8c:	4b0a      	ldr	r3, [pc, #40]	@ (800bdb8 <prvInitialiseTaskLists+0x7c>)
 800bd8e:	4a05      	ldr	r2, [pc, #20]	@ (800bda4 <prvInitialiseTaskLists+0x68>)
 800bd90:	601a      	str	r2, [r3, #0]
}
 800bd92:	bf00      	nop
 800bd94:	3708      	adds	r7, #8
 800bd96:	46bd      	mov	sp, r7
 800bd98:	bd80      	pop	{r7, pc}
 800bd9a:	bf00      	nop
 800bd9c:	20001130 	.word	0x20001130
 800bda0:	20001590 	.word	0x20001590
 800bda4:	200015a4 	.word	0x200015a4
 800bda8:	200015c0 	.word	0x200015c0
 800bdac:	200015d4 	.word	0x200015d4
 800bdb0:	200015ec 	.word	0x200015ec
 800bdb4:	200015b8 	.word	0x200015b8
 800bdb8:	200015bc 	.word	0x200015bc

0800bdbc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b082      	sub	sp, #8
 800bdc0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bdc2:	e019      	b.n	800bdf8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bdc4:	f000 fde8 	bl	800c998 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bdc8:	4b10      	ldr	r3, [pc, #64]	@ (800be0c <prvCheckTasksWaitingTermination+0x50>)
 800bdca:	68db      	ldr	r3, [r3, #12]
 800bdcc:	68db      	ldr	r3, [r3, #12]
 800bdce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	3304      	adds	r3, #4
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	f7fe fc63 	bl	800a6a0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bdda:	4b0d      	ldr	r3, [pc, #52]	@ (800be10 <prvCheckTasksWaitingTermination+0x54>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	3b01      	subs	r3, #1
 800bde0:	4a0b      	ldr	r2, [pc, #44]	@ (800be10 <prvCheckTasksWaitingTermination+0x54>)
 800bde2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bde4:	4b0b      	ldr	r3, [pc, #44]	@ (800be14 <prvCheckTasksWaitingTermination+0x58>)
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	3b01      	subs	r3, #1
 800bdea:	4a0a      	ldr	r2, [pc, #40]	@ (800be14 <prvCheckTasksWaitingTermination+0x58>)
 800bdec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bdee:	f000 fe05 	bl	800c9fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f000 f810 	bl	800be18 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bdf8:	4b06      	ldr	r3, [pc, #24]	@ (800be14 <prvCheckTasksWaitingTermination+0x58>)
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d1e1      	bne.n	800bdc4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800be00:	bf00      	nop
 800be02:	bf00      	nop
 800be04:	3708      	adds	r7, #8
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}
 800be0a:	bf00      	nop
 800be0c:	200015d4 	.word	0x200015d4
 800be10:	20001600 	.word	0x20001600
 800be14:	200015e8 	.word	0x200015e8

0800be18 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b084      	sub	sp, #16
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800be26:	2b00      	cmp	r3, #0
 800be28:	d108      	bne.n	800be3c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be2e:	4618      	mov	r0, r3
 800be30:	f000 ffa2 	bl	800cd78 <vPortFree>
				vPortFree( pxTCB );
 800be34:	6878      	ldr	r0, [r7, #4]
 800be36:	f000 ff9f 	bl	800cd78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800be3a:	e019      	b.n	800be70 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800be42:	2b01      	cmp	r3, #1
 800be44:	d103      	bne.n	800be4e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800be46:	6878      	ldr	r0, [r7, #4]
 800be48:	f000 ff96 	bl	800cd78 <vPortFree>
	}
 800be4c:	e010      	b.n	800be70 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800be54:	2b02      	cmp	r3, #2
 800be56:	d00b      	beq.n	800be70 <prvDeleteTCB+0x58>
	__asm volatile
 800be58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be5c:	f383 8811 	msr	BASEPRI, r3
 800be60:	f3bf 8f6f 	isb	sy
 800be64:	f3bf 8f4f 	dsb	sy
 800be68:	60fb      	str	r3, [r7, #12]
}
 800be6a:	bf00      	nop
 800be6c:	bf00      	nop
 800be6e:	e7fd      	b.n	800be6c <prvDeleteTCB+0x54>
	}
 800be70:	bf00      	nop
 800be72:	3710      	adds	r7, #16
 800be74:	46bd      	mov	sp, r7
 800be76:	bd80      	pop	{r7, pc}

0800be78 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800be78:	b480      	push	{r7}
 800be7a:	b083      	sub	sp, #12
 800be7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be7e:	4b0c      	ldr	r3, [pc, #48]	@ (800beb0 <prvResetNextTaskUnblockTime+0x38>)
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d104      	bne.n	800be92 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800be88:	4b0a      	ldr	r3, [pc, #40]	@ (800beb4 <prvResetNextTaskUnblockTime+0x3c>)
 800be8a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800be8e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800be90:	e008      	b.n	800bea4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be92:	4b07      	ldr	r3, [pc, #28]	@ (800beb0 <prvResetNextTaskUnblockTime+0x38>)
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	68db      	ldr	r3, [r3, #12]
 800be98:	68db      	ldr	r3, [r3, #12]
 800be9a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	685b      	ldr	r3, [r3, #4]
 800bea0:	4a04      	ldr	r2, [pc, #16]	@ (800beb4 <prvResetNextTaskUnblockTime+0x3c>)
 800bea2:	6013      	str	r3, [r2, #0]
}
 800bea4:	bf00      	nop
 800bea6:	370c      	adds	r7, #12
 800bea8:	46bd      	mov	sp, r7
 800beaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beae:	4770      	bx	lr
 800beb0:	200015b8 	.word	0x200015b8
 800beb4:	20001620 	.word	0x20001620

0800beb8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800beb8:	b480      	push	{r7}
 800beba:	b083      	sub	sp, #12
 800bebc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bebe:	4b0b      	ldr	r3, [pc, #44]	@ (800beec <xTaskGetSchedulerState+0x34>)
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d102      	bne.n	800becc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bec6:	2301      	movs	r3, #1
 800bec8:	607b      	str	r3, [r7, #4]
 800beca:	e008      	b.n	800bede <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800becc:	4b08      	ldr	r3, [pc, #32]	@ (800bef0 <xTaskGetSchedulerState+0x38>)
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d102      	bne.n	800beda <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bed4:	2302      	movs	r3, #2
 800bed6:	607b      	str	r3, [r7, #4]
 800bed8:	e001      	b.n	800bede <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800beda:	2300      	movs	r3, #0
 800bedc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bede:	687b      	ldr	r3, [r7, #4]
	}
 800bee0:	4618      	mov	r0, r3
 800bee2:	370c      	adds	r7, #12
 800bee4:	46bd      	mov	sp, r7
 800bee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beea:	4770      	bx	lr
 800beec:	2000160c 	.word	0x2000160c
 800bef0:	20001628 	.word	0x20001628

0800bef4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b086      	sub	sp, #24
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bf00:	2300      	movs	r3, #0
 800bf02:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d058      	beq.n	800bfbc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bf0a:	4b2f      	ldr	r3, [pc, #188]	@ (800bfc8 <xTaskPriorityDisinherit+0xd4>)
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	693a      	ldr	r2, [r7, #16]
 800bf10:	429a      	cmp	r2, r3
 800bf12:	d00b      	beq.n	800bf2c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800bf14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf18:	f383 8811 	msr	BASEPRI, r3
 800bf1c:	f3bf 8f6f 	isb	sy
 800bf20:	f3bf 8f4f 	dsb	sy
 800bf24:	60fb      	str	r3, [r7, #12]
}
 800bf26:	bf00      	nop
 800bf28:	bf00      	nop
 800bf2a:	e7fd      	b.n	800bf28 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800bf2c:	693b      	ldr	r3, [r7, #16]
 800bf2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d10b      	bne.n	800bf4c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800bf34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf38:	f383 8811 	msr	BASEPRI, r3
 800bf3c:	f3bf 8f6f 	isb	sy
 800bf40:	f3bf 8f4f 	dsb	sy
 800bf44:	60bb      	str	r3, [r7, #8]
}
 800bf46:	bf00      	nop
 800bf48:	bf00      	nop
 800bf4a:	e7fd      	b.n	800bf48 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800bf4c:	693b      	ldr	r3, [r7, #16]
 800bf4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bf50:	1e5a      	subs	r2, r3, #1
 800bf52:	693b      	ldr	r3, [r7, #16]
 800bf54:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bf56:	693b      	ldr	r3, [r7, #16]
 800bf58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf5a:	693b      	ldr	r3, [r7, #16]
 800bf5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bf5e:	429a      	cmp	r2, r3
 800bf60:	d02c      	beq.n	800bfbc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bf62:	693b      	ldr	r3, [r7, #16]
 800bf64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d128      	bne.n	800bfbc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf6a:	693b      	ldr	r3, [r7, #16]
 800bf6c:	3304      	adds	r3, #4
 800bf6e:	4618      	mov	r0, r3
 800bf70:	f7fe fb96 	bl	800a6a0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bf74:	693b      	ldr	r3, [r7, #16]
 800bf76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bf78:	693b      	ldr	r3, [r7, #16]
 800bf7a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf7c:	693b      	ldr	r3, [r7, #16]
 800bf7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf80:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800bf84:	693b      	ldr	r3, [r7, #16]
 800bf86:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bf88:	693b      	ldr	r3, [r7, #16]
 800bf8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf8c:	4b0f      	ldr	r3, [pc, #60]	@ (800bfcc <xTaskPriorityDisinherit+0xd8>)
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	429a      	cmp	r2, r3
 800bf92:	d903      	bls.n	800bf9c <xTaskPriorityDisinherit+0xa8>
 800bf94:	693b      	ldr	r3, [r7, #16]
 800bf96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf98:	4a0c      	ldr	r2, [pc, #48]	@ (800bfcc <xTaskPriorityDisinherit+0xd8>)
 800bf9a:	6013      	str	r3, [r2, #0]
 800bf9c:	693b      	ldr	r3, [r7, #16]
 800bf9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfa0:	4613      	mov	r3, r2
 800bfa2:	009b      	lsls	r3, r3, #2
 800bfa4:	4413      	add	r3, r2
 800bfa6:	009b      	lsls	r3, r3, #2
 800bfa8:	4a09      	ldr	r2, [pc, #36]	@ (800bfd0 <xTaskPriorityDisinherit+0xdc>)
 800bfaa:	441a      	add	r2, r3
 800bfac:	693b      	ldr	r3, [r7, #16]
 800bfae:	3304      	adds	r3, #4
 800bfb0:	4619      	mov	r1, r3
 800bfb2:	4610      	mov	r0, r2
 800bfb4:	f7fe fb17 	bl	800a5e6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bfb8:	2301      	movs	r3, #1
 800bfba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bfbc:	697b      	ldr	r3, [r7, #20]
	}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	3718      	adds	r7, #24
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd80      	pop	{r7, pc}
 800bfc6:	bf00      	nop
 800bfc8:	2000112c 	.word	0x2000112c
 800bfcc:	20001608 	.word	0x20001608
 800bfd0:	20001130 	.word	0x20001130

0800bfd4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b084      	sub	sp, #16
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
 800bfdc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bfde:	4b21      	ldr	r3, [pc, #132]	@ (800c064 <prvAddCurrentTaskToDelayedList+0x90>)
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bfe4:	4b20      	ldr	r3, [pc, #128]	@ (800c068 <prvAddCurrentTaskToDelayedList+0x94>)
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	3304      	adds	r3, #4
 800bfea:	4618      	mov	r0, r3
 800bfec:	f7fe fb58 	bl	800a6a0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bff6:	d10a      	bne.n	800c00e <prvAddCurrentTaskToDelayedList+0x3a>
 800bff8:	683b      	ldr	r3, [r7, #0]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d007      	beq.n	800c00e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bffe:	4b1a      	ldr	r3, [pc, #104]	@ (800c068 <prvAddCurrentTaskToDelayedList+0x94>)
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	3304      	adds	r3, #4
 800c004:	4619      	mov	r1, r3
 800c006:	4819      	ldr	r0, [pc, #100]	@ (800c06c <prvAddCurrentTaskToDelayedList+0x98>)
 800c008:	f7fe faed 	bl	800a5e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c00c:	e026      	b.n	800c05c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c00e:	68fa      	ldr	r2, [r7, #12]
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	4413      	add	r3, r2
 800c014:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c016:	4b14      	ldr	r3, [pc, #80]	@ (800c068 <prvAddCurrentTaskToDelayedList+0x94>)
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	68ba      	ldr	r2, [r7, #8]
 800c01c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c01e:	68ba      	ldr	r2, [r7, #8]
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	429a      	cmp	r2, r3
 800c024:	d209      	bcs.n	800c03a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c026:	4b12      	ldr	r3, [pc, #72]	@ (800c070 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c028:	681a      	ldr	r2, [r3, #0]
 800c02a:	4b0f      	ldr	r3, [pc, #60]	@ (800c068 <prvAddCurrentTaskToDelayedList+0x94>)
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	3304      	adds	r3, #4
 800c030:	4619      	mov	r1, r3
 800c032:	4610      	mov	r0, r2
 800c034:	f7fe fafb 	bl	800a62e <vListInsert>
}
 800c038:	e010      	b.n	800c05c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c03a:	4b0e      	ldr	r3, [pc, #56]	@ (800c074 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c03c:	681a      	ldr	r2, [r3, #0]
 800c03e:	4b0a      	ldr	r3, [pc, #40]	@ (800c068 <prvAddCurrentTaskToDelayedList+0x94>)
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	3304      	adds	r3, #4
 800c044:	4619      	mov	r1, r3
 800c046:	4610      	mov	r0, r2
 800c048:	f7fe faf1 	bl	800a62e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c04c:	4b0a      	ldr	r3, [pc, #40]	@ (800c078 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	68ba      	ldr	r2, [r7, #8]
 800c052:	429a      	cmp	r2, r3
 800c054:	d202      	bcs.n	800c05c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c056:	4a08      	ldr	r2, [pc, #32]	@ (800c078 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c058:	68bb      	ldr	r3, [r7, #8]
 800c05a:	6013      	str	r3, [r2, #0]
}
 800c05c:	bf00      	nop
 800c05e:	3710      	adds	r7, #16
 800c060:	46bd      	mov	sp, r7
 800c062:	bd80      	pop	{r7, pc}
 800c064:	20001604 	.word	0x20001604
 800c068:	2000112c 	.word	0x2000112c
 800c06c:	200015ec 	.word	0x200015ec
 800c070:	200015bc 	.word	0x200015bc
 800c074:	200015b8 	.word	0x200015b8
 800c078:	20001620 	.word	0x20001620

0800c07c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c07c:	b580      	push	{r7, lr}
 800c07e:	b08a      	sub	sp, #40	@ 0x28
 800c080:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c082:	2300      	movs	r3, #0
 800c084:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c086:	f000 fb13 	bl	800c6b0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c08a:	4b1d      	ldr	r3, [pc, #116]	@ (800c100 <xTimerCreateTimerTask+0x84>)
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d021      	beq.n	800c0d6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c092:	2300      	movs	r3, #0
 800c094:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c096:	2300      	movs	r3, #0
 800c098:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c09a:	1d3a      	adds	r2, r7, #4
 800c09c:	f107 0108 	add.w	r1, r7, #8
 800c0a0:	f107 030c 	add.w	r3, r7, #12
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	f7fe fa57 	bl	800a558 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c0aa:	6879      	ldr	r1, [r7, #4]
 800c0ac:	68bb      	ldr	r3, [r7, #8]
 800c0ae:	68fa      	ldr	r2, [r7, #12]
 800c0b0:	9202      	str	r2, [sp, #8]
 800c0b2:	9301      	str	r3, [sp, #4]
 800c0b4:	2302      	movs	r3, #2
 800c0b6:	9300      	str	r3, [sp, #0]
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	460a      	mov	r2, r1
 800c0bc:	4911      	ldr	r1, [pc, #68]	@ (800c104 <xTimerCreateTimerTask+0x88>)
 800c0be:	4812      	ldr	r0, [pc, #72]	@ (800c108 <xTimerCreateTimerTask+0x8c>)
 800c0c0:	f7ff f8d0 	bl	800b264 <xTaskCreateStatic>
 800c0c4:	4603      	mov	r3, r0
 800c0c6:	4a11      	ldr	r2, [pc, #68]	@ (800c10c <xTimerCreateTimerTask+0x90>)
 800c0c8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c0ca:	4b10      	ldr	r3, [pc, #64]	@ (800c10c <xTimerCreateTimerTask+0x90>)
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d001      	beq.n	800c0d6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c0d2:	2301      	movs	r3, #1
 800c0d4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c0d6:	697b      	ldr	r3, [r7, #20]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d10b      	bne.n	800c0f4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800c0dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0e0:	f383 8811 	msr	BASEPRI, r3
 800c0e4:	f3bf 8f6f 	isb	sy
 800c0e8:	f3bf 8f4f 	dsb	sy
 800c0ec:	613b      	str	r3, [r7, #16]
}
 800c0ee:	bf00      	nop
 800c0f0:	bf00      	nop
 800c0f2:	e7fd      	b.n	800c0f0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c0f4:	697b      	ldr	r3, [r7, #20]
}
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	3718      	adds	r7, #24
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	bd80      	pop	{r7, pc}
 800c0fe:	bf00      	nop
 800c100:	2000165c 	.word	0x2000165c
 800c104:	08010a40 	.word	0x08010a40
 800c108:	0800c249 	.word	0x0800c249
 800c10c:	20001660 	.word	0x20001660

0800c110 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b08a      	sub	sp, #40	@ 0x28
 800c114:	af00      	add	r7, sp, #0
 800c116:	60f8      	str	r0, [r7, #12]
 800c118:	60b9      	str	r1, [r7, #8]
 800c11a:	607a      	str	r2, [r7, #4]
 800c11c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c11e:	2300      	movs	r3, #0
 800c120:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d10b      	bne.n	800c140 <xTimerGenericCommand+0x30>
	__asm volatile
 800c128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c12c:	f383 8811 	msr	BASEPRI, r3
 800c130:	f3bf 8f6f 	isb	sy
 800c134:	f3bf 8f4f 	dsb	sy
 800c138:	623b      	str	r3, [r7, #32]
}
 800c13a:	bf00      	nop
 800c13c:	bf00      	nop
 800c13e:	e7fd      	b.n	800c13c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c140:	4b19      	ldr	r3, [pc, #100]	@ (800c1a8 <xTimerGenericCommand+0x98>)
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d02a      	beq.n	800c19e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c154:	68bb      	ldr	r3, [r7, #8]
 800c156:	2b05      	cmp	r3, #5
 800c158:	dc18      	bgt.n	800c18c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c15a:	f7ff fead 	bl	800beb8 <xTaskGetSchedulerState>
 800c15e:	4603      	mov	r3, r0
 800c160:	2b02      	cmp	r3, #2
 800c162:	d109      	bne.n	800c178 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c164:	4b10      	ldr	r3, [pc, #64]	@ (800c1a8 <xTimerGenericCommand+0x98>)
 800c166:	6818      	ldr	r0, [r3, #0]
 800c168:	f107 0110 	add.w	r1, r7, #16
 800c16c:	2300      	movs	r3, #0
 800c16e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c170:	f7fe fc06 	bl	800a980 <xQueueGenericSend>
 800c174:	6278      	str	r0, [r7, #36]	@ 0x24
 800c176:	e012      	b.n	800c19e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c178:	4b0b      	ldr	r3, [pc, #44]	@ (800c1a8 <xTimerGenericCommand+0x98>)
 800c17a:	6818      	ldr	r0, [r3, #0]
 800c17c:	f107 0110 	add.w	r1, r7, #16
 800c180:	2300      	movs	r3, #0
 800c182:	2200      	movs	r2, #0
 800c184:	f7fe fbfc 	bl	800a980 <xQueueGenericSend>
 800c188:	6278      	str	r0, [r7, #36]	@ 0x24
 800c18a:	e008      	b.n	800c19e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c18c:	4b06      	ldr	r3, [pc, #24]	@ (800c1a8 <xTimerGenericCommand+0x98>)
 800c18e:	6818      	ldr	r0, [r3, #0]
 800c190:	f107 0110 	add.w	r1, r7, #16
 800c194:	2300      	movs	r3, #0
 800c196:	683a      	ldr	r2, [r7, #0]
 800c198:	f7fe fcf4 	bl	800ab84 <xQueueGenericSendFromISR>
 800c19c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c19e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	3728      	adds	r7, #40	@ 0x28
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	bd80      	pop	{r7, pc}
 800c1a8:	2000165c 	.word	0x2000165c

0800c1ac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b088      	sub	sp, #32
 800c1b0:	af02      	add	r7, sp, #8
 800c1b2:	6078      	str	r0, [r7, #4]
 800c1b4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c1b6:	4b23      	ldr	r3, [pc, #140]	@ (800c244 <prvProcessExpiredTimer+0x98>)
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	68db      	ldr	r3, [r3, #12]
 800c1bc:	68db      	ldr	r3, [r3, #12]
 800c1be:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c1c0:	697b      	ldr	r3, [r7, #20]
 800c1c2:	3304      	adds	r3, #4
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	f7fe fa6b 	bl	800a6a0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c1ca:	697b      	ldr	r3, [r7, #20]
 800c1cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c1d0:	f003 0304 	and.w	r3, r3, #4
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d023      	beq.n	800c220 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c1d8:	697b      	ldr	r3, [r7, #20]
 800c1da:	699a      	ldr	r2, [r3, #24]
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	18d1      	adds	r1, r2, r3
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	683a      	ldr	r2, [r7, #0]
 800c1e4:	6978      	ldr	r0, [r7, #20]
 800c1e6:	f000 f8d5 	bl	800c394 <prvInsertTimerInActiveList>
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d020      	beq.n	800c232 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	9300      	str	r3, [sp, #0]
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	687a      	ldr	r2, [r7, #4]
 800c1f8:	2100      	movs	r1, #0
 800c1fa:	6978      	ldr	r0, [r7, #20]
 800c1fc:	f7ff ff88 	bl	800c110 <xTimerGenericCommand>
 800c200:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c202:	693b      	ldr	r3, [r7, #16]
 800c204:	2b00      	cmp	r3, #0
 800c206:	d114      	bne.n	800c232 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800c208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c20c:	f383 8811 	msr	BASEPRI, r3
 800c210:	f3bf 8f6f 	isb	sy
 800c214:	f3bf 8f4f 	dsb	sy
 800c218:	60fb      	str	r3, [r7, #12]
}
 800c21a:	bf00      	nop
 800c21c:	bf00      	nop
 800c21e:	e7fd      	b.n	800c21c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c220:	697b      	ldr	r3, [r7, #20]
 800c222:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c226:	f023 0301 	bic.w	r3, r3, #1
 800c22a:	b2da      	uxtb	r2, r3
 800c22c:	697b      	ldr	r3, [r7, #20]
 800c22e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c232:	697b      	ldr	r3, [r7, #20]
 800c234:	6a1b      	ldr	r3, [r3, #32]
 800c236:	6978      	ldr	r0, [r7, #20]
 800c238:	4798      	blx	r3
}
 800c23a:	bf00      	nop
 800c23c:	3718      	adds	r7, #24
 800c23e:	46bd      	mov	sp, r7
 800c240:	bd80      	pop	{r7, pc}
 800c242:	bf00      	nop
 800c244:	20001654 	.word	0x20001654

0800c248 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b084      	sub	sp, #16
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c250:	f107 0308 	add.w	r3, r7, #8
 800c254:	4618      	mov	r0, r3
 800c256:	f000 f859 	bl	800c30c <prvGetNextExpireTime>
 800c25a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c25c:	68bb      	ldr	r3, [r7, #8]
 800c25e:	4619      	mov	r1, r3
 800c260:	68f8      	ldr	r0, [r7, #12]
 800c262:	f000 f805 	bl	800c270 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c266:	f000 f8d7 	bl	800c418 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c26a:	bf00      	nop
 800c26c:	e7f0      	b.n	800c250 <prvTimerTask+0x8>
	...

0800c270 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b084      	sub	sp, #16
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]
 800c278:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c27a:	f7ff fa37 	bl	800b6ec <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c27e:	f107 0308 	add.w	r3, r7, #8
 800c282:	4618      	mov	r0, r3
 800c284:	f000 f866 	bl	800c354 <prvSampleTimeNow>
 800c288:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c28a:	68bb      	ldr	r3, [r7, #8]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d130      	bne.n	800c2f2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c290:	683b      	ldr	r3, [r7, #0]
 800c292:	2b00      	cmp	r3, #0
 800c294:	d10a      	bne.n	800c2ac <prvProcessTimerOrBlockTask+0x3c>
 800c296:	687a      	ldr	r2, [r7, #4]
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	429a      	cmp	r2, r3
 800c29c:	d806      	bhi.n	800c2ac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c29e:	f7ff fa33 	bl	800b708 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c2a2:	68f9      	ldr	r1, [r7, #12]
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f7ff ff81 	bl	800c1ac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c2aa:	e024      	b.n	800c2f6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d008      	beq.n	800c2c4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c2b2:	4b13      	ldr	r3, [pc, #76]	@ (800c300 <prvProcessTimerOrBlockTask+0x90>)
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d101      	bne.n	800c2c0 <prvProcessTimerOrBlockTask+0x50>
 800c2bc:	2301      	movs	r3, #1
 800c2be:	e000      	b.n	800c2c2 <prvProcessTimerOrBlockTask+0x52>
 800c2c0:	2300      	movs	r3, #0
 800c2c2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c2c4:	4b0f      	ldr	r3, [pc, #60]	@ (800c304 <prvProcessTimerOrBlockTask+0x94>)
 800c2c6:	6818      	ldr	r0, [r3, #0]
 800c2c8:	687a      	ldr	r2, [r7, #4]
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	1ad3      	subs	r3, r2, r3
 800c2ce:	683a      	ldr	r2, [r7, #0]
 800c2d0:	4619      	mov	r1, r3
 800c2d2:	f7fe ff93 	bl	800b1fc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c2d6:	f7ff fa17 	bl	800b708 <xTaskResumeAll>
 800c2da:	4603      	mov	r3, r0
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d10a      	bne.n	800c2f6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c2e0:	4b09      	ldr	r3, [pc, #36]	@ (800c308 <prvProcessTimerOrBlockTask+0x98>)
 800c2e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c2e6:	601a      	str	r2, [r3, #0]
 800c2e8:	f3bf 8f4f 	dsb	sy
 800c2ec:	f3bf 8f6f 	isb	sy
}
 800c2f0:	e001      	b.n	800c2f6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c2f2:	f7ff fa09 	bl	800b708 <xTaskResumeAll>
}
 800c2f6:	bf00      	nop
 800c2f8:	3710      	adds	r7, #16
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}
 800c2fe:	bf00      	nop
 800c300:	20001658 	.word	0x20001658
 800c304:	2000165c 	.word	0x2000165c
 800c308:	e000ed04 	.word	0xe000ed04

0800c30c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c30c:	b480      	push	{r7}
 800c30e:	b085      	sub	sp, #20
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c314:	4b0e      	ldr	r3, [pc, #56]	@ (800c350 <prvGetNextExpireTime+0x44>)
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d101      	bne.n	800c322 <prvGetNextExpireTime+0x16>
 800c31e:	2201      	movs	r2, #1
 800c320:	e000      	b.n	800c324 <prvGetNextExpireTime+0x18>
 800c322:	2200      	movs	r2, #0
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d105      	bne.n	800c33c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c330:	4b07      	ldr	r3, [pc, #28]	@ (800c350 <prvGetNextExpireTime+0x44>)
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	68db      	ldr	r3, [r3, #12]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	60fb      	str	r3, [r7, #12]
 800c33a:	e001      	b.n	800c340 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c33c:	2300      	movs	r3, #0
 800c33e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c340:	68fb      	ldr	r3, [r7, #12]
}
 800c342:	4618      	mov	r0, r3
 800c344:	3714      	adds	r7, #20
 800c346:	46bd      	mov	sp, r7
 800c348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34c:	4770      	bx	lr
 800c34e:	bf00      	nop
 800c350:	20001654 	.word	0x20001654

0800c354 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c354:	b580      	push	{r7, lr}
 800c356:	b084      	sub	sp, #16
 800c358:	af00      	add	r7, sp, #0
 800c35a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c35c:	f7ff fa72 	bl	800b844 <xTaskGetTickCount>
 800c360:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c362:	4b0b      	ldr	r3, [pc, #44]	@ (800c390 <prvSampleTimeNow+0x3c>)
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	68fa      	ldr	r2, [r7, #12]
 800c368:	429a      	cmp	r2, r3
 800c36a:	d205      	bcs.n	800c378 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c36c:	f000 f93a 	bl	800c5e4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	2201      	movs	r2, #1
 800c374:	601a      	str	r2, [r3, #0]
 800c376:	e002      	b.n	800c37e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2200      	movs	r2, #0
 800c37c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c37e:	4a04      	ldr	r2, [pc, #16]	@ (800c390 <prvSampleTimeNow+0x3c>)
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c384:	68fb      	ldr	r3, [r7, #12]
}
 800c386:	4618      	mov	r0, r3
 800c388:	3710      	adds	r7, #16
 800c38a:	46bd      	mov	sp, r7
 800c38c:	bd80      	pop	{r7, pc}
 800c38e:	bf00      	nop
 800c390:	20001664 	.word	0x20001664

0800c394 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b086      	sub	sp, #24
 800c398:	af00      	add	r7, sp, #0
 800c39a:	60f8      	str	r0, [r7, #12]
 800c39c:	60b9      	str	r1, [r7, #8]
 800c39e:	607a      	str	r2, [r7, #4]
 800c3a0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	68ba      	ldr	r2, [r7, #8]
 800c3aa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	68fa      	ldr	r2, [r7, #12]
 800c3b0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c3b2:	68ba      	ldr	r2, [r7, #8]
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	429a      	cmp	r2, r3
 800c3b8:	d812      	bhi.n	800c3e0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c3ba:	687a      	ldr	r2, [r7, #4]
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	1ad2      	subs	r2, r2, r3
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	699b      	ldr	r3, [r3, #24]
 800c3c4:	429a      	cmp	r2, r3
 800c3c6:	d302      	bcc.n	800c3ce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c3c8:	2301      	movs	r3, #1
 800c3ca:	617b      	str	r3, [r7, #20]
 800c3cc:	e01b      	b.n	800c406 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c3ce:	4b10      	ldr	r3, [pc, #64]	@ (800c410 <prvInsertTimerInActiveList+0x7c>)
 800c3d0:	681a      	ldr	r2, [r3, #0]
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	3304      	adds	r3, #4
 800c3d6:	4619      	mov	r1, r3
 800c3d8:	4610      	mov	r0, r2
 800c3da:	f7fe f928 	bl	800a62e <vListInsert>
 800c3de:	e012      	b.n	800c406 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c3e0:	687a      	ldr	r2, [r7, #4]
 800c3e2:	683b      	ldr	r3, [r7, #0]
 800c3e4:	429a      	cmp	r2, r3
 800c3e6:	d206      	bcs.n	800c3f6 <prvInsertTimerInActiveList+0x62>
 800c3e8:	68ba      	ldr	r2, [r7, #8]
 800c3ea:	683b      	ldr	r3, [r7, #0]
 800c3ec:	429a      	cmp	r2, r3
 800c3ee:	d302      	bcc.n	800c3f6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c3f0:	2301      	movs	r3, #1
 800c3f2:	617b      	str	r3, [r7, #20]
 800c3f4:	e007      	b.n	800c406 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c3f6:	4b07      	ldr	r3, [pc, #28]	@ (800c414 <prvInsertTimerInActiveList+0x80>)
 800c3f8:	681a      	ldr	r2, [r3, #0]
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	3304      	adds	r3, #4
 800c3fe:	4619      	mov	r1, r3
 800c400:	4610      	mov	r0, r2
 800c402:	f7fe f914 	bl	800a62e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c406:	697b      	ldr	r3, [r7, #20]
}
 800c408:	4618      	mov	r0, r3
 800c40a:	3718      	adds	r7, #24
 800c40c:	46bd      	mov	sp, r7
 800c40e:	bd80      	pop	{r7, pc}
 800c410:	20001658 	.word	0x20001658
 800c414:	20001654 	.word	0x20001654

0800c418 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c418:	b580      	push	{r7, lr}
 800c41a:	b08e      	sub	sp, #56	@ 0x38
 800c41c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c41e:	e0ce      	b.n	800c5be <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	2b00      	cmp	r3, #0
 800c424:	da19      	bge.n	800c45a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c426:	1d3b      	adds	r3, r7, #4
 800c428:	3304      	adds	r3, #4
 800c42a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c42c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d10b      	bne.n	800c44a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800c432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c436:	f383 8811 	msr	BASEPRI, r3
 800c43a:	f3bf 8f6f 	isb	sy
 800c43e:	f3bf 8f4f 	dsb	sy
 800c442:	61fb      	str	r3, [r7, #28]
}
 800c444:	bf00      	nop
 800c446:	bf00      	nop
 800c448:	e7fd      	b.n	800c446 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c44a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c450:	6850      	ldr	r0, [r2, #4]
 800c452:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c454:	6892      	ldr	r2, [r2, #8]
 800c456:	4611      	mov	r1, r2
 800c458:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	f2c0 80ae 	blt.w	800c5be <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c468:	695b      	ldr	r3, [r3, #20]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d004      	beq.n	800c478 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c46e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c470:	3304      	adds	r3, #4
 800c472:	4618      	mov	r0, r3
 800c474:	f7fe f914 	bl	800a6a0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c478:	463b      	mov	r3, r7
 800c47a:	4618      	mov	r0, r3
 800c47c:	f7ff ff6a 	bl	800c354 <prvSampleTimeNow>
 800c480:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	2b09      	cmp	r3, #9
 800c486:	f200 8097 	bhi.w	800c5b8 <prvProcessReceivedCommands+0x1a0>
 800c48a:	a201      	add	r2, pc, #4	@ (adr r2, 800c490 <prvProcessReceivedCommands+0x78>)
 800c48c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c490:	0800c4b9 	.word	0x0800c4b9
 800c494:	0800c4b9 	.word	0x0800c4b9
 800c498:	0800c4b9 	.word	0x0800c4b9
 800c49c:	0800c52f 	.word	0x0800c52f
 800c4a0:	0800c543 	.word	0x0800c543
 800c4a4:	0800c58f 	.word	0x0800c58f
 800c4a8:	0800c4b9 	.word	0x0800c4b9
 800c4ac:	0800c4b9 	.word	0x0800c4b9
 800c4b0:	0800c52f 	.word	0x0800c52f
 800c4b4:	0800c543 	.word	0x0800c543
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c4b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c4be:	f043 0301 	orr.w	r3, r3, #1
 800c4c2:	b2da      	uxtb	r2, r3
 800c4c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c4ca:	68ba      	ldr	r2, [r7, #8]
 800c4cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4ce:	699b      	ldr	r3, [r3, #24]
 800c4d0:	18d1      	adds	r1, r2, r3
 800c4d2:	68bb      	ldr	r3, [r7, #8]
 800c4d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c4d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c4d8:	f7ff ff5c 	bl	800c394 <prvInsertTimerInActiveList>
 800c4dc:	4603      	mov	r3, r0
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d06c      	beq.n	800c5bc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c4e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4e4:	6a1b      	ldr	r3, [r3, #32]
 800c4e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c4e8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c4ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c4f0:	f003 0304 	and.w	r3, r3, #4
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d061      	beq.n	800c5bc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c4f8:	68ba      	ldr	r2, [r7, #8]
 800c4fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4fc:	699b      	ldr	r3, [r3, #24]
 800c4fe:	441a      	add	r2, r3
 800c500:	2300      	movs	r3, #0
 800c502:	9300      	str	r3, [sp, #0]
 800c504:	2300      	movs	r3, #0
 800c506:	2100      	movs	r1, #0
 800c508:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c50a:	f7ff fe01 	bl	800c110 <xTimerGenericCommand>
 800c50e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c510:	6a3b      	ldr	r3, [r7, #32]
 800c512:	2b00      	cmp	r3, #0
 800c514:	d152      	bne.n	800c5bc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800c516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c51a:	f383 8811 	msr	BASEPRI, r3
 800c51e:	f3bf 8f6f 	isb	sy
 800c522:	f3bf 8f4f 	dsb	sy
 800c526:	61bb      	str	r3, [r7, #24]
}
 800c528:	bf00      	nop
 800c52a:	bf00      	nop
 800c52c:	e7fd      	b.n	800c52a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c52e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c530:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c534:	f023 0301 	bic.w	r3, r3, #1
 800c538:	b2da      	uxtb	r2, r3
 800c53a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c53c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c540:	e03d      	b.n	800c5be <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c544:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c548:	f043 0301 	orr.w	r3, r3, #1
 800c54c:	b2da      	uxtb	r2, r3
 800c54e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c550:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c554:	68ba      	ldr	r2, [r7, #8]
 800c556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c558:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c55a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c55c:	699b      	ldr	r3, [r3, #24]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d10b      	bne.n	800c57a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800c562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c566:	f383 8811 	msr	BASEPRI, r3
 800c56a:	f3bf 8f6f 	isb	sy
 800c56e:	f3bf 8f4f 	dsb	sy
 800c572:	617b      	str	r3, [r7, #20]
}
 800c574:	bf00      	nop
 800c576:	bf00      	nop
 800c578:	e7fd      	b.n	800c576 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c57a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c57c:	699a      	ldr	r2, [r3, #24]
 800c57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c580:	18d1      	adds	r1, r2, r3
 800c582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c584:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c586:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c588:	f7ff ff04 	bl	800c394 <prvInsertTimerInActiveList>
					break;
 800c58c:	e017      	b.n	800c5be <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c58e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c590:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c594:	f003 0302 	and.w	r3, r3, #2
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d103      	bne.n	800c5a4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800c59c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c59e:	f000 fbeb 	bl	800cd78 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c5a2:	e00c      	b.n	800c5be <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c5a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c5aa:	f023 0301 	bic.w	r3, r3, #1
 800c5ae:	b2da      	uxtb	r2, r3
 800c5b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c5b6:	e002      	b.n	800c5be <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800c5b8:	bf00      	nop
 800c5ba:	e000      	b.n	800c5be <prvProcessReceivedCommands+0x1a6>
					break;
 800c5bc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c5be:	4b08      	ldr	r3, [pc, #32]	@ (800c5e0 <prvProcessReceivedCommands+0x1c8>)
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	1d39      	adds	r1, r7, #4
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	f7fe fb7a 	bl	800acc0 <xQueueReceive>
 800c5cc:	4603      	mov	r3, r0
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	f47f af26 	bne.w	800c420 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c5d4:	bf00      	nop
 800c5d6:	bf00      	nop
 800c5d8:	3730      	adds	r7, #48	@ 0x30
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	bd80      	pop	{r7, pc}
 800c5de:	bf00      	nop
 800c5e0:	2000165c 	.word	0x2000165c

0800c5e4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b088      	sub	sp, #32
 800c5e8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c5ea:	e049      	b.n	800c680 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c5ec:	4b2e      	ldr	r3, [pc, #184]	@ (800c6a8 <prvSwitchTimerLists+0xc4>)
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	68db      	ldr	r3, [r3, #12]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c5f6:	4b2c      	ldr	r3, [pc, #176]	@ (800c6a8 <prvSwitchTimerLists+0xc4>)
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	68db      	ldr	r3, [r3, #12]
 800c5fc:	68db      	ldr	r3, [r3, #12]
 800c5fe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	3304      	adds	r3, #4
 800c604:	4618      	mov	r0, r3
 800c606:	f7fe f84b 	bl	800a6a0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	6a1b      	ldr	r3, [r3, #32]
 800c60e:	68f8      	ldr	r0, [r7, #12]
 800c610:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c618:	f003 0304 	and.w	r3, r3, #4
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d02f      	beq.n	800c680 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	699b      	ldr	r3, [r3, #24]
 800c624:	693a      	ldr	r2, [r7, #16]
 800c626:	4413      	add	r3, r2
 800c628:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c62a:	68ba      	ldr	r2, [r7, #8]
 800c62c:	693b      	ldr	r3, [r7, #16]
 800c62e:	429a      	cmp	r2, r3
 800c630:	d90e      	bls.n	800c650 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	68ba      	ldr	r2, [r7, #8]
 800c636:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	68fa      	ldr	r2, [r7, #12]
 800c63c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c63e:	4b1a      	ldr	r3, [pc, #104]	@ (800c6a8 <prvSwitchTimerLists+0xc4>)
 800c640:	681a      	ldr	r2, [r3, #0]
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	3304      	adds	r3, #4
 800c646:	4619      	mov	r1, r3
 800c648:	4610      	mov	r0, r2
 800c64a:	f7fd fff0 	bl	800a62e <vListInsert>
 800c64e:	e017      	b.n	800c680 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c650:	2300      	movs	r3, #0
 800c652:	9300      	str	r3, [sp, #0]
 800c654:	2300      	movs	r3, #0
 800c656:	693a      	ldr	r2, [r7, #16]
 800c658:	2100      	movs	r1, #0
 800c65a:	68f8      	ldr	r0, [r7, #12]
 800c65c:	f7ff fd58 	bl	800c110 <xTimerGenericCommand>
 800c660:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	2b00      	cmp	r3, #0
 800c666:	d10b      	bne.n	800c680 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800c668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c66c:	f383 8811 	msr	BASEPRI, r3
 800c670:	f3bf 8f6f 	isb	sy
 800c674:	f3bf 8f4f 	dsb	sy
 800c678:	603b      	str	r3, [r7, #0]
}
 800c67a:	bf00      	nop
 800c67c:	bf00      	nop
 800c67e:	e7fd      	b.n	800c67c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c680:	4b09      	ldr	r3, [pc, #36]	@ (800c6a8 <prvSwitchTimerLists+0xc4>)
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d1b0      	bne.n	800c5ec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c68a:	4b07      	ldr	r3, [pc, #28]	@ (800c6a8 <prvSwitchTimerLists+0xc4>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c690:	4b06      	ldr	r3, [pc, #24]	@ (800c6ac <prvSwitchTimerLists+0xc8>)
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	4a04      	ldr	r2, [pc, #16]	@ (800c6a8 <prvSwitchTimerLists+0xc4>)
 800c696:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c698:	4a04      	ldr	r2, [pc, #16]	@ (800c6ac <prvSwitchTimerLists+0xc8>)
 800c69a:	697b      	ldr	r3, [r7, #20]
 800c69c:	6013      	str	r3, [r2, #0]
}
 800c69e:	bf00      	nop
 800c6a0:	3718      	adds	r7, #24
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bd80      	pop	{r7, pc}
 800c6a6:	bf00      	nop
 800c6a8:	20001654 	.word	0x20001654
 800c6ac:	20001658 	.word	0x20001658

0800c6b0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b082      	sub	sp, #8
 800c6b4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c6b6:	f000 f96f 	bl	800c998 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c6ba:	4b15      	ldr	r3, [pc, #84]	@ (800c710 <prvCheckForValidListAndQueue+0x60>)
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d120      	bne.n	800c704 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c6c2:	4814      	ldr	r0, [pc, #80]	@ (800c714 <prvCheckForValidListAndQueue+0x64>)
 800c6c4:	f7fd ff62 	bl	800a58c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c6c8:	4813      	ldr	r0, [pc, #76]	@ (800c718 <prvCheckForValidListAndQueue+0x68>)
 800c6ca:	f7fd ff5f 	bl	800a58c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c6ce:	4b13      	ldr	r3, [pc, #76]	@ (800c71c <prvCheckForValidListAndQueue+0x6c>)
 800c6d0:	4a10      	ldr	r2, [pc, #64]	@ (800c714 <prvCheckForValidListAndQueue+0x64>)
 800c6d2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c6d4:	4b12      	ldr	r3, [pc, #72]	@ (800c720 <prvCheckForValidListAndQueue+0x70>)
 800c6d6:	4a10      	ldr	r2, [pc, #64]	@ (800c718 <prvCheckForValidListAndQueue+0x68>)
 800c6d8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c6da:	2300      	movs	r3, #0
 800c6dc:	9300      	str	r3, [sp, #0]
 800c6de:	4b11      	ldr	r3, [pc, #68]	@ (800c724 <prvCheckForValidListAndQueue+0x74>)
 800c6e0:	4a11      	ldr	r2, [pc, #68]	@ (800c728 <prvCheckForValidListAndQueue+0x78>)
 800c6e2:	2110      	movs	r1, #16
 800c6e4:	200a      	movs	r0, #10
 800c6e6:	f7fe f86f 	bl	800a7c8 <xQueueGenericCreateStatic>
 800c6ea:	4603      	mov	r3, r0
 800c6ec:	4a08      	ldr	r2, [pc, #32]	@ (800c710 <prvCheckForValidListAndQueue+0x60>)
 800c6ee:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c6f0:	4b07      	ldr	r3, [pc, #28]	@ (800c710 <prvCheckForValidListAndQueue+0x60>)
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d005      	beq.n	800c704 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c6f8:	4b05      	ldr	r3, [pc, #20]	@ (800c710 <prvCheckForValidListAndQueue+0x60>)
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	490b      	ldr	r1, [pc, #44]	@ (800c72c <prvCheckForValidListAndQueue+0x7c>)
 800c6fe:	4618      	mov	r0, r3
 800c700:	f7fe fd52 	bl	800b1a8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c704:	f000 f97a 	bl	800c9fc <vPortExitCritical>
}
 800c708:	bf00      	nop
 800c70a:	46bd      	mov	sp, r7
 800c70c:	bd80      	pop	{r7, pc}
 800c70e:	bf00      	nop
 800c710:	2000165c 	.word	0x2000165c
 800c714:	2000162c 	.word	0x2000162c
 800c718:	20001640 	.word	0x20001640
 800c71c:	20001654 	.word	0x20001654
 800c720:	20001658 	.word	0x20001658
 800c724:	20001708 	.word	0x20001708
 800c728:	20001668 	.word	0x20001668
 800c72c:	08010a48 	.word	0x08010a48

0800c730 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c730:	b480      	push	{r7}
 800c732:	b085      	sub	sp, #20
 800c734:	af00      	add	r7, sp, #0
 800c736:	60f8      	str	r0, [r7, #12]
 800c738:	60b9      	str	r1, [r7, #8]
 800c73a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	3b04      	subs	r3, #4
 800c740:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c748:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	3b04      	subs	r3, #4
 800c74e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c750:	68bb      	ldr	r3, [r7, #8]
 800c752:	f023 0201 	bic.w	r2, r3, #1
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	3b04      	subs	r3, #4
 800c75e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c760:	4a0c      	ldr	r2, [pc, #48]	@ (800c794 <pxPortInitialiseStack+0x64>)
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	3b14      	subs	r3, #20
 800c76a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c76c:	687a      	ldr	r2, [r7, #4]
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	3b04      	subs	r3, #4
 800c776:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	f06f 0202 	mvn.w	r2, #2
 800c77e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	3b20      	subs	r3, #32
 800c784:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c786:	68fb      	ldr	r3, [r7, #12]
}
 800c788:	4618      	mov	r0, r3
 800c78a:	3714      	adds	r7, #20
 800c78c:	46bd      	mov	sp, r7
 800c78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c792:	4770      	bx	lr
 800c794:	0800c799 	.word	0x0800c799

0800c798 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c798:	b480      	push	{r7}
 800c79a:	b085      	sub	sp, #20
 800c79c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c79e:	2300      	movs	r3, #0
 800c7a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c7a2:	4b13      	ldr	r3, [pc, #76]	@ (800c7f0 <prvTaskExitError+0x58>)
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c7aa:	d00b      	beq.n	800c7c4 <prvTaskExitError+0x2c>
	__asm volatile
 800c7ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7b0:	f383 8811 	msr	BASEPRI, r3
 800c7b4:	f3bf 8f6f 	isb	sy
 800c7b8:	f3bf 8f4f 	dsb	sy
 800c7bc:	60fb      	str	r3, [r7, #12]
}
 800c7be:	bf00      	nop
 800c7c0:	bf00      	nop
 800c7c2:	e7fd      	b.n	800c7c0 <prvTaskExitError+0x28>
	__asm volatile
 800c7c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7c8:	f383 8811 	msr	BASEPRI, r3
 800c7cc:	f3bf 8f6f 	isb	sy
 800c7d0:	f3bf 8f4f 	dsb	sy
 800c7d4:	60bb      	str	r3, [r7, #8]
}
 800c7d6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c7d8:	bf00      	nop
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d0fc      	beq.n	800c7da <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c7e0:	bf00      	nop
 800c7e2:	bf00      	nop
 800c7e4:	3714      	adds	r7, #20
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ec:	4770      	bx	lr
 800c7ee:	bf00      	nop
 800c7f0:	20000024 	.word	0x20000024
	...

0800c800 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c800:	4b07      	ldr	r3, [pc, #28]	@ (800c820 <pxCurrentTCBConst2>)
 800c802:	6819      	ldr	r1, [r3, #0]
 800c804:	6808      	ldr	r0, [r1, #0]
 800c806:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c80a:	f380 8809 	msr	PSP, r0
 800c80e:	f3bf 8f6f 	isb	sy
 800c812:	f04f 0000 	mov.w	r0, #0
 800c816:	f380 8811 	msr	BASEPRI, r0
 800c81a:	4770      	bx	lr
 800c81c:	f3af 8000 	nop.w

0800c820 <pxCurrentTCBConst2>:
 800c820:	2000112c 	.word	0x2000112c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c824:	bf00      	nop
 800c826:	bf00      	nop

0800c828 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c828:	4808      	ldr	r0, [pc, #32]	@ (800c84c <prvPortStartFirstTask+0x24>)
 800c82a:	6800      	ldr	r0, [r0, #0]
 800c82c:	6800      	ldr	r0, [r0, #0]
 800c82e:	f380 8808 	msr	MSP, r0
 800c832:	f04f 0000 	mov.w	r0, #0
 800c836:	f380 8814 	msr	CONTROL, r0
 800c83a:	b662      	cpsie	i
 800c83c:	b661      	cpsie	f
 800c83e:	f3bf 8f4f 	dsb	sy
 800c842:	f3bf 8f6f 	isb	sy
 800c846:	df00      	svc	0
 800c848:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c84a:	bf00      	nop
 800c84c:	e000ed08 	.word	0xe000ed08

0800c850 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c850:	b580      	push	{r7, lr}
 800c852:	b086      	sub	sp, #24
 800c854:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c856:	4b47      	ldr	r3, [pc, #284]	@ (800c974 <xPortStartScheduler+0x124>)
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	4a47      	ldr	r2, [pc, #284]	@ (800c978 <xPortStartScheduler+0x128>)
 800c85c:	4293      	cmp	r3, r2
 800c85e:	d10b      	bne.n	800c878 <xPortStartScheduler+0x28>
	__asm volatile
 800c860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c864:	f383 8811 	msr	BASEPRI, r3
 800c868:	f3bf 8f6f 	isb	sy
 800c86c:	f3bf 8f4f 	dsb	sy
 800c870:	60fb      	str	r3, [r7, #12]
}
 800c872:	bf00      	nop
 800c874:	bf00      	nop
 800c876:	e7fd      	b.n	800c874 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c878:	4b3e      	ldr	r3, [pc, #248]	@ (800c974 <xPortStartScheduler+0x124>)
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	4a3f      	ldr	r2, [pc, #252]	@ (800c97c <xPortStartScheduler+0x12c>)
 800c87e:	4293      	cmp	r3, r2
 800c880:	d10b      	bne.n	800c89a <xPortStartScheduler+0x4a>
	__asm volatile
 800c882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c886:	f383 8811 	msr	BASEPRI, r3
 800c88a:	f3bf 8f6f 	isb	sy
 800c88e:	f3bf 8f4f 	dsb	sy
 800c892:	613b      	str	r3, [r7, #16]
}
 800c894:	bf00      	nop
 800c896:	bf00      	nop
 800c898:	e7fd      	b.n	800c896 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c89a:	4b39      	ldr	r3, [pc, #228]	@ (800c980 <xPortStartScheduler+0x130>)
 800c89c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c89e:	697b      	ldr	r3, [r7, #20]
 800c8a0:	781b      	ldrb	r3, [r3, #0]
 800c8a2:	b2db      	uxtb	r3, r3
 800c8a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c8a6:	697b      	ldr	r3, [r7, #20]
 800c8a8:	22ff      	movs	r2, #255	@ 0xff
 800c8aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c8ac:	697b      	ldr	r3, [r7, #20]
 800c8ae:	781b      	ldrb	r3, [r3, #0]
 800c8b0:	b2db      	uxtb	r3, r3
 800c8b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c8b4:	78fb      	ldrb	r3, [r7, #3]
 800c8b6:	b2db      	uxtb	r3, r3
 800c8b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c8bc:	b2da      	uxtb	r2, r3
 800c8be:	4b31      	ldr	r3, [pc, #196]	@ (800c984 <xPortStartScheduler+0x134>)
 800c8c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c8c2:	4b31      	ldr	r3, [pc, #196]	@ (800c988 <xPortStartScheduler+0x138>)
 800c8c4:	2207      	movs	r2, #7
 800c8c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c8c8:	e009      	b.n	800c8de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c8ca:	4b2f      	ldr	r3, [pc, #188]	@ (800c988 <xPortStartScheduler+0x138>)
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	3b01      	subs	r3, #1
 800c8d0:	4a2d      	ldr	r2, [pc, #180]	@ (800c988 <xPortStartScheduler+0x138>)
 800c8d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c8d4:	78fb      	ldrb	r3, [r7, #3]
 800c8d6:	b2db      	uxtb	r3, r3
 800c8d8:	005b      	lsls	r3, r3, #1
 800c8da:	b2db      	uxtb	r3, r3
 800c8dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c8de:	78fb      	ldrb	r3, [r7, #3]
 800c8e0:	b2db      	uxtb	r3, r3
 800c8e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c8e6:	2b80      	cmp	r3, #128	@ 0x80
 800c8e8:	d0ef      	beq.n	800c8ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c8ea:	4b27      	ldr	r3, [pc, #156]	@ (800c988 <xPortStartScheduler+0x138>)
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	f1c3 0307 	rsb	r3, r3, #7
 800c8f2:	2b04      	cmp	r3, #4
 800c8f4:	d00b      	beq.n	800c90e <xPortStartScheduler+0xbe>
	__asm volatile
 800c8f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8fa:	f383 8811 	msr	BASEPRI, r3
 800c8fe:	f3bf 8f6f 	isb	sy
 800c902:	f3bf 8f4f 	dsb	sy
 800c906:	60bb      	str	r3, [r7, #8]
}
 800c908:	bf00      	nop
 800c90a:	bf00      	nop
 800c90c:	e7fd      	b.n	800c90a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c90e:	4b1e      	ldr	r3, [pc, #120]	@ (800c988 <xPortStartScheduler+0x138>)
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	021b      	lsls	r3, r3, #8
 800c914:	4a1c      	ldr	r2, [pc, #112]	@ (800c988 <xPortStartScheduler+0x138>)
 800c916:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c918:	4b1b      	ldr	r3, [pc, #108]	@ (800c988 <xPortStartScheduler+0x138>)
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c920:	4a19      	ldr	r2, [pc, #100]	@ (800c988 <xPortStartScheduler+0x138>)
 800c922:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	b2da      	uxtb	r2, r3
 800c928:	697b      	ldr	r3, [r7, #20]
 800c92a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c92c:	4b17      	ldr	r3, [pc, #92]	@ (800c98c <xPortStartScheduler+0x13c>)
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	4a16      	ldr	r2, [pc, #88]	@ (800c98c <xPortStartScheduler+0x13c>)
 800c932:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c936:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c938:	4b14      	ldr	r3, [pc, #80]	@ (800c98c <xPortStartScheduler+0x13c>)
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	4a13      	ldr	r2, [pc, #76]	@ (800c98c <xPortStartScheduler+0x13c>)
 800c93e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c942:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c944:	f000 f8da 	bl	800cafc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c948:	4b11      	ldr	r3, [pc, #68]	@ (800c990 <xPortStartScheduler+0x140>)
 800c94a:	2200      	movs	r2, #0
 800c94c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c94e:	f000 f8f9 	bl	800cb44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c952:	4b10      	ldr	r3, [pc, #64]	@ (800c994 <xPortStartScheduler+0x144>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	4a0f      	ldr	r2, [pc, #60]	@ (800c994 <xPortStartScheduler+0x144>)
 800c958:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c95c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c95e:	f7ff ff63 	bl	800c828 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c962:	f7ff f839 	bl	800b9d8 <vTaskSwitchContext>
	prvTaskExitError();
 800c966:	f7ff ff17 	bl	800c798 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c96a:	2300      	movs	r3, #0
}
 800c96c:	4618      	mov	r0, r3
 800c96e:	3718      	adds	r7, #24
 800c970:	46bd      	mov	sp, r7
 800c972:	bd80      	pop	{r7, pc}
 800c974:	e000ed00 	.word	0xe000ed00
 800c978:	410fc271 	.word	0x410fc271
 800c97c:	410fc270 	.word	0x410fc270
 800c980:	e000e400 	.word	0xe000e400
 800c984:	20001758 	.word	0x20001758
 800c988:	2000175c 	.word	0x2000175c
 800c98c:	e000ed20 	.word	0xe000ed20
 800c990:	20000024 	.word	0x20000024
 800c994:	e000ef34 	.word	0xe000ef34

0800c998 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c998:	b480      	push	{r7}
 800c99a:	b083      	sub	sp, #12
 800c99c:	af00      	add	r7, sp, #0
	__asm volatile
 800c99e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9a2:	f383 8811 	msr	BASEPRI, r3
 800c9a6:	f3bf 8f6f 	isb	sy
 800c9aa:	f3bf 8f4f 	dsb	sy
 800c9ae:	607b      	str	r3, [r7, #4]
}
 800c9b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c9b2:	4b10      	ldr	r3, [pc, #64]	@ (800c9f4 <vPortEnterCritical+0x5c>)
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	3301      	adds	r3, #1
 800c9b8:	4a0e      	ldr	r2, [pc, #56]	@ (800c9f4 <vPortEnterCritical+0x5c>)
 800c9ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c9bc:	4b0d      	ldr	r3, [pc, #52]	@ (800c9f4 <vPortEnterCritical+0x5c>)
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	2b01      	cmp	r3, #1
 800c9c2:	d110      	bne.n	800c9e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c9c4:	4b0c      	ldr	r3, [pc, #48]	@ (800c9f8 <vPortEnterCritical+0x60>)
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	b2db      	uxtb	r3, r3
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d00b      	beq.n	800c9e6 <vPortEnterCritical+0x4e>
	__asm volatile
 800c9ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9d2:	f383 8811 	msr	BASEPRI, r3
 800c9d6:	f3bf 8f6f 	isb	sy
 800c9da:	f3bf 8f4f 	dsb	sy
 800c9de:	603b      	str	r3, [r7, #0]
}
 800c9e0:	bf00      	nop
 800c9e2:	bf00      	nop
 800c9e4:	e7fd      	b.n	800c9e2 <vPortEnterCritical+0x4a>
	}
}
 800c9e6:	bf00      	nop
 800c9e8:	370c      	adds	r7, #12
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f0:	4770      	bx	lr
 800c9f2:	bf00      	nop
 800c9f4:	20000024 	.word	0x20000024
 800c9f8:	e000ed04 	.word	0xe000ed04

0800c9fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c9fc:	b480      	push	{r7}
 800c9fe:	b083      	sub	sp, #12
 800ca00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ca02:	4b12      	ldr	r3, [pc, #72]	@ (800ca4c <vPortExitCritical+0x50>)
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d10b      	bne.n	800ca22 <vPortExitCritical+0x26>
	__asm volatile
 800ca0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca0e:	f383 8811 	msr	BASEPRI, r3
 800ca12:	f3bf 8f6f 	isb	sy
 800ca16:	f3bf 8f4f 	dsb	sy
 800ca1a:	607b      	str	r3, [r7, #4]
}
 800ca1c:	bf00      	nop
 800ca1e:	bf00      	nop
 800ca20:	e7fd      	b.n	800ca1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ca22:	4b0a      	ldr	r3, [pc, #40]	@ (800ca4c <vPortExitCritical+0x50>)
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	3b01      	subs	r3, #1
 800ca28:	4a08      	ldr	r2, [pc, #32]	@ (800ca4c <vPortExitCritical+0x50>)
 800ca2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ca2c:	4b07      	ldr	r3, [pc, #28]	@ (800ca4c <vPortExitCritical+0x50>)
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d105      	bne.n	800ca40 <vPortExitCritical+0x44>
 800ca34:	2300      	movs	r3, #0
 800ca36:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ca38:	683b      	ldr	r3, [r7, #0]
 800ca3a:	f383 8811 	msr	BASEPRI, r3
}
 800ca3e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ca40:	bf00      	nop
 800ca42:	370c      	adds	r7, #12
 800ca44:	46bd      	mov	sp, r7
 800ca46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4a:	4770      	bx	lr
 800ca4c:	20000024 	.word	0x20000024

0800ca50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ca50:	f3ef 8009 	mrs	r0, PSP
 800ca54:	f3bf 8f6f 	isb	sy
 800ca58:	4b15      	ldr	r3, [pc, #84]	@ (800cab0 <pxCurrentTCBConst>)
 800ca5a:	681a      	ldr	r2, [r3, #0]
 800ca5c:	f01e 0f10 	tst.w	lr, #16
 800ca60:	bf08      	it	eq
 800ca62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ca66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca6a:	6010      	str	r0, [r2, #0]
 800ca6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ca70:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ca74:	f380 8811 	msr	BASEPRI, r0
 800ca78:	f3bf 8f4f 	dsb	sy
 800ca7c:	f3bf 8f6f 	isb	sy
 800ca80:	f7fe ffaa 	bl	800b9d8 <vTaskSwitchContext>
 800ca84:	f04f 0000 	mov.w	r0, #0
 800ca88:	f380 8811 	msr	BASEPRI, r0
 800ca8c:	bc09      	pop	{r0, r3}
 800ca8e:	6819      	ldr	r1, [r3, #0]
 800ca90:	6808      	ldr	r0, [r1, #0]
 800ca92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca96:	f01e 0f10 	tst.w	lr, #16
 800ca9a:	bf08      	it	eq
 800ca9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800caa0:	f380 8809 	msr	PSP, r0
 800caa4:	f3bf 8f6f 	isb	sy
 800caa8:	4770      	bx	lr
 800caaa:	bf00      	nop
 800caac:	f3af 8000 	nop.w

0800cab0 <pxCurrentTCBConst>:
 800cab0:	2000112c 	.word	0x2000112c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cab4:	bf00      	nop
 800cab6:	bf00      	nop

0800cab8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cab8:	b580      	push	{r7, lr}
 800caba:	b082      	sub	sp, #8
 800cabc:	af00      	add	r7, sp, #0
	__asm volatile
 800cabe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cac2:	f383 8811 	msr	BASEPRI, r3
 800cac6:	f3bf 8f6f 	isb	sy
 800caca:	f3bf 8f4f 	dsb	sy
 800cace:	607b      	str	r3, [r7, #4]
}
 800cad0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cad2:	f7fe fec7 	bl	800b864 <xTaskIncrementTick>
 800cad6:	4603      	mov	r3, r0
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d003      	beq.n	800cae4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cadc:	4b06      	ldr	r3, [pc, #24]	@ (800caf8 <xPortSysTickHandler+0x40>)
 800cade:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cae2:	601a      	str	r2, [r3, #0]
 800cae4:	2300      	movs	r3, #0
 800cae6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	f383 8811 	msr	BASEPRI, r3
}
 800caee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800caf0:	bf00      	nop
 800caf2:	3708      	adds	r7, #8
 800caf4:	46bd      	mov	sp, r7
 800caf6:	bd80      	pop	{r7, pc}
 800caf8:	e000ed04 	.word	0xe000ed04

0800cafc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cafc:	b480      	push	{r7}
 800cafe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cb00:	4b0b      	ldr	r3, [pc, #44]	@ (800cb30 <vPortSetupTimerInterrupt+0x34>)
 800cb02:	2200      	movs	r2, #0
 800cb04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cb06:	4b0b      	ldr	r3, [pc, #44]	@ (800cb34 <vPortSetupTimerInterrupt+0x38>)
 800cb08:	2200      	movs	r2, #0
 800cb0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cb0c:	4b0a      	ldr	r3, [pc, #40]	@ (800cb38 <vPortSetupTimerInterrupt+0x3c>)
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	4a0a      	ldr	r2, [pc, #40]	@ (800cb3c <vPortSetupTimerInterrupt+0x40>)
 800cb12:	fba2 2303 	umull	r2, r3, r2, r3
 800cb16:	099b      	lsrs	r3, r3, #6
 800cb18:	4a09      	ldr	r2, [pc, #36]	@ (800cb40 <vPortSetupTimerInterrupt+0x44>)
 800cb1a:	3b01      	subs	r3, #1
 800cb1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cb1e:	4b04      	ldr	r3, [pc, #16]	@ (800cb30 <vPortSetupTimerInterrupt+0x34>)
 800cb20:	2207      	movs	r2, #7
 800cb22:	601a      	str	r2, [r3, #0]
}
 800cb24:	bf00      	nop
 800cb26:	46bd      	mov	sp, r7
 800cb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb2c:	4770      	bx	lr
 800cb2e:	bf00      	nop
 800cb30:	e000e010 	.word	0xe000e010
 800cb34:	e000e018 	.word	0xe000e018
 800cb38:	20000018 	.word	0x20000018
 800cb3c:	10624dd3 	.word	0x10624dd3
 800cb40:	e000e014 	.word	0xe000e014

0800cb44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cb44:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800cb54 <vPortEnableVFP+0x10>
 800cb48:	6801      	ldr	r1, [r0, #0]
 800cb4a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800cb4e:	6001      	str	r1, [r0, #0]
 800cb50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cb52:	bf00      	nop
 800cb54:	e000ed88 	.word	0xe000ed88

0800cb58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cb58:	b480      	push	{r7}
 800cb5a:	b085      	sub	sp, #20
 800cb5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cb5e:	f3ef 8305 	mrs	r3, IPSR
 800cb62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	2b0f      	cmp	r3, #15
 800cb68:	d915      	bls.n	800cb96 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cb6a:	4a18      	ldr	r2, [pc, #96]	@ (800cbcc <vPortValidateInterruptPriority+0x74>)
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	4413      	add	r3, r2
 800cb70:	781b      	ldrb	r3, [r3, #0]
 800cb72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cb74:	4b16      	ldr	r3, [pc, #88]	@ (800cbd0 <vPortValidateInterruptPriority+0x78>)
 800cb76:	781b      	ldrb	r3, [r3, #0]
 800cb78:	7afa      	ldrb	r2, [r7, #11]
 800cb7a:	429a      	cmp	r2, r3
 800cb7c:	d20b      	bcs.n	800cb96 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800cb7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb82:	f383 8811 	msr	BASEPRI, r3
 800cb86:	f3bf 8f6f 	isb	sy
 800cb8a:	f3bf 8f4f 	dsb	sy
 800cb8e:	607b      	str	r3, [r7, #4]
}
 800cb90:	bf00      	nop
 800cb92:	bf00      	nop
 800cb94:	e7fd      	b.n	800cb92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cb96:	4b0f      	ldr	r3, [pc, #60]	@ (800cbd4 <vPortValidateInterruptPriority+0x7c>)
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800cb9e:	4b0e      	ldr	r3, [pc, #56]	@ (800cbd8 <vPortValidateInterruptPriority+0x80>)
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	429a      	cmp	r2, r3
 800cba4:	d90b      	bls.n	800cbbe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800cba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbaa:	f383 8811 	msr	BASEPRI, r3
 800cbae:	f3bf 8f6f 	isb	sy
 800cbb2:	f3bf 8f4f 	dsb	sy
 800cbb6:	603b      	str	r3, [r7, #0]
}
 800cbb8:	bf00      	nop
 800cbba:	bf00      	nop
 800cbbc:	e7fd      	b.n	800cbba <vPortValidateInterruptPriority+0x62>
	}
 800cbbe:	bf00      	nop
 800cbc0:	3714      	adds	r7, #20
 800cbc2:	46bd      	mov	sp, r7
 800cbc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc8:	4770      	bx	lr
 800cbca:	bf00      	nop
 800cbcc:	e000e3f0 	.word	0xe000e3f0
 800cbd0:	20001758 	.word	0x20001758
 800cbd4:	e000ed0c 	.word	0xe000ed0c
 800cbd8:	2000175c 	.word	0x2000175c

0800cbdc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cbdc:	b580      	push	{r7, lr}
 800cbde:	b08a      	sub	sp, #40	@ 0x28
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cbe8:	f7fe fd80 	bl	800b6ec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cbec:	4b5c      	ldr	r3, [pc, #368]	@ (800cd60 <pvPortMalloc+0x184>)
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d101      	bne.n	800cbf8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cbf4:	f000 f924 	bl	800ce40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cbf8:	4b5a      	ldr	r3, [pc, #360]	@ (800cd64 <pvPortMalloc+0x188>)
 800cbfa:	681a      	ldr	r2, [r3, #0]
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	4013      	ands	r3, r2
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	f040 8095 	bne.w	800cd30 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d01e      	beq.n	800cc4a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800cc0c:	2208      	movs	r2, #8
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	4413      	add	r3, r2
 800cc12:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	f003 0307 	and.w	r3, r3, #7
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d015      	beq.n	800cc4a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	f023 0307 	bic.w	r3, r3, #7
 800cc24:	3308      	adds	r3, #8
 800cc26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	f003 0307 	and.w	r3, r3, #7
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d00b      	beq.n	800cc4a <pvPortMalloc+0x6e>
	__asm volatile
 800cc32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc36:	f383 8811 	msr	BASEPRI, r3
 800cc3a:	f3bf 8f6f 	isb	sy
 800cc3e:	f3bf 8f4f 	dsb	sy
 800cc42:	617b      	str	r3, [r7, #20]
}
 800cc44:	bf00      	nop
 800cc46:	bf00      	nop
 800cc48:	e7fd      	b.n	800cc46 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d06f      	beq.n	800cd30 <pvPortMalloc+0x154>
 800cc50:	4b45      	ldr	r3, [pc, #276]	@ (800cd68 <pvPortMalloc+0x18c>)
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	687a      	ldr	r2, [r7, #4]
 800cc56:	429a      	cmp	r2, r3
 800cc58:	d86a      	bhi.n	800cd30 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cc5a:	4b44      	ldr	r3, [pc, #272]	@ (800cd6c <pvPortMalloc+0x190>)
 800cc5c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cc5e:	4b43      	ldr	r3, [pc, #268]	@ (800cd6c <pvPortMalloc+0x190>)
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cc64:	e004      	b.n	800cc70 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800cc66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc68:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cc6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cc70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc72:	685b      	ldr	r3, [r3, #4]
 800cc74:	687a      	ldr	r2, [r7, #4]
 800cc76:	429a      	cmp	r2, r3
 800cc78:	d903      	bls.n	800cc82 <pvPortMalloc+0xa6>
 800cc7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d1f1      	bne.n	800cc66 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cc82:	4b37      	ldr	r3, [pc, #220]	@ (800cd60 <pvPortMalloc+0x184>)
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cc88:	429a      	cmp	r2, r3
 800cc8a:	d051      	beq.n	800cd30 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cc8c:	6a3b      	ldr	r3, [r7, #32]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	2208      	movs	r2, #8
 800cc92:	4413      	add	r3, r2
 800cc94:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cc96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc98:	681a      	ldr	r2, [r3, #0]
 800cc9a:	6a3b      	ldr	r3, [r7, #32]
 800cc9c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cc9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cca0:	685a      	ldr	r2, [r3, #4]
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	1ad2      	subs	r2, r2, r3
 800cca6:	2308      	movs	r3, #8
 800cca8:	005b      	lsls	r3, r3, #1
 800ccaa:	429a      	cmp	r2, r3
 800ccac:	d920      	bls.n	800ccf0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ccae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	4413      	add	r3, r2
 800ccb4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ccb6:	69bb      	ldr	r3, [r7, #24]
 800ccb8:	f003 0307 	and.w	r3, r3, #7
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d00b      	beq.n	800ccd8 <pvPortMalloc+0xfc>
	__asm volatile
 800ccc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccc4:	f383 8811 	msr	BASEPRI, r3
 800ccc8:	f3bf 8f6f 	isb	sy
 800cccc:	f3bf 8f4f 	dsb	sy
 800ccd0:	613b      	str	r3, [r7, #16]
}
 800ccd2:	bf00      	nop
 800ccd4:	bf00      	nop
 800ccd6:	e7fd      	b.n	800ccd4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ccd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccda:	685a      	ldr	r2, [r3, #4]
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	1ad2      	subs	r2, r2, r3
 800cce0:	69bb      	ldr	r3, [r7, #24]
 800cce2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cce6:	687a      	ldr	r2, [r7, #4]
 800cce8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ccea:	69b8      	ldr	r0, [r7, #24]
 800ccec:	f000 f90a 	bl	800cf04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ccf0:	4b1d      	ldr	r3, [pc, #116]	@ (800cd68 <pvPortMalloc+0x18c>)
 800ccf2:	681a      	ldr	r2, [r3, #0]
 800ccf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccf6:	685b      	ldr	r3, [r3, #4]
 800ccf8:	1ad3      	subs	r3, r2, r3
 800ccfa:	4a1b      	ldr	r2, [pc, #108]	@ (800cd68 <pvPortMalloc+0x18c>)
 800ccfc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ccfe:	4b1a      	ldr	r3, [pc, #104]	@ (800cd68 <pvPortMalloc+0x18c>)
 800cd00:	681a      	ldr	r2, [r3, #0]
 800cd02:	4b1b      	ldr	r3, [pc, #108]	@ (800cd70 <pvPortMalloc+0x194>)
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	429a      	cmp	r2, r3
 800cd08:	d203      	bcs.n	800cd12 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cd0a:	4b17      	ldr	r3, [pc, #92]	@ (800cd68 <pvPortMalloc+0x18c>)
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	4a18      	ldr	r2, [pc, #96]	@ (800cd70 <pvPortMalloc+0x194>)
 800cd10:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cd12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd14:	685a      	ldr	r2, [r3, #4]
 800cd16:	4b13      	ldr	r3, [pc, #76]	@ (800cd64 <pvPortMalloc+0x188>)
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	431a      	orrs	r2, r3
 800cd1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd1e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cd20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd22:	2200      	movs	r2, #0
 800cd24:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800cd26:	4b13      	ldr	r3, [pc, #76]	@ (800cd74 <pvPortMalloc+0x198>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	3301      	adds	r3, #1
 800cd2c:	4a11      	ldr	r2, [pc, #68]	@ (800cd74 <pvPortMalloc+0x198>)
 800cd2e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cd30:	f7fe fcea 	bl	800b708 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cd34:	69fb      	ldr	r3, [r7, #28]
 800cd36:	f003 0307 	and.w	r3, r3, #7
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d00b      	beq.n	800cd56 <pvPortMalloc+0x17a>
	__asm volatile
 800cd3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd42:	f383 8811 	msr	BASEPRI, r3
 800cd46:	f3bf 8f6f 	isb	sy
 800cd4a:	f3bf 8f4f 	dsb	sy
 800cd4e:	60fb      	str	r3, [r7, #12]
}
 800cd50:	bf00      	nop
 800cd52:	bf00      	nop
 800cd54:	e7fd      	b.n	800cd52 <pvPortMalloc+0x176>
	return pvReturn;
 800cd56:	69fb      	ldr	r3, [r7, #28]
}
 800cd58:	4618      	mov	r0, r3
 800cd5a:	3728      	adds	r7, #40	@ 0x28
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	bd80      	pop	{r7, pc}
 800cd60:	20005368 	.word	0x20005368
 800cd64:	2000537c 	.word	0x2000537c
 800cd68:	2000536c 	.word	0x2000536c
 800cd6c:	20005360 	.word	0x20005360
 800cd70:	20005370 	.word	0x20005370
 800cd74:	20005374 	.word	0x20005374

0800cd78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b086      	sub	sp, #24
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d04f      	beq.n	800ce2a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cd8a:	2308      	movs	r3, #8
 800cd8c:	425b      	negs	r3, r3
 800cd8e:	697a      	ldr	r2, [r7, #20]
 800cd90:	4413      	add	r3, r2
 800cd92:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cd94:	697b      	ldr	r3, [r7, #20]
 800cd96:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cd98:	693b      	ldr	r3, [r7, #16]
 800cd9a:	685a      	ldr	r2, [r3, #4]
 800cd9c:	4b25      	ldr	r3, [pc, #148]	@ (800ce34 <vPortFree+0xbc>)
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	4013      	ands	r3, r2
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d10b      	bne.n	800cdbe <vPortFree+0x46>
	__asm volatile
 800cda6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdaa:	f383 8811 	msr	BASEPRI, r3
 800cdae:	f3bf 8f6f 	isb	sy
 800cdb2:	f3bf 8f4f 	dsb	sy
 800cdb6:	60fb      	str	r3, [r7, #12]
}
 800cdb8:	bf00      	nop
 800cdba:	bf00      	nop
 800cdbc:	e7fd      	b.n	800cdba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cdbe:	693b      	ldr	r3, [r7, #16]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d00b      	beq.n	800cdde <vPortFree+0x66>
	__asm volatile
 800cdc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdca:	f383 8811 	msr	BASEPRI, r3
 800cdce:	f3bf 8f6f 	isb	sy
 800cdd2:	f3bf 8f4f 	dsb	sy
 800cdd6:	60bb      	str	r3, [r7, #8]
}
 800cdd8:	bf00      	nop
 800cdda:	bf00      	nop
 800cddc:	e7fd      	b.n	800cdda <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cdde:	693b      	ldr	r3, [r7, #16]
 800cde0:	685a      	ldr	r2, [r3, #4]
 800cde2:	4b14      	ldr	r3, [pc, #80]	@ (800ce34 <vPortFree+0xbc>)
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	4013      	ands	r3, r2
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d01e      	beq.n	800ce2a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cdec:	693b      	ldr	r3, [r7, #16]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d11a      	bne.n	800ce2a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cdf4:	693b      	ldr	r3, [r7, #16]
 800cdf6:	685a      	ldr	r2, [r3, #4]
 800cdf8:	4b0e      	ldr	r3, [pc, #56]	@ (800ce34 <vPortFree+0xbc>)
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	43db      	mvns	r3, r3
 800cdfe:	401a      	ands	r2, r3
 800ce00:	693b      	ldr	r3, [r7, #16]
 800ce02:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ce04:	f7fe fc72 	bl	800b6ec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ce08:	693b      	ldr	r3, [r7, #16]
 800ce0a:	685a      	ldr	r2, [r3, #4]
 800ce0c:	4b0a      	ldr	r3, [pc, #40]	@ (800ce38 <vPortFree+0xc0>)
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	4413      	add	r3, r2
 800ce12:	4a09      	ldr	r2, [pc, #36]	@ (800ce38 <vPortFree+0xc0>)
 800ce14:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ce16:	6938      	ldr	r0, [r7, #16]
 800ce18:	f000 f874 	bl	800cf04 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ce1c:	4b07      	ldr	r3, [pc, #28]	@ (800ce3c <vPortFree+0xc4>)
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	3301      	adds	r3, #1
 800ce22:	4a06      	ldr	r2, [pc, #24]	@ (800ce3c <vPortFree+0xc4>)
 800ce24:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ce26:	f7fe fc6f 	bl	800b708 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ce2a:	bf00      	nop
 800ce2c:	3718      	adds	r7, #24
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	bd80      	pop	{r7, pc}
 800ce32:	bf00      	nop
 800ce34:	2000537c 	.word	0x2000537c
 800ce38:	2000536c 	.word	0x2000536c
 800ce3c:	20005378 	.word	0x20005378

0800ce40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ce40:	b480      	push	{r7}
 800ce42:	b085      	sub	sp, #20
 800ce44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ce46:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ce4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ce4c:	4b27      	ldr	r3, [pc, #156]	@ (800ceec <prvHeapInit+0xac>)
 800ce4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	f003 0307 	and.w	r3, r3, #7
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d00c      	beq.n	800ce74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	3307      	adds	r3, #7
 800ce5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	f023 0307 	bic.w	r3, r3, #7
 800ce66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ce68:	68ba      	ldr	r2, [r7, #8]
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	1ad3      	subs	r3, r2, r3
 800ce6e:	4a1f      	ldr	r2, [pc, #124]	@ (800ceec <prvHeapInit+0xac>)
 800ce70:	4413      	add	r3, r2
 800ce72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ce78:	4a1d      	ldr	r2, [pc, #116]	@ (800cef0 <prvHeapInit+0xb0>)
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ce7e:	4b1c      	ldr	r3, [pc, #112]	@ (800cef0 <prvHeapInit+0xb0>)
 800ce80:	2200      	movs	r2, #0
 800ce82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	68ba      	ldr	r2, [r7, #8]
 800ce88:	4413      	add	r3, r2
 800ce8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ce8c:	2208      	movs	r2, #8
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	1a9b      	subs	r3, r3, r2
 800ce92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	f023 0307 	bic.w	r3, r3, #7
 800ce9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	4a15      	ldr	r2, [pc, #84]	@ (800cef4 <prvHeapInit+0xb4>)
 800cea0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cea2:	4b14      	ldr	r3, [pc, #80]	@ (800cef4 <prvHeapInit+0xb4>)
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	2200      	movs	r2, #0
 800cea8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ceaa:	4b12      	ldr	r3, [pc, #72]	@ (800cef4 <prvHeapInit+0xb4>)
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	2200      	movs	r2, #0
 800ceb0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	68fa      	ldr	r2, [r7, #12]
 800ceba:	1ad2      	subs	r2, r2, r3
 800cebc:	683b      	ldr	r3, [r7, #0]
 800cebe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cec0:	4b0c      	ldr	r3, [pc, #48]	@ (800cef4 <prvHeapInit+0xb4>)
 800cec2:	681a      	ldr	r2, [r3, #0]
 800cec4:	683b      	ldr	r3, [r7, #0]
 800cec6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cec8:	683b      	ldr	r3, [r7, #0]
 800ceca:	685b      	ldr	r3, [r3, #4]
 800cecc:	4a0a      	ldr	r2, [pc, #40]	@ (800cef8 <prvHeapInit+0xb8>)
 800cece:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ced0:	683b      	ldr	r3, [r7, #0]
 800ced2:	685b      	ldr	r3, [r3, #4]
 800ced4:	4a09      	ldr	r2, [pc, #36]	@ (800cefc <prvHeapInit+0xbc>)
 800ced6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ced8:	4b09      	ldr	r3, [pc, #36]	@ (800cf00 <prvHeapInit+0xc0>)
 800ceda:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800cede:	601a      	str	r2, [r3, #0]
}
 800cee0:	bf00      	nop
 800cee2:	3714      	adds	r7, #20
 800cee4:	46bd      	mov	sp, r7
 800cee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceea:	4770      	bx	lr
 800ceec:	20001760 	.word	0x20001760
 800cef0:	20005360 	.word	0x20005360
 800cef4:	20005368 	.word	0x20005368
 800cef8:	20005370 	.word	0x20005370
 800cefc:	2000536c 	.word	0x2000536c
 800cf00:	2000537c 	.word	0x2000537c

0800cf04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cf04:	b480      	push	{r7}
 800cf06:	b085      	sub	sp, #20
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cf0c:	4b28      	ldr	r3, [pc, #160]	@ (800cfb0 <prvInsertBlockIntoFreeList+0xac>)
 800cf0e:	60fb      	str	r3, [r7, #12]
 800cf10:	e002      	b.n	800cf18 <prvInsertBlockIntoFreeList+0x14>
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	60fb      	str	r3, [r7, #12]
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	687a      	ldr	r2, [r7, #4]
 800cf1e:	429a      	cmp	r2, r3
 800cf20:	d8f7      	bhi.n	800cf12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	685b      	ldr	r3, [r3, #4]
 800cf2a:	68ba      	ldr	r2, [r7, #8]
 800cf2c:	4413      	add	r3, r2
 800cf2e:	687a      	ldr	r2, [r7, #4]
 800cf30:	429a      	cmp	r2, r3
 800cf32:	d108      	bne.n	800cf46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	685a      	ldr	r2, [r3, #4]
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	685b      	ldr	r3, [r3, #4]
 800cf3c:	441a      	add	r2, r3
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	685b      	ldr	r3, [r3, #4]
 800cf4e:	68ba      	ldr	r2, [r7, #8]
 800cf50:	441a      	add	r2, r3
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	429a      	cmp	r2, r3
 800cf58:	d118      	bne.n	800cf8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	681a      	ldr	r2, [r3, #0]
 800cf5e:	4b15      	ldr	r3, [pc, #84]	@ (800cfb4 <prvInsertBlockIntoFreeList+0xb0>)
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	429a      	cmp	r2, r3
 800cf64:	d00d      	beq.n	800cf82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	685a      	ldr	r2, [r3, #4]
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	685b      	ldr	r3, [r3, #4]
 800cf70:	441a      	add	r2, r3
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	681a      	ldr	r2, [r3, #0]
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	601a      	str	r2, [r3, #0]
 800cf80:	e008      	b.n	800cf94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cf82:	4b0c      	ldr	r3, [pc, #48]	@ (800cfb4 <prvInsertBlockIntoFreeList+0xb0>)
 800cf84:	681a      	ldr	r2, [r3, #0]
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	601a      	str	r2, [r3, #0]
 800cf8a:	e003      	b.n	800cf94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	681a      	ldr	r2, [r3, #0]
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cf94:	68fa      	ldr	r2, [r7, #12]
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	429a      	cmp	r2, r3
 800cf9a:	d002      	beq.n	800cfa2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	687a      	ldr	r2, [r7, #4]
 800cfa0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cfa2:	bf00      	nop
 800cfa4:	3714      	adds	r7, #20
 800cfa6:	46bd      	mov	sp, r7
 800cfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfac:	4770      	bx	lr
 800cfae:	bf00      	nop
 800cfb0:	20005360 	.word	0x20005360
 800cfb4:	20005368 	.word	0x20005368

0800cfb8 <__cvt>:
 800cfb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cfbc:	ec57 6b10 	vmov	r6, r7, d0
 800cfc0:	2f00      	cmp	r7, #0
 800cfc2:	460c      	mov	r4, r1
 800cfc4:	4619      	mov	r1, r3
 800cfc6:	463b      	mov	r3, r7
 800cfc8:	bfbb      	ittet	lt
 800cfca:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cfce:	461f      	movlt	r7, r3
 800cfd0:	2300      	movge	r3, #0
 800cfd2:	232d      	movlt	r3, #45	@ 0x2d
 800cfd4:	700b      	strb	r3, [r1, #0]
 800cfd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cfd8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cfdc:	4691      	mov	r9, r2
 800cfde:	f023 0820 	bic.w	r8, r3, #32
 800cfe2:	bfbc      	itt	lt
 800cfe4:	4632      	movlt	r2, r6
 800cfe6:	4616      	movlt	r6, r2
 800cfe8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cfec:	d005      	beq.n	800cffa <__cvt+0x42>
 800cfee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cff2:	d100      	bne.n	800cff6 <__cvt+0x3e>
 800cff4:	3401      	adds	r4, #1
 800cff6:	2102      	movs	r1, #2
 800cff8:	e000      	b.n	800cffc <__cvt+0x44>
 800cffa:	2103      	movs	r1, #3
 800cffc:	ab03      	add	r3, sp, #12
 800cffe:	9301      	str	r3, [sp, #4]
 800d000:	ab02      	add	r3, sp, #8
 800d002:	9300      	str	r3, [sp, #0]
 800d004:	ec47 6b10 	vmov	d0, r6, r7
 800d008:	4653      	mov	r3, sl
 800d00a:	4622      	mov	r2, r4
 800d00c:	f000 fe78 	bl	800dd00 <_dtoa_r>
 800d010:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d014:	4605      	mov	r5, r0
 800d016:	d119      	bne.n	800d04c <__cvt+0x94>
 800d018:	f019 0f01 	tst.w	r9, #1
 800d01c:	d00e      	beq.n	800d03c <__cvt+0x84>
 800d01e:	eb00 0904 	add.w	r9, r0, r4
 800d022:	2200      	movs	r2, #0
 800d024:	2300      	movs	r3, #0
 800d026:	4630      	mov	r0, r6
 800d028:	4639      	mov	r1, r7
 800d02a:	f7f3 fd4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800d02e:	b108      	cbz	r0, 800d034 <__cvt+0x7c>
 800d030:	f8cd 900c 	str.w	r9, [sp, #12]
 800d034:	2230      	movs	r2, #48	@ 0x30
 800d036:	9b03      	ldr	r3, [sp, #12]
 800d038:	454b      	cmp	r3, r9
 800d03a:	d31e      	bcc.n	800d07a <__cvt+0xc2>
 800d03c:	9b03      	ldr	r3, [sp, #12]
 800d03e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d040:	1b5b      	subs	r3, r3, r5
 800d042:	4628      	mov	r0, r5
 800d044:	6013      	str	r3, [r2, #0]
 800d046:	b004      	add	sp, #16
 800d048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d04c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d050:	eb00 0904 	add.w	r9, r0, r4
 800d054:	d1e5      	bne.n	800d022 <__cvt+0x6a>
 800d056:	7803      	ldrb	r3, [r0, #0]
 800d058:	2b30      	cmp	r3, #48	@ 0x30
 800d05a:	d10a      	bne.n	800d072 <__cvt+0xba>
 800d05c:	2200      	movs	r2, #0
 800d05e:	2300      	movs	r3, #0
 800d060:	4630      	mov	r0, r6
 800d062:	4639      	mov	r1, r7
 800d064:	f7f3 fd30 	bl	8000ac8 <__aeabi_dcmpeq>
 800d068:	b918      	cbnz	r0, 800d072 <__cvt+0xba>
 800d06a:	f1c4 0401 	rsb	r4, r4, #1
 800d06e:	f8ca 4000 	str.w	r4, [sl]
 800d072:	f8da 3000 	ldr.w	r3, [sl]
 800d076:	4499      	add	r9, r3
 800d078:	e7d3      	b.n	800d022 <__cvt+0x6a>
 800d07a:	1c59      	adds	r1, r3, #1
 800d07c:	9103      	str	r1, [sp, #12]
 800d07e:	701a      	strb	r2, [r3, #0]
 800d080:	e7d9      	b.n	800d036 <__cvt+0x7e>

0800d082 <__exponent>:
 800d082:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d084:	2900      	cmp	r1, #0
 800d086:	bfba      	itte	lt
 800d088:	4249      	neglt	r1, r1
 800d08a:	232d      	movlt	r3, #45	@ 0x2d
 800d08c:	232b      	movge	r3, #43	@ 0x2b
 800d08e:	2909      	cmp	r1, #9
 800d090:	7002      	strb	r2, [r0, #0]
 800d092:	7043      	strb	r3, [r0, #1]
 800d094:	dd29      	ble.n	800d0ea <__exponent+0x68>
 800d096:	f10d 0307 	add.w	r3, sp, #7
 800d09a:	461d      	mov	r5, r3
 800d09c:	270a      	movs	r7, #10
 800d09e:	461a      	mov	r2, r3
 800d0a0:	fbb1 f6f7 	udiv	r6, r1, r7
 800d0a4:	fb07 1416 	mls	r4, r7, r6, r1
 800d0a8:	3430      	adds	r4, #48	@ 0x30
 800d0aa:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d0ae:	460c      	mov	r4, r1
 800d0b0:	2c63      	cmp	r4, #99	@ 0x63
 800d0b2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800d0b6:	4631      	mov	r1, r6
 800d0b8:	dcf1      	bgt.n	800d09e <__exponent+0x1c>
 800d0ba:	3130      	adds	r1, #48	@ 0x30
 800d0bc:	1e94      	subs	r4, r2, #2
 800d0be:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d0c2:	1c41      	adds	r1, r0, #1
 800d0c4:	4623      	mov	r3, r4
 800d0c6:	42ab      	cmp	r3, r5
 800d0c8:	d30a      	bcc.n	800d0e0 <__exponent+0x5e>
 800d0ca:	f10d 0309 	add.w	r3, sp, #9
 800d0ce:	1a9b      	subs	r3, r3, r2
 800d0d0:	42ac      	cmp	r4, r5
 800d0d2:	bf88      	it	hi
 800d0d4:	2300      	movhi	r3, #0
 800d0d6:	3302      	adds	r3, #2
 800d0d8:	4403      	add	r3, r0
 800d0da:	1a18      	subs	r0, r3, r0
 800d0dc:	b003      	add	sp, #12
 800d0de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0e0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d0e4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d0e8:	e7ed      	b.n	800d0c6 <__exponent+0x44>
 800d0ea:	2330      	movs	r3, #48	@ 0x30
 800d0ec:	3130      	adds	r1, #48	@ 0x30
 800d0ee:	7083      	strb	r3, [r0, #2]
 800d0f0:	70c1      	strb	r1, [r0, #3]
 800d0f2:	1d03      	adds	r3, r0, #4
 800d0f4:	e7f1      	b.n	800d0da <__exponent+0x58>
	...

0800d0f8 <_printf_float>:
 800d0f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0fc:	b08d      	sub	sp, #52	@ 0x34
 800d0fe:	460c      	mov	r4, r1
 800d100:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d104:	4616      	mov	r6, r2
 800d106:	461f      	mov	r7, r3
 800d108:	4605      	mov	r5, r0
 800d10a:	f000 fd5d 	bl	800dbc8 <_localeconv_r>
 800d10e:	6803      	ldr	r3, [r0, #0]
 800d110:	9304      	str	r3, [sp, #16]
 800d112:	4618      	mov	r0, r3
 800d114:	f7f3 f8ac 	bl	8000270 <strlen>
 800d118:	2300      	movs	r3, #0
 800d11a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d11c:	f8d8 3000 	ldr.w	r3, [r8]
 800d120:	9005      	str	r0, [sp, #20]
 800d122:	3307      	adds	r3, #7
 800d124:	f023 0307 	bic.w	r3, r3, #7
 800d128:	f103 0208 	add.w	r2, r3, #8
 800d12c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d130:	f8d4 b000 	ldr.w	fp, [r4]
 800d134:	f8c8 2000 	str.w	r2, [r8]
 800d138:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d13c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d140:	9307      	str	r3, [sp, #28]
 800d142:	f8cd 8018 	str.w	r8, [sp, #24]
 800d146:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d14a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d14e:	4b9c      	ldr	r3, [pc, #624]	@ (800d3c0 <_printf_float+0x2c8>)
 800d150:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d154:	f7f3 fcea 	bl	8000b2c <__aeabi_dcmpun>
 800d158:	bb70      	cbnz	r0, 800d1b8 <_printf_float+0xc0>
 800d15a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d15e:	4b98      	ldr	r3, [pc, #608]	@ (800d3c0 <_printf_float+0x2c8>)
 800d160:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d164:	f7f3 fcc4 	bl	8000af0 <__aeabi_dcmple>
 800d168:	bb30      	cbnz	r0, 800d1b8 <_printf_float+0xc0>
 800d16a:	2200      	movs	r2, #0
 800d16c:	2300      	movs	r3, #0
 800d16e:	4640      	mov	r0, r8
 800d170:	4649      	mov	r1, r9
 800d172:	f7f3 fcb3 	bl	8000adc <__aeabi_dcmplt>
 800d176:	b110      	cbz	r0, 800d17e <_printf_float+0x86>
 800d178:	232d      	movs	r3, #45	@ 0x2d
 800d17a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d17e:	4a91      	ldr	r2, [pc, #580]	@ (800d3c4 <_printf_float+0x2cc>)
 800d180:	4b91      	ldr	r3, [pc, #580]	@ (800d3c8 <_printf_float+0x2d0>)
 800d182:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d186:	bf8c      	ite	hi
 800d188:	4690      	movhi	r8, r2
 800d18a:	4698      	movls	r8, r3
 800d18c:	2303      	movs	r3, #3
 800d18e:	6123      	str	r3, [r4, #16]
 800d190:	f02b 0304 	bic.w	r3, fp, #4
 800d194:	6023      	str	r3, [r4, #0]
 800d196:	f04f 0900 	mov.w	r9, #0
 800d19a:	9700      	str	r7, [sp, #0]
 800d19c:	4633      	mov	r3, r6
 800d19e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d1a0:	4621      	mov	r1, r4
 800d1a2:	4628      	mov	r0, r5
 800d1a4:	f000 f9d2 	bl	800d54c <_printf_common>
 800d1a8:	3001      	adds	r0, #1
 800d1aa:	f040 808d 	bne.w	800d2c8 <_printf_float+0x1d0>
 800d1ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d1b2:	b00d      	add	sp, #52	@ 0x34
 800d1b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1b8:	4642      	mov	r2, r8
 800d1ba:	464b      	mov	r3, r9
 800d1bc:	4640      	mov	r0, r8
 800d1be:	4649      	mov	r1, r9
 800d1c0:	f7f3 fcb4 	bl	8000b2c <__aeabi_dcmpun>
 800d1c4:	b140      	cbz	r0, 800d1d8 <_printf_float+0xe0>
 800d1c6:	464b      	mov	r3, r9
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	bfbc      	itt	lt
 800d1cc:	232d      	movlt	r3, #45	@ 0x2d
 800d1ce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d1d2:	4a7e      	ldr	r2, [pc, #504]	@ (800d3cc <_printf_float+0x2d4>)
 800d1d4:	4b7e      	ldr	r3, [pc, #504]	@ (800d3d0 <_printf_float+0x2d8>)
 800d1d6:	e7d4      	b.n	800d182 <_printf_float+0x8a>
 800d1d8:	6863      	ldr	r3, [r4, #4]
 800d1da:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d1de:	9206      	str	r2, [sp, #24]
 800d1e0:	1c5a      	adds	r2, r3, #1
 800d1e2:	d13b      	bne.n	800d25c <_printf_float+0x164>
 800d1e4:	2306      	movs	r3, #6
 800d1e6:	6063      	str	r3, [r4, #4]
 800d1e8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	6022      	str	r2, [r4, #0]
 800d1f0:	9303      	str	r3, [sp, #12]
 800d1f2:	ab0a      	add	r3, sp, #40	@ 0x28
 800d1f4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d1f8:	ab09      	add	r3, sp, #36	@ 0x24
 800d1fa:	9300      	str	r3, [sp, #0]
 800d1fc:	6861      	ldr	r1, [r4, #4]
 800d1fe:	ec49 8b10 	vmov	d0, r8, r9
 800d202:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d206:	4628      	mov	r0, r5
 800d208:	f7ff fed6 	bl	800cfb8 <__cvt>
 800d20c:	9b06      	ldr	r3, [sp, #24]
 800d20e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d210:	2b47      	cmp	r3, #71	@ 0x47
 800d212:	4680      	mov	r8, r0
 800d214:	d129      	bne.n	800d26a <_printf_float+0x172>
 800d216:	1cc8      	adds	r0, r1, #3
 800d218:	db02      	blt.n	800d220 <_printf_float+0x128>
 800d21a:	6863      	ldr	r3, [r4, #4]
 800d21c:	4299      	cmp	r1, r3
 800d21e:	dd41      	ble.n	800d2a4 <_printf_float+0x1ac>
 800d220:	f1aa 0a02 	sub.w	sl, sl, #2
 800d224:	fa5f fa8a 	uxtb.w	sl, sl
 800d228:	3901      	subs	r1, #1
 800d22a:	4652      	mov	r2, sl
 800d22c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d230:	9109      	str	r1, [sp, #36]	@ 0x24
 800d232:	f7ff ff26 	bl	800d082 <__exponent>
 800d236:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d238:	1813      	adds	r3, r2, r0
 800d23a:	2a01      	cmp	r2, #1
 800d23c:	4681      	mov	r9, r0
 800d23e:	6123      	str	r3, [r4, #16]
 800d240:	dc02      	bgt.n	800d248 <_printf_float+0x150>
 800d242:	6822      	ldr	r2, [r4, #0]
 800d244:	07d2      	lsls	r2, r2, #31
 800d246:	d501      	bpl.n	800d24c <_printf_float+0x154>
 800d248:	3301      	adds	r3, #1
 800d24a:	6123      	str	r3, [r4, #16]
 800d24c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d250:	2b00      	cmp	r3, #0
 800d252:	d0a2      	beq.n	800d19a <_printf_float+0xa2>
 800d254:	232d      	movs	r3, #45	@ 0x2d
 800d256:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d25a:	e79e      	b.n	800d19a <_printf_float+0xa2>
 800d25c:	9a06      	ldr	r2, [sp, #24]
 800d25e:	2a47      	cmp	r2, #71	@ 0x47
 800d260:	d1c2      	bne.n	800d1e8 <_printf_float+0xf0>
 800d262:	2b00      	cmp	r3, #0
 800d264:	d1c0      	bne.n	800d1e8 <_printf_float+0xf0>
 800d266:	2301      	movs	r3, #1
 800d268:	e7bd      	b.n	800d1e6 <_printf_float+0xee>
 800d26a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d26e:	d9db      	bls.n	800d228 <_printf_float+0x130>
 800d270:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d274:	d118      	bne.n	800d2a8 <_printf_float+0x1b0>
 800d276:	2900      	cmp	r1, #0
 800d278:	6863      	ldr	r3, [r4, #4]
 800d27a:	dd0b      	ble.n	800d294 <_printf_float+0x19c>
 800d27c:	6121      	str	r1, [r4, #16]
 800d27e:	b913      	cbnz	r3, 800d286 <_printf_float+0x18e>
 800d280:	6822      	ldr	r2, [r4, #0]
 800d282:	07d0      	lsls	r0, r2, #31
 800d284:	d502      	bpl.n	800d28c <_printf_float+0x194>
 800d286:	3301      	adds	r3, #1
 800d288:	440b      	add	r3, r1
 800d28a:	6123      	str	r3, [r4, #16]
 800d28c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d28e:	f04f 0900 	mov.w	r9, #0
 800d292:	e7db      	b.n	800d24c <_printf_float+0x154>
 800d294:	b913      	cbnz	r3, 800d29c <_printf_float+0x1a4>
 800d296:	6822      	ldr	r2, [r4, #0]
 800d298:	07d2      	lsls	r2, r2, #31
 800d29a:	d501      	bpl.n	800d2a0 <_printf_float+0x1a8>
 800d29c:	3302      	adds	r3, #2
 800d29e:	e7f4      	b.n	800d28a <_printf_float+0x192>
 800d2a0:	2301      	movs	r3, #1
 800d2a2:	e7f2      	b.n	800d28a <_printf_float+0x192>
 800d2a4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d2a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d2aa:	4299      	cmp	r1, r3
 800d2ac:	db05      	blt.n	800d2ba <_printf_float+0x1c2>
 800d2ae:	6823      	ldr	r3, [r4, #0]
 800d2b0:	6121      	str	r1, [r4, #16]
 800d2b2:	07d8      	lsls	r0, r3, #31
 800d2b4:	d5ea      	bpl.n	800d28c <_printf_float+0x194>
 800d2b6:	1c4b      	adds	r3, r1, #1
 800d2b8:	e7e7      	b.n	800d28a <_printf_float+0x192>
 800d2ba:	2900      	cmp	r1, #0
 800d2bc:	bfd4      	ite	le
 800d2be:	f1c1 0202 	rsble	r2, r1, #2
 800d2c2:	2201      	movgt	r2, #1
 800d2c4:	4413      	add	r3, r2
 800d2c6:	e7e0      	b.n	800d28a <_printf_float+0x192>
 800d2c8:	6823      	ldr	r3, [r4, #0]
 800d2ca:	055a      	lsls	r2, r3, #21
 800d2cc:	d407      	bmi.n	800d2de <_printf_float+0x1e6>
 800d2ce:	6923      	ldr	r3, [r4, #16]
 800d2d0:	4642      	mov	r2, r8
 800d2d2:	4631      	mov	r1, r6
 800d2d4:	4628      	mov	r0, r5
 800d2d6:	47b8      	blx	r7
 800d2d8:	3001      	adds	r0, #1
 800d2da:	d12b      	bne.n	800d334 <_printf_float+0x23c>
 800d2dc:	e767      	b.n	800d1ae <_printf_float+0xb6>
 800d2de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d2e2:	f240 80dd 	bls.w	800d4a0 <_printf_float+0x3a8>
 800d2e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d2ea:	2200      	movs	r2, #0
 800d2ec:	2300      	movs	r3, #0
 800d2ee:	f7f3 fbeb 	bl	8000ac8 <__aeabi_dcmpeq>
 800d2f2:	2800      	cmp	r0, #0
 800d2f4:	d033      	beq.n	800d35e <_printf_float+0x266>
 800d2f6:	4a37      	ldr	r2, [pc, #220]	@ (800d3d4 <_printf_float+0x2dc>)
 800d2f8:	2301      	movs	r3, #1
 800d2fa:	4631      	mov	r1, r6
 800d2fc:	4628      	mov	r0, r5
 800d2fe:	47b8      	blx	r7
 800d300:	3001      	adds	r0, #1
 800d302:	f43f af54 	beq.w	800d1ae <_printf_float+0xb6>
 800d306:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d30a:	4543      	cmp	r3, r8
 800d30c:	db02      	blt.n	800d314 <_printf_float+0x21c>
 800d30e:	6823      	ldr	r3, [r4, #0]
 800d310:	07d8      	lsls	r0, r3, #31
 800d312:	d50f      	bpl.n	800d334 <_printf_float+0x23c>
 800d314:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d318:	4631      	mov	r1, r6
 800d31a:	4628      	mov	r0, r5
 800d31c:	47b8      	blx	r7
 800d31e:	3001      	adds	r0, #1
 800d320:	f43f af45 	beq.w	800d1ae <_printf_float+0xb6>
 800d324:	f04f 0900 	mov.w	r9, #0
 800d328:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800d32c:	f104 0a1a 	add.w	sl, r4, #26
 800d330:	45c8      	cmp	r8, r9
 800d332:	dc09      	bgt.n	800d348 <_printf_float+0x250>
 800d334:	6823      	ldr	r3, [r4, #0]
 800d336:	079b      	lsls	r3, r3, #30
 800d338:	f100 8103 	bmi.w	800d542 <_printf_float+0x44a>
 800d33c:	68e0      	ldr	r0, [r4, #12]
 800d33e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d340:	4298      	cmp	r0, r3
 800d342:	bfb8      	it	lt
 800d344:	4618      	movlt	r0, r3
 800d346:	e734      	b.n	800d1b2 <_printf_float+0xba>
 800d348:	2301      	movs	r3, #1
 800d34a:	4652      	mov	r2, sl
 800d34c:	4631      	mov	r1, r6
 800d34e:	4628      	mov	r0, r5
 800d350:	47b8      	blx	r7
 800d352:	3001      	adds	r0, #1
 800d354:	f43f af2b 	beq.w	800d1ae <_printf_float+0xb6>
 800d358:	f109 0901 	add.w	r9, r9, #1
 800d35c:	e7e8      	b.n	800d330 <_printf_float+0x238>
 800d35e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d360:	2b00      	cmp	r3, #0
 800d362:	dc39      	bgt.n	800d3d8 <_printf_float+0x2e0>
 800d364:	4a1b      	ldr	r2, [pc, #108]	@ (800d3d4 <_printf_float+0x2dc>)
 800d366:	2301      	movs	r3, #1
 800d368:	4631      	mov	r1, r6
 800d36a:	4628      	mov	r0, r5
 800d36c:	47b8      	blx	r7
 800d36e:	3001      	adds	r0, #1
 800d370:	f43f af1d 	beq.w	800d1ae <_printf_float+0xb6>
 800d374:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d378:	ea59 0303 	orrs.w	r3, r9, r3
 800d37c:	d102      	bne.n	800d384 <_printf_float+0x28c>
 800d37e:	6823      	ldr	r3, [r4, #0]
 800d380:	07d9      	lsls	r1, r3, #31
 800d382:	d5d7      	bpl.n	800d334 <_printf_float+0x23c>
 800d384:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d388:	4631      	mov	r1, r6
 800d38a:	4628      	mov	r0, r5
 800d38c:	47b8      	blx	r7
 800d38e:	3001      	adds	r0, #1
 800d390:	f43f af0d 	beq.w	800d1ae <_printf_float+0xb6>
 800d394:	f04f 0a00 	mov.w	sl, #0
 800d398:	f104 0b1a 	add.w	fp, r4, #26
 800d39c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d39e:	425b      	negs	r3, r3
 800d3a0:	4553      	cmp	r3, sl
 800d3a2:	dc01      	bgt.n	800d3a8 <_printf_float+0x2b0>
 800d3a4:	464b      	mov	r3, r9
 800d3a6:	e793      	b.n	800d2d0 <_printf_float+0x1d8>
 800d3a8:	2301      	movs	r3, #1
 800d3aa:	465a      	mov	r2, fp
 800d3ac:	4631      	mov	r1, r6
 800d3ae:	4628      	mov	r0, r5
 800d3b0:	47b8      	blx	r7
 800d3b2:	3001      	adds	r0, #1
 800d3b4:	f43f aefb 	beq.w	800d1ae <_printf_float+0xb6>
 800d3b8:	f10a 0a01 	add.w	sl, sl, #1
 800d3bc:	e7ee      	b.n	800d39c <_printf_float+0x2a4>
 800d3be:	bf00      	nop
 800d3c0:	7fefffff 	.word	0x7fefffff
 800d3c4:	08011554 	.word	0x08011554
 800d3c8:	08011550 	.word	0x08011550
 800d3cc:	0801155c 	.word	0x0801155c
 800d3d0:	08011558 	.word	0x08011558
 800d3d4:	08011560 	.word	0x08011560
 800d3d8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d3da:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d3de:	4553      	cmp	r3, sl
 800d3e0:	bfa8      	it	ge
 800d3e2:	4653      	movge	r3, sl
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	4699      	mov	r9, r3
 800d3e8:	dc36      	bgt.n	800d458 <_printf_float+0x360>
 800d3ea:	f04f 0b00 	mov.w	fp, #0
 800d3ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d3f2:	f104 021a 	add.w	r2, r4, #26
 800d3f6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d3f8:	9306      	str	r3, [sp, #24]
 800d3fa:	eba3 0309 	sub.w	r3, r3, r9
 800d3fe:	455b      	cmp	r3, fp
 800d400:	dc31      	bgt.n	800d466 <_printf_float+0x36e>
 800d402:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d404:	459a      	cmp	sl, r3
 800d406:	dc3a      	bgt.n	800d47e <_printf_float+0x386>
 800d408:	6823      	ldr	r3, [r4, #0]
 800d40a:	07da      	lsls	r2, r3, #31
 800d40c:	d437      	bmi.n	800d47e <_printf_float+0x386>
 800d40e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d410:	ebaa 0903 	sub.w	r9, sl, r3
 800d414:	9b06      	ldr	r3, [sp, #24]
 800d416:	ebaa 0303 	sub.w	r3, sl, r3
 800d41a:	4599      	cmp	r9, r3
 800d41c:	bfa8      	it	ge
 800d41e:	4699      	movge	r9, r3
 800d420:	f1b9 0f00 	cmp.w	r9, #0
 800d424:	dc33      	bgt.n	800d48e <_printf_float+0x396>
 800d426:	f04f 0800 	mov.w	r8, #0
 800d42a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d42e:	f104 0b1a 	add.w	fp, r4, #26
 800d432:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d434:	ebaa 0303 	sub.w	r3, sl, r3
 800d438:	eba3 0309 	sub.w	r3, r3, r9
 800d43c:	4543      	cmp	r3, r8
 800d43e:	f77f af79 	ble.w	800d334 <_printf_float+0x23c>
 800d442:	2301      	movs	r3, #1
 800d444:	465a      	mov	r2, fp
 800d446:	4631      	mov	r1, r6
 800d448:	4628      	mov	r0, r5
 800d44a:	47b8      	blx	r7
 800d44c:	3001      	adds	r0, #1
 800d44e:	f43f aeae 	beq.w	800d1ae <_printf_float+0xb6>
 800d452:	f108 0801 	add.w	r8, r8, #1
 800d456:	e7ec      	b.n	800d432 <_printf_float+0x33a>
 800d458:	4642      	mov	r2, r8
 800d45a:	4631      	mov	r1, r6
 800d45c:	4628      	mov	r0, r5
 800d45e:	47b8      	blx	r7
 800d460:	3001      	adds	r0, #1
 800d462:	d1c2      	bne.n	800d3ea <_printf_float+0x2f2>
 800d464:	e6a3      	b.n	800d1ae <_printf_float+0xb6>
 800d466:	2301      	movs	r3, #1
 800d468:	4631      	mov	r1, r6
 800d46a:	4628      	mov	r0, r5
 800d46c:	9206      	str	r2, [sp, #24]
 800d46e:	47b8      	blx	r7
 800d470:	3001      	adds	r0, #1
 800d472:	f43f ae9c 	beq.w	800d1ae <_printf_float+0xb6>
 800d476:	9a06      	ldr	r2, [sp, #24]
 800d478:	f10b 0b01 	add.w	fp, fp, #1
 800d47c:	e7bb      	b.n	800d3f6 <_printf_float+0x2fe>
 800d47e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d482:	4631      	mov	r1, r6
 800d484:	4628      	mov	r0, r5
 800d486:	47b8      	blx	r7
 800d488:	3001      	adds	r0, #1
 800d48a:	d1c0      	bne.n	800d40e <_printf_float+0x316>
 800d48c:	e68f      	b.n	800d1ae <_printf_float+0xb6>
 800d48e:	9a06      	ldr	r2, [sp, #24]
 800d490:	464b      	mov	r3, r9
 800d492:	4442      	add	r2, r8
 800d494:	4631      	mov	r1, r6
 800d496:	4628      	mov	r0, r5
 800d498:	47b8      	blx	r7
 800d49a:	3001      	adds	r0, #1
 800d49c:	d1c3      	bne.n	800d426 <_printf_float+0x32e>
 800d49e:	e686      	b.n	800d1ae <_printf_float+0xb6>
 800d4a0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d4a4:	f1ba 0f01 	cmp.w	sl, #1
 800d4a8:	dc01      	bgt.n	800d4ae <_printf_float+0x3b6>
 800d4aa:	07db      	lsls	r3, r3, #31
 800d4ac:	d536      	bpl.n	800d51c <_printf_float+0x424>
 800d4ae:	2301      	movs	r3, #1
 800d4b0:	4642      	mov	r2, r8
 800d4b2:	4631      	mov	r1, r6
 800d4b4:	4628      	mov	r0, r5
 800d4b6:	47b8      	blx	r7
 800d4b8:	3001      	adds	r0, #1
 800d4ba:	f43f ae78 	beq.w	800d1ae <_printf_float+0xb6>
 800d4be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4c2:	4631      	mov	r1, r6
 800d4c4:	4628      	mov	r0, r5
 800d4c6:	47b8      	blx	r7
 800d4c8:	3001      	adds	r0, #1
 800d4ca:	f43f ae70 	beq.w	800d1ae <_printf_float+0xb6>
 800d4ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d4d2:	2200      	movs	r2, #0
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800d4da:	f7f3 faf5 	bl	8000ac8 <__aeabi_dcmpeq>
 800d4de:	b9c0      	cbnz	r0, 800d512 <_printf_float+0x41a>
 800d4e0:	4653      	mov	r3, sl
 800d4e2:	f108 0201 	add.w	r2, r8, #1
 800d4e6:	4631      	mov	r1, r6
 800d4e8:	4628      	mov	r0, r5
 800d4ea:	47b8      	blx	r7
 800d4ec:	3001      	adds	r0, #1
 800d4ee:	d10c      	bne.n	800d50a <_printf_float+0x412>
 800d4f0:	e65d      	b.n	800d1ae <_printf_float+0xb6>
 800d4f2:	2301      	movs	r3, #1
 800d4f4:	465a      	mov	r2, fp
 800d4f6:	4631      	mov	r1, r6
 800d4f8:	4628      	mov	r0, r5
 800d4fa:	47b8      	blx	r7
 800d4fc:	3001      	adds	r0, #1
 800d4fe:	f43f ae56 	beq.w	800d1ae <_printf_float+0xb6>
 800d502:	f108 0801 	add.w	r8, r8, #1
 800d506:	45d0      	cmp	r8, sl
 800d508:	dbf3      	blt.n	800d4f2 <_printf_float+0x3fa>
 800d50a:	464b      	mov	r3, r9
 800d50c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d510:	e6df      	b.n	800d2d2 <_printf_float+0x1da>
 800d512:	f04f 0800 	mov.w	r8, #0
 800d516:	f104 0b1a 	add.w	fp, r4, #26
 800d51a:	e7f4      	b.n	800d506 <_printf_float+0x40e>
 800d51c:	2301      	movs	r3, #1
 800d51e:	4642      	mov	r2, r8
 800d520:	e7e1      	b.n	800d4e6 <_printf_float+0x3ee>
 800d522:	2301      	movs	r3, #1
 800d524:	464a      	mov	r2, r9
 800d526:	4631      	mov	r1, r6
 800d528:	4628      	mov	r0, r5
 800d52a:	47b8      	blx	r7
 800d52c:	3001      	adds	r0, #1
 800d52e:	f43f ae3e 	beq.w	800d1ae <_printf_float+0xb6>
 800d532:	f108 0801 	add.w	r8, r8, #1
 800d536:	68e3      	ldr	r3, [r4, #12]
 800d538:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d53a:	1a5b      	subs	r3, r3, r1
 800d53c:	4543      	cmp	r3, r8
 800d53e:	dcf0      	bgt.n	800d522 <_printf_float+0x42a>
 800d540:	e6fc      	b.n	800d33c <_printf_float+0x244>
 800d542:	f04f 0800 	mov.w	r8, #0
 800d546:	f104 0919 	add.w	r9, r4, #25
 800d54a:	e7f4      	b.n	800d536 <_printf_float+0x43e>

0800d54c <_printf_common>:
 800d54c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d550:	4616      	mov	r6, r2
 800d552:	4698      	mov	r8, r3
 800d554:	688a      	ldr	r2, [r1, #8]
 800d556:	690b      	ldr	r3, [r1, #16]
 800d558:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d55c:	4293      	cmp	r3, r2
 800d55e:	bfb8      	it	lt
 800d560:	4613      	movlt	r3, r2
 800d562:	6033      	str	r3, [r6, #0]
 800d564:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d568:	4607      	mov	r7, r0
 800d56a:	460c      	mov	r4, r1
 800d56c:	b10a      	cbz	r2, 800d572 <_printf_common+0x26>
 800d56e:	3301      	adds	r3, #1
 800d570:	6033      	str	r3, [r6, #0]
 800d572:	6823      	ldr	r3, [r4, #0]
 800d574:	0699      	lsls	r1, r3, #26
 800d576:	bf42      	ittt	mi
 800d578:	6833      	ldrmi	r3, [r6, #0]
 800d57a:	3302      	addmi	r3, #2
 800d57c:	6033      	strmi	r3, [r6, #0]
 800d57e:	6825      	ldr	r5, [r4, #0]
 800d580:	f015 0506 	ands.w	r5, r5, #6
 800d584:	d106      	bne.n	800d594 <_printf_common+0x48>
 800d586:	f104 0a19 	add.w	sl, r4, #25
 800d58a:	68e3      	ldr	r3, [r4, #12]
 800d58c:	6832      	ldr	r2, [r6, #0]
 800d58e:	1a9b      	subs	r3, r3, r2
 800d590:	42ab      	cmp	r3, r5
 800d592:	dc26      	bgt.n	800d5e2 <_printf_common+0x96>
 800d594:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d598:	6822      	ldr	r2, [r4, #0]
 800d59a:	3b00      	subs	r3, #0
 800d59c:	bf18      	it	ne
 800d59e:	2301      	movne	r3, #1
 800d5a0:	0692      	lsls	r2, r2, #26
 800d5a2:	d42b      	bmi.n	800d5fc <_printf_common+0xb0>
 800d5a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d5a8:	4641      	mov	r1, r8
 800d5aa:	4638      	mov	r0, r7
 800d5ac:	47c8      	blx	r9
 800d5ae:	3001      	adds	r0, #1
 800d5b0:	d01e      	beq.n	800d5f0 <_printf_common+0xa4>
 800d5b2:	6823      	ldr	r3, [r4, #0]
 800d5b4:	6922      	ldr	r2, [r4, #16]
 800d5b6:	f003 0306 	and.w	r3, r3, #6
 800d5ba:	2b04      	cmp	r3, #4
 800d5bc:	bf02      	ittt	eq
 800d5be:	68e5      	ldreq	r5, [r4, #12]
 800d5c0:	6833      	ldreq	r3, [r6, #0]
 800d5c2:	1aed      	subeq	r5, r5, r3
 800d5c4:	68a3      	ldr	r3, [r4, #8]
 800d5c6:	bf0c      	ite	eq
 800d5c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d5cc:	2500      	movne	r5, #0
 800d5ce:	4293      	cmp	r3, r2
 800d5d0:	bfc4      	itt	gt
 800d5d2:	1a9b      	subgt	r3, r3, r2
 800d5d4:	18ed      	addgt	r5, r5, r3
 800d5d6:	2600      	movs	r6, #0
 800d5d8:	341a      	adds	r4, #26
 800d5da:	42b5      	cmp	r5, r6
 800d5dc:	d11a      	bne.n	800d614 <_printf_common+0xc8>
 800d5de:	2000      	movs	r0, #0
 800d5e0:	e008      	b.n	800d5f4 <_printf_common+0xa8>
 800d5e2:	2301      	movs	r3, #1
 800d5e4:	4652      	mov	r2, sl
 800d5e6:	4641      	mov	r1, r8
 800d5e8:	4638      	mov	r0, r7
 800d5ea:	47c8      	blx	r9
 800d5ec:	3001      	adds	r0, #1
 800d5ee:	d103      	bne.n	800d5f8 <_printf_common+0xac>
 800d5f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d5f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5f8:	3501      	adds	r5, #1
 800d5fa:	e7c6      	b.n	800d58a <_printf_common+0x3e>
 800d5fc:	18e1      	adds	r1, r4, r3
 800d5fe:	1c5a      	adds	r2, r3, #1
 800d600:	2030      	movs	r0, #48	@ 0x30
 800d602:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d606:	4422      	add	r2, r4
 800d608:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d60c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d610:	3302      	adds	r3, #2
 800d612:	e7c7      	b.n	800d5a4 <_printf_common+0x58>
 800d614:	2301      	movs	r3, #1
 800d616:	4622      	mov	r2, r4
 800d618:	4641      	mov	r1, r8
 800d61a:	4638      	mov	r0, r7
 800d61c:	47c8      	blx	r9
 800d61e:	3001      	adds	r0, #1
 800d620:	d0e6      	beq.n	800d5f0 <_printf_common+0xa4>
 800d622:	3601      	adds	r6, #1
 800d624:	e7d9      	b.n	800d5da <_printf_common+0x8e>
	...

0800d628 <_printf_i>:
 800d628:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d62c:	7e0f      	ldrb	r7, [r1, #24]
 800d62e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d630:	2f78      	cmp	r7, #120	@ 0x78
 800d632:	4691      	mov	r9, r2
 800d634:	4680      	mov	r8, r0
 800d636:	460c      	mov	r4, r1
 800d638:	469a      	mov	sl, r3
 800d63a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d63e:	d807      	bhi.n	800d650 <_printf_i+0x28>
 800d640:	2f62      	cmp	r7, #98	@ 0x62
 800d642:	d80a      	bhi.n	800d65a <_printf_i+0x32>
 800d644:	2f00      	cmp	r7, #0
 800d646:	f000 80d1 	beq.w	800d7ec <_printf_i+0x1c4>
 800d64a:	2f58      	cmp	r7, #88	@ 0x58
 800d64c:	f000 80b8 	beq.w	800d7c0 <_printf_i+0x198>
 800d650:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d654:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d658:	e03a      	b.n	800d6d0 <_printf_i+0xa8>
 800d65a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d65e:	2b15      	cmp	r3, #21
 800d660:	d8f6      	bhi.n	800d650 <_printf_i+0x28>
 800d662:	a101      	add	r1, pc, #4	@ (adr r1, 800d668 <_printf_i+0x40>)
 800d664:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d668:	0800d6c1 	.word	0x0800d6c1
 800d66c:	0800d6d5 	.word	0x0800d6d5
 800d670:	0800d651 	.word	0x0800d651
 800d674:	0800d651 	.word	0x0800d651
 800d678:	0800d651 	.word	0x0800d651
 800d67c:	0800d651 	.word	0x0800d651
 800d680:	0800d6d5 	.word	0x0800d6d5
 800d684:	0800d651 	.word	0x0800d651
 800d688:	0800d651 	.word	0x0800d651
 800d68c:	0800d651 	.word	0x0800d651
 800d690:	0800d651 	.word	0x0800d651
 800d694:	0800d7d3 	.word	0x0800d7d3
 800d698:	0800d6ff 	.word	0x0800d6ff
 800d69c:	0800d78d 	.word	0x0800d78d
 800d6a0:	0800d651 	.word	0x0800d651
 800d6a4:	0800d651 	.word	0x0800d651
 800d6a8:	0800d7f5 	.word	0x0800d7f5
 800d6ac:	0800d651 	.word	0x0800d651
 800d6b0:	0800d6ff 	.word	0x0800d6ff
 800d6b4:	0800d651 	.word	0x0800d651
 800d6b8:	0800d651 	.word	0x0800d651
 800d6bc:	0800d795 	.word	0x0800d795
 800d6c0:	6833      	ldr	r3, [r6, #0]
 800d6c2:	1d1a      	adds	r2, r3, #4
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	6032      	str	r2, [r6, #0]
 800d6c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d6cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d6d0:	2301      	movs	r3, #1
 800d6d2:	e09c      	b.n	800d80e <_printf_i+0x1e6>
 800d6d4:	6833      	ldr	r3, [r6, #0]
 800d6d6:	6820      	ldr	r0, [r4, #0]
 800d6d8:	1d19      	adds	r1, r3, #4
 800d6da:	6031      	str	r1, [r6, #0]
 800d6dc:	0606      	lsls	r6, r0, #24
 800d6de:	d501      	bpl.n	800d6e4 <_printf_i+0xbc>
 800d6e0:	681d      	ldr	r5, [r3, #0]
 800d6e2:	e003      	b.n	800d6ec <_printf_i+0xc4>
 800d6e4:	0645      	lsls	r5, r0, #25
 800d6e6:	d5fb      	bpl.n	800d6e0 <_printf_i+0xb8>
 800d6e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d6ec:	2d00      	cmp	r5, #0
 800d6ee:	da03      	bge.n	800d6f8 <_printf_i+0xd0>
 800d6f0:	232d      	movs	r3, #45	@ 0x2d
 800d6f2:	426d      	negs	r5, r5
 800d6f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d6f8:	4858      	ldr	r0, [pc, #352]	@ (800d85c <_printf_i+0x234>)
 800d6fa:	230a      	movs	r3, #10
 800d6fc:	e011      	b.n	800d722 <_printf_i+0xfa>
 800d6fe:	6821      	ldr	r1, [r4, #0]
 800d700:	6833      	ldr	r3, [r6, #0]
 800d702:	0608      	lsls	r0, r1, #24
 800d704:	f853 5b04 	ldr.w	r5, [r3], #4
 800d708:	d402      	bmi.n	800d710 <_printf_i+0xe8>
 800d70a:	0649      	lsls	r1, r1, #25
 800d70c:	bf48      	it	mi
 800d70e:	b2ad      	uxthmi	r5, r5
 800d710:	2f6f      	cmp	r7, #111	@ 0x6f
 800d712:	4852      	ldr	r0, [pc, #328]	@ (800d85c <_printf_i+0x234>)
 800d714:	6033      	str	r3, [r6, #0]
 800d716:	bf14      	ite	ne
 800d718:	230a      	movne	r3, #10
 800d71a:	2308      	moveq	r3, #8
 800d71c:	2100      	movs	r1, #0
 800d71e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d722:	6866      	ldr	r6, [r4, #4]
 800d724:	60a6      	str	r6, [r4, #8]
 800d726:	2e00      	cmp	r6, #0
 800d728:	db05      	blt.n	800d736 <_printf_i+0x10e>
 800d72a:	6821      	ldr	r1, [r4, #0]
 800d72c:	432e      	orrs	r6, r5
 800d72e:	f021 0104 	bic.w	r1, r1, #4
 800d732:	6021      	str	r1, [r4, #0]
 800d734:	d04b      	beq.n	800d7ce <_printf_i+0x1a6>
 800d736:	4616      	mov	r6, r2
 800d738:	fbb5 f1f3 	udiv	r1, r5, r3
 800d73c:	fb03 5711 	mls	r7, r3, r1, r5
 800d740:	5dc7      	ldrb	r7, [r0, r7]
 800d742:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d746:	462f      	mov	r7, r5
 800d748:	42bb      	cmp	r3, r7
 800d74a:	460d      	mov	r5, r1
 800d74c:	d9f4      	bls.n	800d738 <_printf_i+0x110>
 800d74e:	2b08      	cmp	r3, #8
 800d750:	d10b      	bne.n	800d76a <_printf_i+0x142>
 800d752:	6823      	ldr	r3, [r4, #0]
 800d754:	07df      	lsls	r7, r3, #31
 800d756:	d508      	bpl.n	800d76a <_printf_i+0x142>
 800d758:	6923      	ldr	r3, [r4, #16]
 800d75a:	6861      	ldr	r1, [r4, #4]
 800d75c:	4299      	cmp	r1, r3
 800d75e:	bfde      	ittt	le
 800d760:	2330      	movle	r3, #48	@ 0x30
 800d762:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d766:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800d76a:	1b92      	subs	r2, r2, r6
 800d76c:	6122      	str	r2, [r4, #16]
 800d76e:	f8cd a000 	str.w	sl, [sp]
 800d772:	464b      	mov	r3, r9
 800d774:	aa03      	add	r2, sp, #12
 800d776:	4621      	mov	r1, r4
 800d778:	4640      	mov	r0, r8
 800d77a:	f7ff fee7 	bl	800d54c <_printf_common>
 800d77e:	3001      	adds	r0, #1
 800d780:	d14a      	bne.n	800d818 <_printf_i+0x1f0>
 800d782:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d786:	b004      	add	sp, #16
 800d788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d78c:	6823      	ldr	r3, [r4, #0]
 800d78e:	f043 0320 	orr.w	r3, r3, #32
 800d792:	6023      	str	r3, [r4, #0]
 800d794:	4832      	ldr	r0, [pc, #200]	@ (800d860 <_printf_i+0x238>)
 800d796:	2778      	movs	r7, #120	@ 0x78
 800d798:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d79c:	6823      	ldr	r3, [r4, #0]
 800d79e:	6831      	ldr	r1, [r6, #0]
 800d7a0:	061f      	lsls	r7, r3, #24
 800d7a2:	f851 5b04 	ldr.w	r5, [r1], #4
 800d7a6:	d402      	bmi.n	800d7ae <_printf_i+0x186>
 800d7a8:	065f      	lsls	r7, r3, #25
 800d7aa:	bf48      	it	mi
 800d7ac:	b2ad      	uxthmi	r5, r5
 800d7ae:	6031      	str	r1, [r6, #0]
 800d7b0:	07d9      	lsls	r1, r3, #31
 800d7b2:	bf44      	itt	mi
 800d7b4:	f043 0320 	orrmi.w	r3, r3, #32
 800d7b8:	6023      	strmi	r3, [r4, #0]
 800d7ba:	b11d      	cbz	r5, 800d7c4 <_printf_i+0x19c>
 800d7bc:	2310      	movs	r3, #16
 800d7be:	e7ad      	b.n	800d71c <_printf_i+0xf4>
 800d7c0:	4826      	ldr	r0, [pc, #152]	@ (800d85c <_printf_i+0x234>)
 800d7c2:	e7e9      	b.n	800d798 <_printf_i+0x170>
 800d7c4:	6823      	ldr	r3, [r4, #0]
 800d7c6:	f023 0320 	bic.w	r3, r3, #32
 800d7ca:	6023      	str	r3, [r4, #0]
 800d7cc:	e7f6      	b.n	800d7bc <_printf_i+0x194>
 800d7ce:	4616      	mov	r6, r2
 800d7d0:	e7bd      	b.n	800d74e <_printf_i+0x126>
 800d7d2:	6833      	ldr	r3, [r6, #0]
 800d7d4:	6825      	ldr	r5, [r4, #0]
 800d7d6:	6961      	ldr	r1, [r4, #20]
 800d7d8:	1d18      	adds	r0, r3, #4
 800d7da:	6030      	str	r0, [r6, #0]
 800d7dc:	062e      	lsls	r6, r5, #24
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	d501      	bpl.n	800d7e6 <_printf_i+0x1be>
 800d7e2:	6019      	str	r1, [r3, #0]
 800d7e4:	e002      	b.n	800d7ec <_printf_i+0x1c4>
 800d7e6:	0668      	lsls	r0, r5, #25
 800d7e8:	d5fb      	bpl.n	800d7e2 <_printf_i+0x1ba>
 800d7ea:	8019      	strh	r1, [r3, #0]
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	6123      	str	r3, [r4, #16]
 800d7f0:	4616      	mov	r6, r2
 800d7f2:	e7bc      	b.n	800d76e <_printf_i+0x146>
 800d7f4:	6833      	ldr	r3, [r6, #0]
 800d7f6:	1d1a      	adds	r2, r3, #4
 800d7f8:	6032      	str	r2, [r6, #0]
 800d7fa:	681e      	ldr	r6, [r3, #0]
 800d7fc:	6862      	ldr	r2, [r4, #4]
 800d7fe:	2100      	movs	r1, #0
 800d800:	4630      	mov	r0, r6
 800d802:	f7f2 fce5 	bl	80001d0 <memchr>
 800d806:	b108      	cbz	r0, 800d80c <_printf_i+0x1e4>
 800d808:	1b80      	subs	r0, r0, r6
 800d80a:	6060      	str	r0, [r4, #4]
 800d80c:	6863      	ldr	r3, [r4, #4]
 800d80e:	6123      	str	r3, [r4, #16]
 800d810:	2300      	movs	r3, #0
 800d812:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d816:	e7aa      	b.n	800d76e <_printf_i+0x146>
 800d818:	6923      	ldr	r3, [r4, #16]
 800d81a:	4632      	mov	r2, r6
 800d81c:	4649      	mov	r1, r9
 800d81e:	4640      	mov	r0, r8
 800d820:	47d0      	blx	sl
 800d822:	3001      	adds	r0, #1
 800d824:	d0ad      	beq.n	800d782 <_printf_i+0x15a>
 800d826:	6823      	ldr	r3, [r4, #0]
 800d828:	079b      	lsls	r3, r3, #30
 800d82a:	d413      	bmi.n	800d854 <_printf_i+0x22c>
 800d82c:	68e0      	ldr	r0, [r4, #12]
 800d82e:	9b03      	ldr	r3, [sp, #12]
 800d830:	4298      	cmp	r0, r3
 800d832:	bfb8      	it	lt
 800d834:	4618      	movlt	r0, r3
 800d836:	e7a6      	b.n	800d786 <_printf_i+0x15e>
 800d838:	2301      	movs	r3, #1
 800d83a:	4632      	mov	r2, r6
 800d83c:	4649      	mov	r1, r9
 800d83e:	4640      	mov	r0, r8
 800d840:	47d0      	blx	sl
 800d842:	3001      	adds	r0, #1
 800d844:	d09d      	beq.n	800d782 <_printf_i+0x15a>
 800d846:	3501      	adds	r5, #1
 800d848:	68e3      	ldr	r3, [r4, #12]
 800d84a:	9903      	ldr	r1, [sp, #12]
 800d84c:	1a5b      	subs	r3, r3, r1
 800d84e:	42ab      	cmp	r3, r5
 800d850:	dcf2      	bgt.n	800d838 <_printf_i+0x210>
 800d852:	e7eb      	b.n	800d82c <_printf_i+0x204>
 800d854:	2500      	movs	r5, #0
 800d856:	f104 0619 	add.w	r6, r4, #25
 800d85a:	e7f5      	b.n	800d848 <_printf_i+0x220>
 800d85c:	08011562 	.word	0x08011562
 800d860:	08011573 	.word	0x08011573

0800d864 <sniprintf>:
 800d864:	b40c      	push	{r2, r3}
 800d866:	b530      	push	{r4, r5, lr}
 800d868:	4b18      	ldr	r3, [pc, #96]	@ (800d8cc <sniprintf+0x68>)
 800d86a:	1e0c      	subs	r4, r1, #0
 800d86c:	681d      	ldr	r5, [r3, #0]
 800d86e:	b09d      	sub	sp, #116	@ 0x74
 800d870:	da08      	bge.n	800d884 <sniprintf+0x20>
 800d872:	238b      	movs	r3, #139	@ 0x8b
 800d874:	602b      	str	r3, [r5, #0]
 800d876:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d87a:	b01d      	add	sp, #116	@ 0x74
 800d87c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d880:	b002      	add	sp, #8
 800d882:	4770      	bx	lr
 800d884:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d888:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d88c:	f04f 0300 	mov.w	r3, #0
 800d890:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d892:	bf14      	ite	ne
 800d894:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800d898:	4623      	moveq	r3, r4
 800d89a:	9304      	str	r3, [sp, #16]
 800d89c:	9307      	str	r3, [sp, #28]
 800d89e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d8a2:	9002      	str	r0, [sp, #8]
 800d8a4:	9006      	str	r0, [sp, #24]
 800d8a6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d8aa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d8ac:	ab21      	add	r3, sp, #132	@ 0x84
 800d8ae:	a902      	add	r1, sp, #8
 800d8b0:	4628      	mov	r0, r5
 800d8b2:	9301      	str	r3, [sp, #4]
 800d8b4:	f001 f850 	bl	800e958 <_svfiprintf_r>
 800d8b8:	1c43      	adds	r3, r0, #1
 800d8ba:	bfbc      	itt	lt
 800d8bc:	238b      	movlt	r3, #139	@ 0x8b
 800d8be:	602b      	strlt	r3, [r5, #0]
 800d8c0:	2c00      	cmp	r4, #0
 800d8c2:	d0da      	beq.n	800d87a <sniprintf+0x16>
 800d8c4:	9b02      	ldr	r3, [sp, #8]
 800d8c6:	2200      	movs	r2, #0
 800d8c8:	701a      	strb	r2, [r3, #0]
 800d8ca:	e7d6      	b.n	800d87a <sniprintf+0x16>
 800d8cc:	20000034 	.word	0x20000034

0800d8d0 <std>:
 800d8d0:	2300      	movs	r3, #0
 800d8d2:	b510      	push	{r4, lr}
 800d8d4:	4604      	mov	r4, r0
 800d8d6:	e9c0 3300 	strd	r3, r3, [r0]
 800d8da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d8de:	6083      	str	r3, [r0, #8]
 800d8e0:	8181      	strh	r1, [r0, #12]
 800d8e2:	6643      	str	r3, [r0, #100]	@ 0x64
 800d8e4:	81c2      	strh	r2, [r0, #14]
 800d8e6:	6183      	str	r3, [r0, #24]
 800d8e8:	4619      	mov	r1, r3
 800d8ea:	2208      	movs	r2, #8
 800d8ec:	305c      	adds	r0, #92	@ 0x5c
 800d8ee:	f000 f935 	bl	800db5c <memset>
 800d8f2:	4b0d      	ldr	r3, [pc, #52]	@ (800d928 <std+0x58>)
 800d8f4:	6263      	str	r3, [r4, #36]	@ 0x24
 800d8f6:	4b0d      	ldr	r3, [pc, #52]	@ (800d92c <std+0x5c>)
 800d8f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d8fa:	4b0d      	ldr	r3, [pc, #52]	@ (800d930 <std+0x60>)
 800d8fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d8fe:	4b0d      	ldr	r3, [pc, #52]	@ (800d934 <std+0x64>)
 800d900:	6323      	str	r3, [r4, #48]	@ 0x30
 800d902:	4b0d      	ldr	r3, [pc, #52]	@ (800d938 <std+0x68>)
 800d904:	6224      	str	r4, [r4, #32]
 800d906:	429c      	cmp	r4, r3
 800d908:	d006      	beq.n	800d918 <std+0x48>
 800d90a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d90e:	4294      	cmp	r4, r2
 800d910:	d002      	beq.n	800d918 <std+0x48>
 800d912:	33d0      	adds	r3, #208	@ 0xd0
 800d914:	429c      	cmp	r4, r3
 800d916:	d105      	bne.n	800d924 <std+0x54>
 800d918:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d91c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d920:	f000 b94e 	b.w	800dbc0 <__retarget_lock_init_recursive>
 800d924:	bd10      	pop	{r4, pc}
 800d926:	bf00      	nop
 800d928:	0800f509 	.word	0x0800f509
 800d92c:	0800f52b 	.word	0x0800f52b
 800d930:	0800f563 	.word	0x0800f563
 800d934:	0800f587 	.word	0x0800f587
 800d938:	20005380 	.word	0x20005380

0800d93c <stdio_exit_handler>:
 800d93c:	4a02      	ldr	r2, [pc, #8]	@ (800d948 <stdio_exit_handler+0xc>)
 800d93e:	4903      	ldr	r1, [pc, #12]	@ (800d94c <stdio_exit_handler+0x10>)
 800d940:	4803      	ldr	r0, [pc, #12]	@ (800d950 <stdio_exit_handler+0x14>)
 800d942:	f000 b8ed 	b.w	800db20 <_fwalk_sglue>
 800d946:	bf00      	nop
 800d948:	20000028 	.word	0x20000028
 800d94c:	0800edad 	.word	0x0800edad
 800d950:	20000038 	.word	0x20000038

0800d954 <cleanup_stdio>:
 800d954:	6841      	ldr	r1, [r0, #4]
 800d956:	4b0c      	ldr	r3, [pc, #48]	@ (800d988 <cleanup_stdio+0x34>)
 800d958:	4299      	cmp	r1, r3
 800d95a:	b510      	push	{r4, lr}
 800d95c:	4604      	mov	r4, r0
 800d95e:	d001      	beq.n	800d964 <cleanup_stdio+0x10>
 800d960:	f001 fa24 	bl	800edac <_fflush_r>
 800d964:	68a1      	ldr	r1, [r4, #8]
 800d966:	4b09      	ldr	r3, [pc, #36]	@ (800d98c <cleanup_stdio+0x38>)
 800d968:	4299      	cmp	r1, r3
 800d96a:	d002      	beq.n	800d972 <cleanup_stdio+0x1e>
 800d96c:	4620      	mov	r0, r4
 800d96e:	f001 fa1d 	bl	800edac <_fflush_r>
 800d972:	68e1      	ldr	r1, [r4, #12]
 800d974:	4b06      	ldr	r3, [pc, #24]	@ (800d990 <cleanup_stdio+0x3c>)
 800d976:	4299      	cmp	r1, r3
 800d978:	d004      	beq.n	800d984 <cleanup_stdio+0x30>
 800d97a:	4620      	mov	r0, r4
 800d97c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d980:	f001 ba14 	b.w	800edac <_fflush_r>
 800d984:	bd10      	pop	{r4, pc}
 800d986:	bf00      	nop
 800d988:	20005380 	.word	0x20005380
 800d98c:	200053e8 	.word	0x200053e8
 800d990:	20005450 	.word	0x20005450

0800d994 <global_stdio_init.part.0>:
 800d994:	b510      	push	{r4, lr}
 800d996:	4b0b      	ldr	r3, [pc, #44]	@ (800d9c4 <global_stdio_init.part.0+0x30>)
 800d998:	4c0b      	ldr	r4, [pc, #44]	@ (800d9c8 <global_stdio_init.part.0+0x34>)
 800d99a:	4a0c      	ldr	r2, [pc, #48]	@ (800d9cc <global_stdio_init.part.0+0x38>)
 800d99c:	601a      	str	r2, [r3, #0]
 800d99e:	4620      	mov	r0, r4
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	2104      	movs	r1, #4
 800d9a4:	f7ff ff94 	bl	800d8d0 <std>
 800d9a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d9ac:	2201      	movs	r2, #1
 800d9ae:	2109      	movs	r1, #9
 800d9b0:	f7ff ff8e 	bl	800d8d0 <std>
 800d9b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d9b8:	2202      	movs	r2, #2
 800d9ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d9be:	2112      	movs	r1, #18
 800d9c0:	f7ff bf86 	b.w	800d8d0 <std>
 800d9c4:	200054b8 	.word	0x200054b8
 800d9c8:	20005380 	.word	0x20005380
 800d9cc:	0800d93d 	.word	0x0800d93d

0800d9d0 <__sfp_lock_acquire>:
 800d9d0:	4801      	ldr	r0, [pc, #4]	@ (800d9d8 <__sfp_lock_acquire+0x8>)
 800d9d2:	f000 b8f6 	b.w	800dbc2 <__retarget_lock_acquire_recursive>
 800d9d6:	bf00      	nop
 800d9d8:	200054bd 	.word	0x200054bd

0800d9dc <__sfp_lock_release>:
 800d9dc:	4801      	ldr	r0, [pc, #4]	@ (800d9e4 <__sfp_lock_release+0x8>)
 800d9de:	f000 b8f1 	b.w	800dbc4 <__retarget_lock_release_recursive>
 800d9e2:	bf00      	nop
 800d9e4:	200054bd 	.word	0x200054bd

0800d9e8 <__sinit>:
 800d9e8:	b510      	push	{r4, lr}
 800d9ea:	4604      	mov	r4, r0
 800d9ec:	f7ff fff0 	bl	800d9d0 <__sfp_lock_acquire>
 800d9f0:	6a23      	ldr	r3, [r4, #32]
 800d9f2:	b11b      	cbz	r3, 800d9fc <__sinit+0x14>
 800d9f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d9f8:	f7ff bff0 	b.w	800d9dc <__sfp_lock_release>
 800d9fc:	4b04      	ldr	r3, [pc, #16]	@ (800da10 <__sinit+0x28>)
 800d9fe:	6223      	str	r3, [r4, #32]
 800da00:	4b04      	ldr	r3, [pc, #16]	@ (800da14 <__sinit+0x2c>)
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	2b00      	cmp	r3, #0
 800da06:	d1f5      	bne.n	800d9f4 <__sinit+0xc>
 800da08:	f7ff ffc4 	bl	800d994 <global_stdio_init.part.0>
 800da0c:	e7f2      	b.n	800d9f4 <__sinit+0xc>
 800da0e:	bf00      	nop
 800da10:	0800d955 	.word	0x0800d955
 800da14:	200054b8 	.word	0x200054b8

0800da18 <_strtol_l.isra.0>:
 800da18:	2b24      	cmp	r3, #36	@ 0x24
 800da1a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da1e:	4686      	mov	lr, r0
 800da20:	4690      	mov	r8, r2
 800da22:	d801      	bhi.n	800da28 <_strtol_l.isra.0+0x10>
 800da24:	2b01      	cmp	r3, #1
 800da26:	d106      	bne.n	800da36 <_strtol_l.isra.0+0x1e>
 800da28:	f000 f8a0 	bl	800db6c <__errno>
 800da2c:	2316      	movs	r3, #22
 800da2e:	6003      	str	r3, [r0, #0]
 800da30:	2000      	movs	r0, #0
 800da32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da36:	4834      	ldr	r0, [pc, #208]	@ (800db08 <_strtol_l.isra.0+0xf0>)
 800da38:	460d      	mov	r5, r1
 800da3a:	462a      	mov	r2, r5
 800da3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800da40:	5d06      	ldrb	r6, [r0, r4]
 800da42:	f016 0608 	ands.w	r6, r6, #8
 800da46:	d1f8      	bne.n	800da3a <_strtol_l.isra.0+0x22>
 800da48:	2c2d      	cmp	r4, #45	@ 0x2d
 800da4a:	d110      	bne.n	800da6e <_strtol_l.isra.0+0x56>
 800da4c:	782c      	ldrb	r4, [r5, #0]
 800da4e:	2601      	movs	r6, #1
 800da50:	1c95      	adds	r5, r2, #2
 800da52:	f033 0210 	bics.w	r2, r3, #16
 800da56:	d115      	bne.n	800da84 <_strtol_l.isra.0+0x6c>
 800da58:	2c30      	cmp	r4, #48	@ 0x30
 800da5a:	d10d      	bne.n	800da78 <_strtol_l.isra.0+0x60>
 800da5c:	782a      	ldrb	r2, [r5, #0]
 800da5e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800da62:	2a58      	cmp	r2, #88	@ 0x58
 800da64:	d108      	bne.n	800da78 <_strtol_l.isra.0+0x60>
 800da66:	786c      	ldrb	r4, [r5, #1]
 800da68:	3502      	adds	r5, #2
 800da6a:	2310      	movs	r3, #16
 800da6c:	e00a      	b.n	800da84 <_strtol_l.isra.0+0x6c>
 800da6e:	2c2b      	cmp	r4, #43	@ 0x2b
 800da70:	bf04      	itt	eq
 800da72:	782c      	ldrbeq	r4, [r5, #0]
 800da74:	1c95      	addeq	r5, r2, #2
 800da76:	e7ec      	b.n	800da52 <_strtol_l.isra.0+0x3a>
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d1f6      	bne.n	800da6a <_strtol_l.isra.0+0x52>
 800da7c:	2c30      	cmp	r4, #48	@ 0x30
 800da7e:	bf14      	ite	ne
 800da80:	230a      	movne	r3, #10
 800da82:	2308      	moveq	r3, #8
 800da84:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800da88:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800da8c:	2200      	movs	r2, #0
 800da8e:	fbbc f9f3 	udiv	r9, ip, r3
 800da92:	4610      	mov	r0, r2
 800da94:	fb03 ca19 	mls	sl, r3, r9, ip
 800da98:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800da9c:	2f09      	cmp	r7, #9
 800da9e:	d80f      	bhi.n	800dac0 <_strtol_l.isra.0+0xa8>
 800daa0:	463c      	mov	r4, r7
 800daa2:	42a3      	cmp	r3, r4
 800daa4:	dd1b      	ble.n	800dade <_strtol_l.isra.0+0xc6>
 800daa6:	1c57      	adds	r7, r2, #1
 800daa8:	d007      	beq.n	800daba <_strtol_l.isra.0+0xa2>
 800daaa:	4581      	cmp	r9, r0
 800daac:	d314      	bcc.n	800dad8 <_strtol_l.isra.0+0xc0>
 800daae:	d101      	bne.n	800dab4 <_strtol_l.isra.0+0x9c>
 800dab0:	45a2      	cmp	sl, r4
 800dab2:	db11      	blt.n	800dad8 <_strtol_l.isra.0+0xc0>
 800dab4:	fb00 4003 	mla	r0, r0, r3, r4
 800dab8:	2201      	movs	r2, #1
 800daba:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dabe:	e7eb      	b.n	800da98 <_strtol_l.isra.0+0x80>
 800dac0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800dac4:	2f19      	cmp	r7, #25
 800dac6:	d801      	bhi.n	800dacc <_strtol_l.isra.0+0xb4>
 800dac8:	3c37      	subs	r4, #55	@ 0x37
 800daca:	e7ea      	b.n	800daa2 <_strtol_l.isra.0+0x8a>
 800dacc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800dad0:	2f19      	cmp	r7, #25
 800dad2:	d804      	bhi.n	800dade <_strtol_l.isra.0+0xc6>
 800dad4:	3c57      	subs	r4, #87	@ 0x57
 800dad6:	e7e4      	b.n	800daa2 <_strtol_l.isra.0+0x8a>
 800dad8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dadc:	e7ed      	b.n	800daba <_strtol_l.isra.0+0xa2>
 800dade:	1c53      	adds	r3, r2, #1
 800dae0:	d108      	bne.n	800daf4 <_strtol_l.isra.0+0xdc>
 800dae2:	2322      	movs	r3, #34	@ 0x22
 800dae4:	f8ce 3000 	str.w	r3, [lr]
 800dae8:	4660      	mov	r0, ip
 800daea:	f1b8 0f00 	cmp.w	r8, #0
 800daee:	d0a0      	beq.n	800da32 <_strtol_l.isra.0+0x1a>
 800daf0:	1e69      	subs	r1, r5, #1
 800daf2:	e006      	b.n	800db02 <_strtol_l.isra.0+0xea>
 800daf4:	b106      	cbz	r6, 800daf8 <_strtol_l.isra.0+0xe0>
 800daf6:	4240      	negs	r0, r0
 800daf8:	f1b8 0f00 	cmp.w	r8, #0
 800dafc:	d099      	beq.n	800da32 <_strtol_l.isra.0+0x1a>
 800dafe:	2a00      	cmp	r2, #0
 800db00:	d1f6      	bne.n	800daf0 <_strtol_l.isra.0+0xd8>
 800db02:	f8c8 1000 	str.w	r1, [r8]
 800db06:	e794      	b.n	800da32 <_strtol_l.isra.0+0x1a>
 800db08:	080116c2 	.word	0x080116c2

0800db0c <strtol>:
 800db0c:	4613      	mov	r3, r2
 800db0e:	460a      	mov	r2, r1
 800db10:	4601      	mov	r1, r0
 800db12:	4802      	ldr	r0, [pc, #8]	@ (800db1c <strtol+0x10>)
 800db14:	6800      	ldr	r0, [r0, #0]
 800db16:	f7ff bf7f 	b.w	800da18 <_strtol_l.isra.0>
 800db1a:	bf00      	nop
 800db1c:	20000034 	.word	0x20000034

0800db20 <_fwalk_sglue>:
 800db20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db24:	4607      	mov	r7, r0
 800db26:	4688      	mov	r8, r1
 800db28:	4614      	mov	r4, r2
 800db2a:	2600      	movs	r6, #0
 800db2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800db30:	f1b9 0901 	subs.w	r9, r9, #1
 800db34:	d505      	bpl.n	800db42 <_fwalk_sglue+0x22>
 800db36:	6824      	ldr	r4, [r4, #0]
 800db38:	2c00      	cmp	r4, #0
 800db3a:	d1f7      	bne.n	800db2c <_fwalk_sglue+0xc>
 800db3c:	4630      	mov	r0, r6
 800db3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db42:	89ab      	ldrh	r3, [r5, #12]
 800db44:	2b01      	cmp	r3, #1
 800db46:	d907      	bls.n	800db58 <_fwalk_sglue+0x38>
 800db48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800db4c:	3301      	adds	r3, #1
 800db4e:	d003      	beq.n	800db58 <_fwalk_sglue+0x38>
 800db50:	4629      	mov	r1, r5
 800db52:	4638      	mov	r0, r7
 800db54:	47c0      	blx	r8
 800db56:	4306      	orrs	r6, r0
 800db58:	3568      	adds	r5, #104	@ 0x68
 800db5a:	e7e9      	b.n	800db30 <_fwalk_sglue+0x10>

0800db5c <memset>:
 800db5c:	4402      	add	r2, r0
 800db5e:	4603      	mov	r3, r0
 800db60:	4293      	cmp	r3, r2
 800db62:	d100      	bne.n	800db66 <memset+0xa>
 800db64:	4770      	bx	lr
 800db66:	f803 1b01 	strb.w	r1, [r3], #1
 800db6a:	e7f9      	b.n	800db60 <memset+0x4>

0800db6c <__errno>:
 800db6c:	4b01      	ldr	r3, [pc, #4]	@ (800db74 <__errno+0x8>)
 800db6e:	6818      	ldr	r0, [r3, #0]
 800db70:	4770      	bx	lr
 800db72:	bf00      	nop
 800db74:	20000034 	.word	0x20000034

0800db78 <__libc_init_array>:
 800db78:	b570      	push	{r4, r5, r6, lr}
 800db7a:	4d0d      	ldr	r5, [pc, #52]	@ (800dbb0 <__libc_init_array+0x38>)
 800db7c:	4c0d      	ldr	r4, [pc, #52]	@ (800dbb4 <__libc_init_array+0x3c>)
 800db7e:	1b64      	subs	r4, r4, r5
 800db80:	10a4      	asrs	r4, r4, #2
 800db82:	2600      	movs	r6, #0
 800db84:	42a6      	cmp	r6, r4
 800db86:	d109      	bne.n	800db9c <__libc_init_array+0x24>
 800db88:	4d0b      	ldr	r5, [pc, #44]	@ (800dbb8 <__libc_init_array+0x40>)
 800db8a:	4c0c      	ldr	r4, [pc, #48]	@ (800dbbc <__libc_init_array+0x44>)
 800db8c:	f002 fe7c 	bl	8010888 <_init>
 800db90:	1b64      	subs	r4, r4, r5
 800db92:	10a4      	asrs	r4, r4, #2
 800db94:	2600      	movs	r6, #0
 800db96:	42a6      	cmp	r6, r4
 800db98:	d105      	bne.n	800dba6 <__libc_init_array+0x2e>
 800db9a:	bd70      	pop	{r4, r5, r6, pc}
 800db9c:	f855 3b04 	ldr.w	r3, [r5], #4
 800dba0:	4798      	blx	r3
 800dba2:	3601      	adds	r6, #1
 800dba4:	e7ee      	b.n	800db84 <__libc_init_array+0xc>
 800dba6:	f855 3b04 	ldr.w	r3, [r5], #4
 800dbaa:	4798      	blx	r3
 800dbac:	3601      	adds	r6, #1
 800dbae:	e7f2      	b.n	800db96 <__libc_init_array+0x1e>
 800dbb0:	08011c98 	.word	0x08011c98
 800dbb4:	08011c98 	.word	0x08011c98
 800dbb8:	08011c98 	.word	0x08011c98
 800dbbc:	08011c9c 	.word	0x08011c9c

0800dbc0 <__retarget_lock_init_recursive>:
 800dbc0:	4770      	bx	lr

0800dbc2 <__retarget_lock_acquire_recursive>:
 800dbc2:	4770      	bx	lr

0800dbc4 <__retarget_lock_release_recursive>:
 800dbc4:	4770      	bx	lr
	...

0800dbc8 <_localeconv_r>:
 800dbc8:	4800      	ldr	r0, [pc, #0]	@ (800dbcc <_localeconv_r+0x4>)
 800dbca:	4770      	bx	lr
 800dbcc:	20000174 	.word	0x20000174

0800dbd0 <memcpy>:
 800dbd0:	440a      	add	r2, r1
 800dbd2:	4291      	cmp	r1, r2
 800dbd4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800dbd8:	d100      	bne.n	800dbdc <memcpy+0xc>
 800dbda:	4770      	bx	lr
 800dbdc:	b510      	push	{r4, lr}
 800dbde:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dbe2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dbe6:	4291      	cmp	r1, r2
 800dbe8:	d1f9      	bne.n	800dbde <memcpy+0xe>
 800dbea:	bd10      	pop	{r4, pc}

0800dbec <quorem>:
 800dbec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbf0:	6903      	ldr	r3, [r0, #16]
 800dbf2:	690c      	ldr	r4, [r1, #16]
 800dbf4:	42a3      	cmp	r3, r4
 800dbf6:	4607      	mov	r7, r0
 800dbf8:	db7e      	blt.n	800dcf8 <quorem+0x10c>
 800dbfa:	3c01      	subs	r4, #1
 800dbfc:	f101 0814 	add.w	r8, r1, #20
 800dc00:	00a3      	lsls	r3, r4, #2
 800dc02:	f100 0514 	add.w	r5, r0, #20
 800dc06:	9300      	str	r3, [sp, #0]
 800dc08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dc0c:	9301      	str	r3, [sp, #4]
 800dc0e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dc12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dc16:	3301      	adds	r3, #1
 800dc18:	429a      	cmp	r2, r3
 800dc1a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dc1e:	fbb2 f6f3 	udiv	r6, r2, r3
 800dc22:	d32e      	bcc.n	800dc82 <quorem+0x96>
 800dc24:	f04f 0a00 	mov.w	sl, #0
 800dc28:	46c4      	mov	ip, r8
 800dc2a:	46ae      	mov	lr, r5
 800dc2c:	46d3      	mov	fp, sl
 800dc2e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800dc32:	b298      	uxth	r0, r3
 800dc34:	fb06 a000 	mla	r0, r6, r0, sl
 800dc38:	0c02      	lsrs	r2, r0, #16
 800dc3a:	0c1b      	lsrs	r3, r3, #16
 800dc3c:	fb06 2303 	mla	r3, r6, r3, r2
 800dc40:	f8de 2000 	ldr.w	r2, [lr]
 800dc44:	b280      	uxth	r0, r0
 800dc46:	b292      	uxth	r2, r2
 800dc48:	1a12      	subs	r2, r2, r0
 800dc4a:	445a      	add	r2, fp
 800dc4c:	f8de 0000 	ldr.w	r0, [lr]
 800dc50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dc54:	b29b      	uxth	r3, r3
 800dc56:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800dc5a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800dc5e:	b292      	uxth	r2, r2
 800dc60:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dc64:	45e1      	cmp	r9, ip
 800dc66:	f84e 2b04 	str.w	r2, [lr], #4
 800dc6a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800dc6e:	d2de      	bcs.n	800dc2e <quorem+0x42>
 800dc70:	9b00      	ldr	r3, [sp, #0]
 800dc72:	58eb      	ldr	r3, [r5, r3]
 800dc74:	b92b      	cbnz	r3, 800dc82 <quorem+0x96>
 800dc76:	9b01      	ldr	r3, [sp, #4]
 800dc78:	3b04      	subs	r3, #4
 800dc7a:	429d      	cmp	r5, r3
 800dc7c:	461a      	mov	r2, r3
 800dc7e:	d32f      	bcc.n	800dce0 <quorem+0xf4>
 800dc80:	613c      	str	r4, [r7, #16]
 800dc82:	4638      	mov	r0, r7
 800dc84:	f001 fb38 	bl	800f2f8 <__mcmp>
 800dc88:	2800      	cmp	r0, #0
 800dc8a:	db25      	blt.n	800dcd8 <quorem+0xec>
 800dc8c:	4629      	mov	r1, r5
 800dc8e:	2000      	movs	r0, #0
 800dc90:	f858 2b04 	ldr.w	r2, [r8], #4
 800dc94:	f8d1 c000 	ldr.w	ip, [r1]
 800dc98:	fa1f fe82 	uxth.w	lr, r2
 800dc9c:	fa1f f38c 	uxth.w	r3, ip
 800dca0:	eba3 030e 	sub.w	r3, r3, lr
 800dca4:	4403      	add	r3, r0
 800dca6:	0c12      	lsrs	r2, r2, #16
 800dca8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800dcac:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800dcb0:	b29b      	uxth	r3, r3
 800dcb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dcb6:	45c1      	cmp	r9, r8
 800dcb8:	f841 3b04 	str.w	r3, [r1], #4
 800dcbc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800dcc0:	d2e6      	bcs.n	800dc90 <quorem+0xa4>
 800dcc2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dcc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dcca:	b922      	cbnz	r2, 800dcd6 <quorem+0xea>
 800dccc:	3b04      	subs	r3, #4
 800dcce:	429d      	cmp	r5, r3
 800dcd0:	461a      	mov	r2, r3
 800dcd2:	d30b      	bcc.n	800dcec <quorem+0x100>
 800dcd4:	613c      	str	r4, [r7, #16]
 800dcd6:	3601      	adds	r6, #1
 800dcd8:	4630      	mov	r0, r6
 800dcda:	b003      	add	sp, #12
 800dcdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dce0:	6812      	ldr	r2, [r2, #0]
 800dce2:	3b04      	subs	r3, #4
 800dce4:	2a00      	cmp	r2, #0
 800dce6:	d1cb      	bne.n	800dc80 <quorem+0x94>
 800dce8:	3c01      	subs	r4, #1
 800dcea:	e7c6      	b.n	800dc7a <quorem+0x8e>
 800dcec:	6812      	ldr	r2, [r2, #0]
 800dcee:	3b04      	subs	r3, #4
 800dcf0:	2a00      	cmp	r2, #0
 800dcf2:	d1ef      	bne.n	800dcd4 <quorem+0xe8>
 800dcf4:	3c01      	subs	r4, #1
 800dcf6:	e7ea      	b.n	800dcce <quorem+0xe2>
 800dcf8:	2000      	movs	r0, #0
 800dcfa:	e7ee      	b.n	800dcda <quorem+0xee>
 800dcfc:	0000      	movs	r0, r0
	...

0800dd00 <_dtoa_r>:
 800dd00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd04:	69c7      	ldr	r7, [r0, #28]
 800dd06:	b097      	sub	sp, #92	@ 0x5c
 800dd08:	ed8d 0b04 	vstr	d0, [sp, #16]
 800dd0c:	ec55 4b10 	vmov	r4, r5, d0
 800dd10:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800dd12:	9107      	str	r1, [sp, #28]
 800dd14:	4681      	mov	r9, r0
 800dd16:	920c      	str	r2, [sp, #48]	@ 0x30
 800dd18:	9311      	str	r3, [sp, #68]	@ 0x44
 800dd1a:	b97f      	cbnz	r7, 800dd3c <_dtoa_r+0x3c>
 800dd1c:	2010      	movs	r0, #16
 800dd1e:	f000 ff17 	bl	800eb50 <malloc>
 800dd22:	4602      	mov	r2, r0
 800dd24:	f8c9 001c 	str.w	r0, [r9, #28]
 800dd28:	b920      	cbnz	r0, 800dd34 <_dtoa_r+0x34>
 800dd2a:	4ba9      	ldr	r3, [pc, #676]	@ (800dfd0 <_dtoa_r+0x2d0>)
 800dd2c:	21ef      	movs	r1, #239	@ 0xef
 800dd2e:	48a9      	ldr	r0, [pc, #676]	@ (800dfd4 <_dtoa_r+0x2d4>)
 800dd30:	f001 fccc 	bl	800f6cc <__assert_func>
 800dd34:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dd38:	6007      	str	r7, [r0, #0]
 800dd3a:	60c7      	str	r7, [r0, #12]
 800dd3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dd40:	6819      	ldr	r1, [r3, #0]
 800dd42:	b159      	cbz	r1, 800dd5c <_dtoa_r+0x5c>
 800dd44:	685a      	ldr	r2, [r3, #4]
 800dd46:	604a      	str	r2, [r1, #4]
 800dd48:	2301      	movs	r3, #1
 800dd4a:	4093      	lsls	r3, r2
 800dd4c:	608b      	str	r3, [r1, #8]
 800dd4e:	4648      	mov	r0, r9
 800dd50:	f001 f8a0 	bl	800ee94 <_Bfree>
 800dd54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dd58:	2200      	movs	r2, #0
 800dd5a:	601a      	str	r2, [r3, #0]
 800dd5c:	1e2b      	subs	r3, r5, #0
 800dd5e:	bfb9      	ittee	lt
 800dd60:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dd64:	9305      	strlt	r3, [sp, #20]
 800dd66:	2300      	movge	r3, #0
 800dd68:	6033      	strge	r3, [r6, #0]
 800dd6a:	9f05      	ldr	r7, [sp, #20]
 800dd6c:	4b9a      	ldr	r3, [pc, #616]	@ (800dfd8 <_dtoa_r+0x2d8>)
 800dd6e:	bfbc      	itt	lt
 800dd70:	2201      	movlt	r2, #1
 800dd72:	6032      	strlt	r2, [r6, #0]
 800dd74:	43bb      	bics	r3, r7
 800dd76:	d112      	bne.n	800dd9e <_dtoa_r+0x9e>
 800dd78:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dd7a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800dd7e:	6013      	str	r3, [r2, #0]
 800dd80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dd84:	4323      	orrs	r3, r4
 800dd86:	f000 855a 	beq.w	800e83e <_dtoa_r+0xb3e>
 800dd8a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dd8c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800dfec <_dtoa_r+0x2ec>
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	f000 855c 	beq.w	800e84e <_dtoa_r+0xb4e>
 800dd96:	f10a 0303 	add.w	r3, sl, #3
 800dd9a:	f000 bd56 	b.w	800e84a <_dtoa_r+0xb4a>
 800dd9e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800dda2:	2200      	movs	r2, #0
 800dda4:	ec51 0b17 	vmov	r0, r1, d7
 800dda8:	2300      	movs	r3, #0
 800ddaa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ddae:	f7f2 fe8b 	bl	8000ac8 <__aeabi_dcmpeq>
 800ddb2:	4680      	mov	r8, r0
 800ddb4:	b158      	cbz	r0, 800ddce <_dtoa_r+0xce>
 800ddb6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ddb8:	2301      	movs	r3, #1
 800ddba:	6013      	str	r3, [r2, #0]
 800ddbc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ddbe:	b113      	cbz	r3, 800ddc6 <_dtoa_r+0xc6>
 800ddc0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ddc2:	4b86      	ldr	r3, [pc, #536]	@ (800dfdc <_dtoa_r+0x2dc>)
 800ddc4:	6013      	str	r3, [r2, #0]
 800ddc6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800dff0 <_dtoa_r+0x2f0>
 800ddca:	f000 bd40 	b.w	800e84e <_dtoa_r+0xb4e>
 800ddce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ddd2:	aa14      	add	r2, sp, #80	@ 0x50
 800ddd4:	a915      	add	r1, sp, #84	@ 0x54
 800ddd6:	4648      	mov	r0, r9
 800ddd8:	f001 fb3e 	bl	800f458 <__d2b>
 800dddc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800dde0:	9002      	str	r0, [sp, #8]
 800dde2:	2e00      	cmp	r6, #0
 800dde4:	d078      	beq.n	800ded8 <_dtoa_r+0x1d8>
 800dde6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dde8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800ddec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ddf0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ddf4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ddf8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ddfc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800de00:	4619      	mov	r1, r3
 800de02:	2200      	movs	r2, #0
 800de04:	4b76      	ldr	r3, [pc, #472]	@ (800dfe0 <_dtoa_r+0x2e0>)
 800de06:	f7f2 fa3f 	bl	8000288 <__aeabi_dsub>
 800de0a:	a36b      	add	r3, pc, #428	@ (adr r3, 800dfb8 <_dtoa_r+0x2b8>)
 800de0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de10:	f7f2 fbf2 	bl	80005f8 <__aeabi_dmul>
 800de14:	a36a      	add	r3, pc, #424	@ (adr r3, 800dfc0 <_dtoa_r+0x2c0>)
 800de16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de1a:	f7f2 fa37 	bl	800028c <__adddf3>
 800de1e:	4604      	mov	r4, r0
 800de20:	4630      	mov	r0, r6
 800de22:	460d      	mov	r5, r1
 800de24:	f7f2 fb7e 	bl	8000524 <__aeabi_i2d>
 800de28:	a367      	add	r3, pc, #412	@ (adr r3, 800dfc8 <_dtoa_r+0x2c8>)
 800de2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de2e:	f7f2 fbe3 	bl	80005f8 <__aeabi_dmul>
 800de32:	4602      	mov	r2, r0
 800de34:	460b      	mov	r3, r1
 800de36:	4620      	mov	r0, r4
 800de38:	4629      	mov	r1, r5
 800de3a:	f7f2 fa27 	bl	800028c <__adddf3>
 800de3e:	4604      	mov	r4, r0
 800de40:	460d      	mov	r5, r1
 800de42:	f7f2 fe89 	bl	8000b58 <__aeabi_d2iz>
 800de46:	2200      	movs	r2, #0
 800de48:	4607      	mov	r7, r0
 800de4a:	2300      	movs	r3, #0
 800de4c:	4620      	mov	r0, r4
 800de4e:	4629      	mov	r1, r5
 800de50:	f7f2 fe44 	bl	8000adc <__aeabi_dcmplt>
 800de54:	b140      	cbz	r0, 800de68 <_dtoa_r+0x168>
 800de56:	4638      	mov	r0, r7
 800de58:	f7f2 fb64 	bl	8000524 <__aeabi_i2d>
 800de5c:	4622      	mov	r2, r4
 800de5e:	462b      	mov	r3, r5
 800de60:	f7f2 fe32 	bl	8000ac8 <__aeabi_dcmpeq>
 800de64:	b900      	cbnz	r0, 800de68 <_dtoa_r+0x168>
 800de66:	3f01      	subs	r7, #1
 800de68:	2f16      	cmp	r7, #22
 800de6a:	d852      	bhi.n	800df12 <_dtoa_r+0x212>
 800de6c:	4b5d      	ldr	r3, [pc, #372]	@ (800dfe4 <_dtoa_r+0x2e4>)
 800de6e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800de72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800de7a:	f7f2 fe2f 	bl	8000adc <__aeabi_dcmplt>
 800de7e:	2800      	cmp	r0, #0
 800de80:	d049      	beq.n	800df16 <_dtoa_r+0x216>
 800de82:	3f01      	subs	r7, #1
 800de84:	2300      	movs	r3, #0
 800de86:	9310      	str	r3, [sp, #64]	@ 0x40
 800de88:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800de8a:	1b9b      	subs	r3, r3, r6
 800de8c:	1e5a      	subs	r2, r3, #1
 800de8e:	bf45      	ittet	mi
 800de90:	f1c3 0301 	rsbmi	r3, r3, #1
 800de94:	9300      	strmi	r3, [sp, #0]
 800de96:	2300      	movpl	r3, #0
 800de98:	2300      	movmi	r3, #0
 800de9a:	9206      	str	r2, [sp, #24]
 800de9c:	bf54      	ite	pl
 800de9e:	9300      	strpl	r3, [sp, #0]
 800dea0:	9306      	strmi	r3, [sp, #24]
 800dea2:	2f00      	cmp	r7, #0
 800dea4:	db39      	blt.n	800df1a <_dtoa_r+0x21a>
 800dea6:	9b06      	ldr	r3, [sp, #24]
 800dea8:	970d      	str	r7, [sp, #52]	@ 0x34
 800deaa:	443b      	add	r3, r7
 800deac:	9306      	str	r3, [sp, #24]
 800deae:	2300      	movs	r3, #0
 800deb0:	9308      	str	r3, [sp, #32]
 800deb2:	9b07      	ldr	r3, [sp, #28]
 800deb4:	2b09      	cmp	r3, #9
 800deb6:	d863      	bhi.n	800df80 <_dtoa_r+0x280>
 800deb8:	2b05      	cmp	r3, #5
 800deba:	bfc4      	itt	gt
 800debc:	3b04      	subgt	r3, #4
 800debe:	9307      	strgt	r3, [sp, #28]
 800dec0:	9b07      	ldr	r3, [sp, #28]
 800dec2:	f1a3 0302 	sub.w	r3, r3, #2
 800dec6:	bfcc      	ite	gt
 800dec8:	2400      	movgt	r4, #0
 800deca:	2401      	movle	r4, #1
 800decc:	2b03      	cmp	r3, #3
 800dece:	d863      	bhi.n	800df98 <_dtoa_r+0x298>
 800ded0:	e8df f003 	tbb	[pc, r3]
 800ded4:	2b375452 	.word	0x2b375452
 800ded8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800dedc:	441e      	add	r6, r3
 800dede:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800dee2:	2b20      	cmp	r3, #32
 800dee4:	bfc1      	itttt	gt
 800dee6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800deea:	409f      	lslgt	r7, r3
 800deec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800def0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800def4:	bfd6      	itet	le
 800def6:	f1c3 0320 	rsble	r3, r3, #32
 800defa:	ea47 0003 	orrgt.w	r0, r7, r3
 800defe:	fa04 f003 	lslle.w	r0, r4, r3
 800df02:	f7f2 faff 	bl	8000504 <__aeabi_ui2d>
 800df06:	2201      	movs	r2, #1
 800df08:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800df0c:	3e01      	subs	r6, #1
 800df0e:	9212      	str	r2, [sp, #72]	@ 0x48
 800df10:	e776      	b.n	800de00 <_dtoa_r+0x100>
 800df12:	2301      	movs	r3, #1
 800df14:	e7b7      	b.n	800de86 <_dtoa_r+0x186>
 800df16:	9010      	str	r0, [sp, #64]	@ 0x40
 800df18:	e7b6      	b.n	800de88 <_dtoa_r+0x188>
 800df1a:	9b00      	ldr	r3, [sp, #0]
 800df1c:	1bdb      	subs	r3, r3, r7
 800df1e:	9300      	str	r3, [sp, #0]
 800df20:	427b      	negs	r3, r7
 800df22:	9308      	str	r3, [sp, #32]
 800df24:	2300      	movs	r3, #0
 800df26:	930d      	str	r3, [sp, #52]	@ 0x34
 800df28:	e7c3      	b.n	800deb2 <_dtoa_r+0x1b2>
 800df2a:	2301      	movs	r3, #1
 800df2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800df2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df30:	eb07 0b03 	add.w	fp, r7, r3
 800df34:	f10b 0301 	add.w	r3, fp, #1
 800df38:	2b01      	cmp	r3, #1
 800df3a:	9303      	str	r3, [sp, #12]
 800df3c:	bfb8      	it	lt
 800df3e:	2301      	movlt	r3, #1
 800df40:	e006      	b.n	800df50 <_dtoa_r+0x250>
 800df42:	2301      	movs	r3, #1
 800df44:	9309      	str	r3, [sp, #36]	@ 0x24
 800df46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df48:	2b00      	cmp	r3, #0
 800df4a:	dd28      	ble.n	800df9e <_dtoa_r+0x29e>
 800df4c:	469b      	mov	fp, r3
 800df4e:	9303      	str	r3, [sp, #12]
 800df50:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800df54:	2100      	movs	r1, #0
 800df56:	2204      	movs	r2, #4
 800df58:	f102 0514 	add.w	r5, r2, #20
 800df5c:	429d      	cmp	r5, r3
 800df5e:	d926      	bls.n	800dfae <_dtoa_r+0x2ae>
 800df60:	6041      	str	r1, [r0, #4]
 800df62:	4648      	mov	r0, r9
 800df64:	f000 ff56 	bl	800ee14 <_Balloc>
 800df68:	4682      	mov	sl, r0
 800df6a:	2800      	cmp	r0, #0
 800df6c:	d142      	bne.n	800dff4 <_dtoa_r+0x2f4>
 800df6e:	4b1e      	ldr	r3, [pc, #120]	@ (800dfe8 <_dtoa_r+0x2e8>)
 800df70:	4602      	mov	r2, r0
 800df72:	f240 11af 	movw	r1, #431	@ 0x1af
 800df76:	e6da      	b.n	800dd2e <_dtoa_r+0x2e>
 800df78:	2300      	movs	r3, #0
 800df7a:	e7e3      	b.n	800df44 <_dtoa_r+0x244>
 800df7c:	2300      	movs	r3, #0
 800df7e:	e7d5      	b.n	800df2c <_dtoa_r+0x22c>
 800df80:	2401      	movs	r4, #1
 800df82:	2300      	movs	r3, #0
 800df84:	9307      	str	r3, [sp, #28]
 800df86:	9409      	str	r4, [sp, #36]	@ 0x24
 800df88:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800df8c:	2200      	movs	r2, #0
 800df8e:	f8cd b00c 	str.w	fp, [sp, #12]
 800df92:	2312      	movs	r3, #18
 800df94:	920c      	str	r2, [sp, #48]	@ 0x30
 800df96:	e7db      	b.n	800df50 <_dtoa_r+0x250>
 800df98:	2301      	movs	r3, #1
 800df9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800df9c:	e7f4      	b.n	800df88 <_dtoa_r+0x288>
 800df9e:	f04f 0b01 	mov.w	fp, #1
 800dfa2:	f8cd b00c 	str.w	fp, [sp, #12]
 800dfa6:	465b      	mov	r3, fp
 800dfa8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800dfac:	e7d0      	b.n	800df50 <_dtoa_r+0x250>
 800dfae:	3101      	adds	r1, #1
 800dfb0:	0052      	lsls	r2, r2, #1
 800dfb2:	e7d1      	b.n	800df58 <_dtoa_r+0x258>
 800dfb4:	f3af 8000 	nop.w
 800dfb8:	636f4361 	.word	0x636f4361
 800dfbc:	3fd287a7 	.word	0x3fd287a7
 800dfc0:	8b60c8b3 	.word	0x8b60c8b3
 800dfc4:	3fc68a28 	.word	0x3fc68a28
 800dfc8:	509f79fb 	.word	0x509f79fb
 800dfcc:	3fd34413 	.word	0x3fd34413
 800dfd0:	08011591 	.word	0x08011591
 800dfd4:	080115a8 	.word	0x080115a8
 800dfd8:	7ff00000 	.word	0x7ff00000
 800dfdc:	08011561 	.word	0x08011561
 800dfe0:	3ff80000 	.word	0x3ff80000
 800dfe4:	080117f8 	.word	0x080117f8
 800dfe8:	08011600 	.word	0x08011600
 800dfec:	0801158d 	.word	0x0801158d
 800dff0:	08011560 	.word	0x08011560
 800dff4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dff8:	6018      	str	r0, [r3, #0]
 800dffa:	9b03      	ldr	r3, [sp, #12]
 800dffc:	2b0e      	cmp	r3, #14
 800dffe:	f200 80a1 	bhi.w	800e144 <_dtoa_r+0x444>
 800e002:	2c00      	cmp	r4, #0
 800e004:	f000 809e 	beq.w	800e144 <_dtoa_r+0x444>
 800e008:	2f00      	cmp	r7, #0
 800e00a:	dd33      	ble.n	800e074 <_dtoa_r+0x374>
 800e00c:	4b9c      	ldr	r3, [pc, #624]	@ (800e280 <_dtoa_r+0x580>)
 800e00e:	f007 020f 	and.w	r2, r7, #15
 800e012:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e016:	ed93 7b00 	vldr	d7, [r3]
 800e01a:	05f8      	lsls	r0, r7, #23
 800e01c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800e020:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e024:	d516      	bpl.n	800e054 <_dtoa_r+0x354>
 800e026:	4b97      	ldr	r3, [pc, #604]	@ (800e284 <_dtoa_r+0x584>)
 800e028:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e02c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e030:	f7f2 fc0c 	bl	800084c <__aeabi_ddiv>
 800e034:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e038:	f004 040f 	and.w	r4, r4, #15
 800e03c:	2603      	movs	r6, #3
 800e03e:	4d91      	ldr	r5, [pc, #580]	@ (800e284 <_dtoa_r+0x584>)
 800e040:	b954      	cbnz	r4, 800e058 <_dtoa_r+0x358>
 800e042:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e046:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e04a:	f7f2 fbff 	bl	800084c <__aeabi_ddiv>
 800e04e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e052:	e028      	b.n	800e0a6 <_dtoa_r+0x3a6>
 800e054:	2602      	movs	r6, #2
 800e056:	e7f2      	b.n	800e03e <_dtoa_r+0x33e>
 800e058:	07e1      	lsls	r1, r4, #31
 800e05a:	d508      	bpl.n	800e06e <_dtoa_r+0x36e>
 800e05c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e060:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e064:	f7f2 fac8 	bl	80005f8 <__aeabi_dmul>
 800e068:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e06c:	3601      	adds	r6, #1
 800e06e:	1064      	asrs	r4, r4, #1
 800e070:	3508      	adds	r5, #8
 800e072:	e7e5      	b.n	800e040 <_dtoa_r+0x340>
 800e074:	f000 80af 	beq.w	800e1d6 <_dtoa_r+0x4d6>
 800e078:	427c      	negs	r4, r7
 800e07a:	4b81      	ldr	r3, [pc, #516]	@ (800e280 <_dtoa_r+0x580>)
 800e07c:	4d81      	ldr	r5, [pc, #516]	@ (800e284 <_dtoa_r+0x584>)
 800e07e:	f004 020f 	and.w	r2, r4, #15
 800e082:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e08a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e08e:	f7f2 fab3 	bl	80005f8 <__aeabi_dmul>
 800e092:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e096:	1124      	asrs	r4, r4, #4
 800e098:	2300      	movs	r3, #0
 800e09a:	2602      	movs	r6, #2
 800e09c:	2c00      	cmp	r4, #0
 800e09e:	f040 808f 	bne.w	800e1c0 <_dtoa_r+0x4c0>
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d1d3      	bne.n	800e04e <_dtoa_r+0x34e>
 800e0a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e0a8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	f000 8094 	beq.w	800e1da <_dtoa_r+0x4da>
 800e0b2:	4b75      	ldr	r3, [pc, #468]	@ (800e288 <_dtoa_r+0x588>)
 800e0b4:	2200      	movs	r2, #0
 800e0b6:	4620      	mov	r0, r4
 800e0b8:	4629      	mov	r1, r5
 800e0ba:	f7f2 fd0f 	bl	8000adc <__aeabi_dcmplt>
 800e0be:	2800      	cmp	r0, #0
 800e0c0:	f000 808b 	beq.w	800e1da <_dtoa_r+0x4da>
 800e0c4:	9b03      	ldr	r3, [sp, #12]
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	f000 8087 	beq.w	800e1da <_dtoa_r+0x4da>
 800e0cc:	f1bb 0f00 	cmp.w	fp, #0
 800e0d0:	dd34      	ble.n	800e13c <_dtoa_r+0x43c>
 800e0d2:	4620      	mov	r0, r4
 800e0d4:	4b6d      	ldr	r3, [pc, #436]	@ (800e28c <_dtoa_r+0x58c>)
 800e0d6:	2200      	movs	r2, #0
 800e0d8:	4629      	mov	r1, r5
 800e0da:	f7f2 fa8d 	bl	80005f8 <__aeabi_dmul>
 800e0de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e0e2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800e0e6:	3601      	adds	r6, #1
 800e0e8:	465c      	mov	r4, fp
 800e0ea:	4630      	mov	r0, r6
 800e0ec:	f7f2 fa1a 	bl	8000524 <__aeabi_i2d>
 800e0f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e0f4:	f7f2 fa80 	bl	80005f8 <__aeabi_dmul>
 800e0f8:	4b65      	ldr	r3, [pc, #404]	@ (800e290 <_dtoa_r+0x590>)
 800e0fa:	2200      	movs	r2, #0
 800e0fc:	f7f2 f8c6 	bl	800028c <__adddf3>
 800e100:	4605      	mov	r5, r0
 800e102:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e106:	2c00      	cmp	r4, #0
 800e108:	d16a      	bne.n	800e1e0 <_dtoa_r+0x4e0>
 800e10a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e10e:	4b61      	ldr	r3, [pc, #388]	@ (800e294 <_dtoa_r+0x594>)
 800e110:	2200      	movs	r2, #0
 800e112:	f7f2 f8b9 	bl	8000288 <__aeabi_dsub>
 800e116:	4602      	mov	r2, r0
 800e118:	460b      	mov	r3, r1
 800e11a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e11e:	462a      	mov	r2, r5
 800e120:	4633      	mov	r3, r6
 800e122:	f7f2 fcf9 	bl	8000b18 <__aeabi_dcmpgt>
 800e126:	2800      	cmp	r0, #0
 800e128:	f040 8298 	bne.w	800e65c <_dtoa_r+0x95c>
 800e12c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e130:	462a      	mov	r2, r5
 800e132:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e136:	f7f2 fcd1 	bl	8000adc <__aeabi_dcmplt>
 800e13a:	bb38      	cbnz	r0, 800e18c <_dtoa_r+0x48c>
 800e13c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e140:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e144:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e146:	2b00      	cmp	r3, #0
 800e148:	f2c0 8157 	blt.w	800e3fa <_dtoa_r+0x6fa>
 800e14c:	2f0e      	cmp	r7, #14
 800e14e:	f300 8154 	bgt.w	800e3fa <_dtoa_r+0x6fa>
 800e152:	4b4b      	ldr	r3, [pc, #300]	@ (800e280 <_dtoa_r+0x580>)
 800e154:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e158:	ed93 7b00 	vldr	d7, [r3]
 800e15c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e15e:	2b00      	cmp	r3, #0
 800e160:	ed8d 7b00 	vstr	d7, [sp]
 800e164:	f280 80e5 	bge.w	800e332 <_dtoa_r+0x632>
 800e168:	9b03      	ldr	r3, [sp, #12]
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	f300 80e1 	bgt.w	800e332 <_dtoa_r+0x632>
 800e170:	d10c      	bne.n	800e18c <_dtoa_r+0x48c>
 800e172:	4b48      	ldr	r3, [pc, #288]	@ (800e294 <_dtoa_r+0x594>)
 800e174:	2200      	movs	r2, #0
 800e176:	ec51 0b17 	vmov	r0, r1, d7
 800e17a:	f7f2 fa3d 	bl	80005f8 <__aeabi_dmul>
 800e17e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e182:	f7f2 fcbf 	bl	8000b04 <__aeabi_dcmpge>
 800e186:	2800      	cmp	r0, #0
 800e188:	f000 8266 	beq.w	800e658 <_dtoa_r+0x958>
 800e18c:	2400      	movs	r4, #0
 800e18e:	4625      	mov	r5, r4
 800e190:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e192:	4656      	mov	r6, sl
 800e194:	ea6f 0803 	mvn.w	r8, r3
 800e198:	2700      	movs	r7, #0
 800e19a:	4621      	mov	r1, r4
 800e19c:	4648      	mov	r0, r9
 800e19e:	f000 fe79 	bl	800ee94 <_Bfree>
 800e1a2:	2d00      	cmp	r5, #0
 800e1a4:	f000 80bd 	beq.w	800e322 <_dtoa_r+0x622>
 800e1a8:	b12f      	cbz	r7, 800e1b6 <_dtoa_r+0x4b6>
 800e1aa:	42af      	cmp	r7, r5
 800e1ac:	d003      	beq.n	800e1b6 <_dtoa_r+0x4b6>
 800e1ae:	4639      	mov	r1, r7
 800e1b0:	4648      	mov	r0, r9
 800e1b2:	f000 fe6f 	bl	800ee94 <_Bfree>
 800e1b6:	4629      	mov	r1, r5
 800e1b8:	4648      	mov	r0, r9
 800e1ba:	f000 fe6b 	bl	800ee94 <_Bfree>
 800e1be:	e0b0      	b.n	800e322 <_dtoa_r+0x622>
 800e1c0:	07e2      	lsls	r2, r4, #31
 800e1c2:	d505      	bpl.n	800e1d0 <_dtoa_r+0x4d0>
 800e1c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e1c8:	f7f2 fa16 	bl	80005f8 <__aeabi_dmul>
 800e1cc:	3601      	adds	r6, #1
 800e1ce:	2301      	movs	r3, #1
 800e1d0:	1064      	asrs	r4, r4, #1
 800e1d2:	3508      	adds	r5, #8
 800e1d4:	e762      	b.n	800e09c <_dtoa_r+0x39c>
 800e1d6:	2602      	movs	r6, #2
 800e1d8:	e765      	b.n	800e0a6 <_dtoa_r+0x3a6>
 800e1da:	9c03      	ldr	r4, [sp, #12]
 800e1dc:	46b8      	mov	r8, r7
 800e1de:	e784      	b.n	800e0ea <_dtoa_r+0x3ea>
 800e1e0:	4b27      	ldr	r3, [pc, #156]	@ (800e280 <_dtoa_r+0x580>)
 800e1e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e1e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e1e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e1ec:	4454      	add	r4, sl
 800e1ee:	2900      	cmp	r1, #0
 800e1f0:	d054      	beq.n	800e29c <_dtoa_r+0x59c>
 800e1f2:	4929      	ldr	r1, [pc, #164]	@ (800e298 <_dtoa_r+0x598>)
 800e1f4:	2000      	movs	r0, #0
 800e1f6:	f7f2 fb29 	bl	800084c <__aeabi_ddiv>
 800e1fa:	4633      	mov	r3, r6
 800e1fc:	462a      	mov	r2, r5
 800e1fe:	f7f2 f843 	bl	8000288 <__aeabi_dsub>
 800e202:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e206:	4656      	mov	r6, sl
 800e208:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e20c:	f7f2 fca4 	bl	8000b58 <__aeabi_d2iz>
 800e210:	4605      	mov	r5, r0
 800e212:	f7f2 f987 	bl	8000524 <__aeabi_i2d>
 800e216:	4602      	mov	r2, r0
 800e218:	460b      	mov	r3, r1
 800e21a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e21e:	f7f2 f833 	bl	8000288 <__aeabi_dsub>
 800e222:	3530      	adds	r5, #48	@ 0x30
 800e224:	4602      	mov	r2, r0
 800e226:	460b      	mov	r3, r1
 800e228:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e22c:	f806 5b01 	strb.w	r5, [r6], #1
 800e230:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e234:	f7f2 fc52 	bl	8000adc <__aeabi_dcmplt>
 800e238:	2800      	cmp	r0, #0
 800e23a:	d172      	bne.n	800e322 <_dtoa_r+0x622>
 800e23c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e240:	4911      	ldr	r1, [pc, #68]	@ (800e288 <_dtoa_r+0x588>)
 800e242:	2000      	movs	r0, #0
 800e244:	f7f2 f820 	bl	8000288 <__aeabi_dsub>
 800e248:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e24c:	f7f2 fc46 	bl	8000adc <__aeabi_dcmplt>
 800e250:	2800      	cmp	r0, #0
 800e252:	f040 80b4 	bne.w	800e3be <_dtoa_r+0x6be>
 800e256:	42a6      	cmp	r6, r4
 800e258:	f43f af70 	beq.w	800e13c <_dtoa_r+0x43c>
 800e25c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e260:	4b0a      	ldr	r3, [pc, #40]	@ (800e28c <_dtoa_r+0x58c>)
 800e262:	2200      	movs	r2, #0
 800e264:	f7f2 f9c8 	bl	80005f8 <__aeabi_dmul>
 800e268:	4b08      	ldr	r3, [pc, #32]	@ (800e28c <_dtoa_r+0x58c>)
 800e26a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e26e:	2200      	movs	r2, #0
 800e270:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e274:	f7f2 f9c0 	bl	80005f8 <__aeabi_dmul>
 800e278:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e27c:	e7c4      	b.n	800e208 <_dtoa_r+0x508>
 800e27e:	bf00      	nop
 800e280:	080117f8 	.word	0x080117f8
 800e284:	080117d0 	.word	0x080117d0
 800e288:	3ff00000 	.word	0x3ff00000
 800e28c:	40240000 	.word	0x40240000
 800e290:	401c0000 	.word	0x401c0000
 800e294:	40140000 	.word	0x40140000
 800e298:	3fe00000 	.word	0x3fe00000
 800e29c:	4631      	mov	r1, r6
 800e29e:	4628      	mov	r0, r5
 800e2a0:	f7f2 f9aa 	bl	80005f8 <__aeabi_dmul>
 800e2a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e2a8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e2aa:	4656      	mov	r6, sl
 800e2ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e2b0:	f7f2 fc52 	bl	8000b58 <__aeabi_d2iz>
 800e2b4:	4605      	mov	r5, r0
 800e2b6:	f7f2 f935 	bl	8000524 <__aeabi_i2d>
 800e2ba:	4602      	mov	r2, r0
 800e2bc:	460b      	mov	r3, r1
 800e2be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e2c2:	f7f1 ffe1 	bl	8000288 <__aeabi_dsub>
 800e2c6:	3530      	adds	r5, #48	@ 0x30
 800e2c8:	f806 5b01 	strb.w	r5, [r6], #1
 800e2cc:	4602      	mov	r2, r0
 800e2ce:	460b      	mov	r3, r1
 800e2d0:	42a6      	cmp	r6, r4
 800e2d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e2d6:	f04f 0200 	mov.w	r2, #0
 800e2da:	d124      	bne.n	800e326 <_dtoa_r+0x626>
 800e2dc:	4baf      	ldr	r3, [pc, #700]	@ (800e59c <_dtoa_r+0x89c>)
 800e2de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e2e2:	f7f1 ffd3 	bl	800028c <__adddf3>
 800e2e6:	4602      	mov	r2, r0
 800e2e8:	460b      	mov	r3, r1
 800e2ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e2ee:	f7f2 fc13 	bl	8000b18 <__aeabi_dcmpgt>
 800e2f2:	2800      	cmp	r0, #0
 800e2f4:	d163      	bne.n	800e3be <_dtoa_r+0x6be>
 800e2f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e2fa:	49a8      	ldr	r1, [pc, #672]	@ (800e59c <_dtoa_r+0x89c>)
 800e2fc:	2000      	movs	r0, #0
 800e2fe:	f7f1 ffc3 	bl	8000288 <__aeabi_dsub>
 800e302:	4602      	mov	r2, r0
 800e304:	460b      	mov	r3, r1
 800e306:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e30a:	f7f2 fbe7 	bl	8000adc <__aeabi_dcmplt>
 800e30e:	2800      	cmp	r0, #0
 800e310:	f43f af14 	beq.w	800e13c <_dtoa_r+0x43c>
 800e314:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e316:	1e73      	subs	r3, r6, #1
 800e318:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e31a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e31e:	2b30      	cmp	r3, #48	@ 0x30
 800e320:	d0f8      	beq.n	800e314 <_dtoa_r+0x614>
 800e322:	4647      	mov	r7, r8
 800e324:	e03b      	b.n	800e39e <_dtoa_r+0x69e>
 800e326:	4b9e      	ldr	r3, [pc, #632]	@ (800e5a0 <_dtoa_r+0x8a0>)
 800e328:	f7f2 f966 	bl	80005f8 <__aeabi_dmul>
 800e32c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e330:	e7bc      	b.n	800e2ac <_dtoa_r+0x5ac>
 800e332:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e336:	4656      	mov	r6, sl
 800e338:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e33c:	4620      	mov	r0, r4
 800e33e:	4629      	mov	r1, r5
 800e340:	f7f2 fa84 	bl	800084c <__aeabi_ddiv>
 800e344:	f7f2 fc08 	bl	8000b58 <__aeabi_d2iz>
 800e348:	4680      	mov	r8, r0
 800e34a:	f7f2 f8eb 	bl	8000524 <__aeabi_i2d>
 800e34e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e352:	f7f2 f951 	bl	80005f8 <__aeabi_dmul>
 800e356:	4602      	mov	r2, r0
 800e358:	460b      	mov	r3, r1
 800e35a:	4620      	mov	r0, r4
 800e35c:	4629      	mov	r1, r5
 800e35e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e362:	f7f1 ff91 	bl	8000288 <__aeabi_dsub>
 800e366:	f806 4b01 	strb.w	r4, [r6], #1
 800e36a:	9d03      	ldr	r5, [sp, #12]
 800e36c:	eba6 040a 	sub.w	r4, r6, sl
 800e370:	42a5      	cmp	r5, r4
 800e372:	4602      	mov	r2, r0
 800e374:	460b      	mov	r3, r1
 800e376:	d133      	bne.n	800e3e0 <_dtoa_r+0x6e0>
 800e378:	f7f1 ff88 	bl	800028c <__adddf3>
 800e37c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e380:	4604      	mov	r4, r0
 800e382:	460d      	mov	r5, r1
 800e384:	f7f2 fbc8 	bl	8000b18 <__aeabi_dcmpgt>
 800e388:	b9c0      	cbnz	r0, 800e3bc <_dtoa_r+0x6bc>
 800e38a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e38e:	4620      	mov	r0, r4
 800e390:	4629      	mov	r1, r5
 800e392:	f7f2 fb99 	bl	8000ac8 <__aeabi_dcmpeq>
 800e396:	b110      	cbz	r0, 800e39e <_dtoa_r+0x69e>
 800e398:	f018 0f01 	tst.w	r8, #1
 800e39c:	d10e      	bne.n	800e3bc <_dtoa_r+0x6bc>
 800e39e:	9902      	ldr	r1, [sp, #8]
 800e3a0:	4648      	mov	r0, r9
 800e3a2:	f000 fd77 	bl	800ee94 <_Bfree>
 800e3a6:	2300      	movs	r3, #0
 800e3a8:	7033      	strb	r3, [r6, #0]
 800e3aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e3ac:	3701      	adds	r7, #1
 800e3ae:	601f      	str	r7, [r3, #0]
 800e3b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	f000 824b 	beq.w	800e84e <_dtoa_r+0xb4e>
 800e3b8:	601e      	str	r6, [r3, #0]
 800e3ba:	e248      	b.n	800e84e <_dtoa_r+0xb4e>
 800e3bc:	46b8      	mov	r8, r7
 800e3be:	4633      	mov	r3, r6
 800e3c0:	461e      	mov	r6, r3
 800e3c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e3c6:	2a39      	cmp	r2, #57	@ 0x39
 800e3c8:	d106      	bne.n	800e3d8 <_dtoa_r+0x6d8>
 800e3ca:	459a      	cmp	sl, r3
 800e3cc:	d1f8      	bne.n	800e3c0 <_dtoa_r+0x6c0>
 800e3ce:	2230      	movs	r2, #48	@ 0x30
 800e3d0:	f108 0801 	add.w	r8, r8, #1
 800e3d4:	f88a 2000 	strb.w	r2, [sl]
 800e3d8:	781a      	ldrb	r2, [r3, #0]
 800e3da:	3201      	adds	r2, #1
 800e3dc:	701a      	strb	r2, [r3, #0]
 800e3de:	e7a0      	b.n	800e322 <_dtoa_r+0x622>
 800e3e0:	4b6f      	ldr	r3, [pc, #444]	@ (800e5a0 <_dtoa_r+0x8a0>)
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	f7f2 f908 	bl	80005f8 <__aeabi_dmul>
 800e3e8:	2200      	movs	r2, #0
 800e3ea:	2300      	movs	r3, #0
 800e3ec:	4604      	mov	r4, r0
 800e3ee:	460d      	mov	r5, r1
 800e3f0:	f7f2 fb6a 	bl	8000ac8 <__aeabi_dcmpeq>
 800e3f4:	2800      	cmp	r0, #0
 800e3f6:	d09f      	beq.n	800e338 <_dtoa_r+0x638>
 800e3f8:	e7d1      	b.n	800e39e <_dtoa_r+0x69e>
 800e3fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e3fc:	2a00      	cmp	r2, #0
 800e3fe:	f000 80ea 	beq.w	800e5d6 <_dtoa_r+0x8d6>
 800e402:	9a07      	ldr	r2, [sp, #28]
 800e404:	2a01      	cmp	r2, #1
 800e406:	f300 80cd 	bgt.w	800e5a4 <_dtoa_r+0x8a4>
 800e40a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e40c:	2a00      	cmp	r2, #0
 800e40e:	f000 80c1 	beq.w	800e594 <_dtoa_r+0x894>
 800e412:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e416:	9c08      	ldr	r4, [sp, #32]
 800e418:	9e00      	ldr	r6, [sp, #0]
 800e41a:	9a00      	ldr	r2, [sp, #0]
 800e41c:	441a      	add	r2, r3
 800e41e:	9200      	str	r2, [sp, #0]
 800e420:	9a06      	ldr	r2, [sp, #24]
 800e422:	2101      	movs	r1, #1
 800e424:	441a      	add	r2, r3
 800e426:	4648      	mov	r0, r9
 800e428:	9206      	str	r2, [sp, #24]
 800e42a:	f000 fde7 	bl	800effc <__i2b>
 800e42e:	4605      	mov	r5, r0
 800e430:	b166      	cbz	r6, 800e44c <_dtoa_r+0x74c>
 800e432:	9b06      	ldr	r3, [sp, #24]
 800e434:	2b00      	cmp	r3, #0
 800e436:	dd09      	ble.n	800e44c <_dtoa_r+0x74c>
 800e438:	42b3      	cmp	r3, r6
 800e43a:	9a00      	ldr	r2, [sp, #0]
 800e43c:	bfa8      	it	ge
 800e43e:	4633      	movge	r3, r6
 800e440:	1ad2      	subs	r2, r2, r3
 800e442:	9200      	str	r2, [sp, #0]
 800e444:	9a06      	ldr	r2, [sp, #24]
 800e446:	1af6      	subs	r6, r6, r3
 800e448:	1ad3      	subs	r3, r2, r3
 800e44a:	9306      	str	r3, [sp, #24]
 800e44c:	9b08      	ldr	r3, [sp, #32]
 800e44e:	b30b      	cbz	r3, 800e494 <_dtoa_r+0x794>
 800e450:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e452:	2b00      	cmp	r3, #0
 800e454:	f000 80c6 	beq.w	800e5e4 <_dtoa_r+0x8e4>
 800e458:	2c00      	cmp	r4, #0
 800e45a:	f000 80c0 	beq.w	800e5de <_dtoa_r+0x8de>
 800e45e:	4629      	mov	r1, r5
 800e460:	4622      	mov	r2, r4
 800e462:	4648      	mov	r0, r9
 800e464:	f000 fe82 	bl	800f16c <__pow5mult>
 800e468:	9a02      	ldr	r2, [sp, #8]
 800e46a:	4601      	mov	r1, r0
 800e46c:	4605      	mov	r5, r0
 800e46e:	4648      	mov	r0, r9
 800e470:	f000 fdda 	bl	800f028 <__multiply>
 800e474:	9902      	ldr	r1, [sp, #8]
 800e476:	4680      	mov	r8, r0
 800e478:	4648      	mov	r0, r9
 800e47a:	f000 fd0b 	bl	800ee94 <_Bfree>
 800e47e:	9b08      	ldr	r3, [sp, #32]
 800e480:	1b1b      	subs	r3, r3, r4
 800e482:	9308      	str	r3, [sp, #32]
 800e484:	f000 80b1 	beq.w	800e5ea <_dtoa_r+0x8ea>
 800e488:	9a08      	ldr	r2, [sp, #32]
 800e48a:	4641      	mov	r1, r8
 800e48c:	4648      	mov	r0, r9
 800e48e:	f000 fe6d 	bl	800f16c <__pow5mult>
 800e492:	9002      	str	r0, [sp, #8]
 800e494:	2101      	movs	r1, #1
 800e496:	4648      	mov	r0, r9
 800e498:	f000 fdb0 	bl	800effc <__i2b>
 800e49c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e49e:	4604      	mov	r4, r0
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	f000 81d8 	beq.w	800e856 <_dtoa_r+0xb56>
 800e4a6:	461a      	mov	r2, r3
 800e4a8:	4601      	mov	r1, r0
 800e4aa:	4648      	mov	r0, r9
 800e4ac:	f000 fe5e 	bl	800f16c <__pow5mult>
 800e4b0:	9b07      	ldr	r3, [sp, #28]
 800e4b2:	2b01      	cmp	r3, #1
 800e4b4:	4604      	mov	r4, r0
 800e4b6:	f300 809f 	bgt.w	800e5f8 <_dtoa_r+0x8f8>
 800e4ba:	9b04      	ldr	r3, [sp, #16]
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	f040 8097 	bne.w	800e5f0 <_dtoa_r+0x8f0>
 800e4c2:	9b05      	ldr	r3, [sp, #20]
 800e4c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	f040 8093 	bne.w	800e5f4 <_dtoa_r+0x8f4>
 800e4ce:	9b05      	ldr	r3, [sp, #20]
 800e4d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e4d4:	0d1b      	lsrs	r3, r3, #20
 800e4d6:	051b      	lsls	r3, r3, #20
 800e4d8:	b133      	cbz	r3, 800e4e8 <_dtoa_r+0x7e8>
 800e4da:	9b00      	ldr	r3, [sp, #0]
 800e4dc:	3301      	adds	r3, #1
 800e4de:	9300      	str	r3, [sp, #0]
 800e4e0:	9b06      	ldr	r3, [sp, #24]
 800e4e2:	3301      	adds	r3, #1
 800e4e4:	9306      	str	r3, [sp, #24]
 800e4e6:	2301      	movs	r3, #1
 800e4e8:	9308      	str	r3, [sp, #32]
 800e4ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	f000 81b8 	beq.w	800e862 <_dtoa_r+0xb62>
 800e4f2:	6923      	ldr	r3, [r4, #16]
 800e4f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e4f8:	6918      	ldr	r0, [r3, #16]
 800e4fa:	f000 fd33 	bl	800ef64 <__hi0bits>
 800e4fe:	f1c0 0020 	rsb	r0, r0, #32
 800e502:	9b06      	ldr	r3, [sp, #24]
 800e504:	4418      	add	r0, r3
 800e506:	f010 001f 	ands.w	r0, r0, #31
 800e50a:	f000 8082 	beq.w	800e612 <_dtoa_r+0x912>
 800e50e:	f1c0 0320 	rsb	r3, r0, #32
 800e512:	2b04      	cmp	r3, #4
 800e514:	dd73      	ble.n	800e5fe <_dtoa_r+0x8fe>
 800e516:	9b00      	ldr	r3, [sp, #0]
 800e518:	f1c0 001c 	rsb	r0, r0, #28
 800e51c:	4403      	add	r3, r0
 800e51e:	9300      	str	r3, [sp, #0]
 800e520:	9b06      	ldr	r3, [sp, #24]
 800e522:	4403      	add	r3, r0
 800e524:	4406      	add	r6, r0
 800e526:	9306      	str	r3, [sp, #24]
 800e528:	9b00      	ldr	r3, [sp, #0]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	dd05      	ble.n	800e53a <_dtoa_r+0x83a>
 800e52e:	9902      	ldr	r1, [sp, #8]
 800e530:	461a      	mov	r2, r3
 800e532:	4648      	mov	r0, r9
 800e534:	f000 fe74 	bl	800f220 <__lshift>
 800e538:	9002      	str	r0, [sp, #8]
 800e53a:	9b06      	ldr	r3, [sp, #24]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	dd05      	ble.n	800e54c <_dtoa_r+0x84c>
 800e540:	4621      	mov	r1, r4
 800e542:	461a      	mov	r2, r3
 800e544:	4648      	mov	r0, r9
 800e546:	f000 fe6b 	bl	800f220 <__lshift>
 800e54a:	4604      	mov	r4, r0
 800e54c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d061      	beq.n	800e616 <_dtoa_r+0x916>
 800e552:	9802      	ldr	r0, [sp, #8]
 800e554:	4621      	mov	r1, r4
 800e556:	f000 fecf 	bl	800f2f8 <__mcmp>
 800e55a:	2800      	cmp	r0, #0
 800e55c:	da5b      	bge.n	800e616 <_dtoa_r+0x916>
 800e55e:	2300      	movs	r3, #0
 800e560:	9902      	ldr	r1, [sp, #8]
 800e562:	220a      	movs	r2, #10
 800e564:	4648      	mov	r0, r9
 800e566:	f000 fcb7 	bl	800eed8 <__multadd>
 800e56a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e56c:	9002      	str	r0, [sp, #8]
 800e56e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800e572:	2b00      	cmp	r3, #0
 800e574:	f000 8177 	beq.w	800e866 <_dtoa_r+0xb66>
 800e578:	4629      	mov	r1, r5
 800e57a:	2300      	movs	r3, #0
 800e57c:	220a      	movs	r2, #10
 800e57e:	4648      	mov	r0, r9
 800e580:	f000 fcaa 	bl	800eed8 <__multadd>
 800e584:	f1bb 0f00 	cmp.w	fp, #0
 800e588:	4605      	mov	r5, r0
 800e58a:	dc6f      	bgt.n	800e66c <_dtoa_r+0x96c>
 800e58c:	9b07      	ldr	r3, [sp, #28]
 800e58e:	2b02      	cmp	r3, #2
 800e590:	dc49      	bgt.n	800e626 <_dtoa_r+0x926>
 800e592:	e06b      	b.n	800e66c <_dtoa_r+0x96c>
 800e594:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e596:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e59a:	e73c      	b.n	800e416 <_dtoa_r+0x716>
 800e59c:	3fe00000 	.word	0x3fe00000
 800e5a0:	40240000 	.word	0x40240000
 800e5a4:	9b03      	ldr	r3, [sp, #12]
 800e5a6:	1e5c      	subs	r4, r3, #1
 800e5a8:	9b08      	ldr	r3, [sp, #32]
 800e5aa:	42a3      	cmp	r3, r4
 800e5ac:	db09      	blt.n	800e5c2 <_dtoa_r+0x8c2>
 800e5ae:	1b1c      	subs	r4, r3, r4
 800e5b0:	9b03      	ldr	r3, [sp, #12]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	f6bf af30 	bge.w	800e418 <_dtoa_r+0x718>
 800e5b8:	9b00      	ldr	r3, [sp, #0]
 800e5ba:	9a03      	ldr	r2, [sp, #12]
 800e5bc:	1a9e      	subs	r6, r3, r2
 800e5be:	2300      	movs	r3, #0
 800e5c0:	e72b      	b.n	800e41a <_dtoa_r+0x71a>
 800e5c2:	9b08      	ldr	r3, [sp, #32]
 800e5c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e5c6:	9408      	str	r4, [sp, #32]
 800e5c8:	1ae3      	subs	r3, r4, r3
 800e5ca:	441a      	add	r2, r3
 800e5cc:	9e00      	ldr	r6, [sp, #0]
 800e5ce:	9b03      	ldr	r3, [sp, #12]
 800e5d0:	920d      	str	r2, [sp, #52]	@ 0x34
 800e5d2:	2400      	movs	r4, #0
 800e5d4:	e721      	b.n	800e41a <_dtoa_r+0x71a>
 800e5d6:	9c08      	ldr	r4, [sp, #32]
 800e5d8:	9e00      	ldr	r6, [sp, #0]
 800e5da:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e5dc:	e728      	b.n	800e430 <_dtoa_r+0x730>
 800e5de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e5e2:	e751      	b.n	800e488 <_dtoa_r+0x788>
 800e5e4:	9a08      	ldr	r2, [sp, #32]
 800e5e6:	9902      	ldr	r1, [sp, #8]
 800e5e8:	e750      	b.n	800e48c <_dtoa_r+0x78c>
 800e5ea:	f8cd 8008 	str.w	r8, [sp, #8]
 800e5ee:	e751      	b.n	800e494 <_dtoa_r+0x794>
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	e779      	b.n	800e4e8 <_dtoa_r+0x7e8>
 800e5f4:	9b04      	ldr	r3, [sp, #16]
 800e5f6:	e777      	b.n	800e4e8 <_dtoa_r+0x7e8>
 800e5f8:	2300      	movs	r3, #0
 800e5fa:	9308      	str	r3, [sp, #32]
 800e5fc:	e779      	b.n	800e4f2 <_dtoa_r+0x7f2>
 800e5fe:	d093      	beq.n	800e528 <_dtoa_r+0x828>
 800e600:	9a00      	ldr	r2, [sp, #0]
 800e602:	331c      	adds	r3, #28
 800e604:	441a      	add	r2, r3
 800e606:	9200      	str	r2, [sp, #0]
 800e608:	9a06      	ldr	r2, [sp, #24]
 800e60a:	441a      	add	r2, r3
 800e60c:	441e      	add	r6, r3
 800e60e:	9206      	str	r2, [sp, #24]
 800e610:	e78a      	b.n	800e528 <_dtoa_r+0x828>
 800e612:	4603      	mov	r3, r0
 800e614:	e7f4      	b.n	800e600 <_dtoa_r+0x900>
 800e616:	9b03      	ldr	r3, [sp, #12]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	46b8      	mov	r8, r7
 800e61c:	dc20      	bgt.n	800e660 <_dtoa_r+0x960>
 800e61e:	469b      	mov	fp, r3
 800e620:	9b07      	ldr	r3, [sp, #28]
 800e622:	2b02      	cmp	r3, #2
 800e624:	dd1e      	ble.n	800e664 <_dtoa_r+0x964>
 800e626:	f1bb 0f00 	cmp.w	fp, #0
 800e62a:	f47f adb1 	bne.w	800e190 <_dtoa_r+0x490>
 800e62e:	4621      	mov	r1, r4
 800e630:	465b      	mov	r3, fp
 800e632:	2205      	movs	r2, #5
 800e634:	4648      	mov	r0, r9
 800e636:	f000 fc4f 	bl	800eed8 <__multadd>
 800e63a:	4601      	mov	r1, r0
 800e63c:	4604      	mov	r4, r0
 800e63e:	9802      	ldr	r0, [sp, #8]
 800e640:	f000 fe5a 	bl	800f2f8 <__mcmp>
 800e644:	2800      	cmp	r0, #0
 800e646:	f77f ada3 	ble.w	800e190 <_dtoa_r+0x490>
 800e64a:	4656      	mov	r6, sl
 800e64c:	2331      	movs	r3, #49	@ 0x31
 800e64e:	f806 3b01 	strb.w	r3, [r6], #1
 800e652:	f108 0801 	add.w	r8, r8, #1
 800e656:	e59f      	b.n	800e198 <_dtoa_r+0x498>
 800e658:	9c03      	ldr	r4, [sp, #12]
 800e65a:	46b8      	mov	r8, r7
 800e65c:	4625      	mov	r5, r4
 800e65e:	e7f4      	b.n	800e64a <_dtoa_r+0x94a>
 800e660:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e664:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e666:	2b00      	cmp	r3, #0
 800e668:	f000 8101 	beq.w	800e86e <_dtoa_r+0xb6e>
 800e66c:	2e00      	cmp	r6, #0
 800e66e:	dd05      	ble.n	800e67c <_dtoa_r+0x97c>
 800e670:	4629      	mov	r1, r5
 800e672:	4632      	mov	r2, r6
 800e674:	4648      	mov	r0, r9
 800e676:	f000 fdd3 	bl	800f220 <__lshift>
 800e67a:	4605      	mov	r5, r0
 800e67c:	9b08      	ldr	r3, [sp, #32]
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d05c      	beq.n	800e73c <_dtoa_r+0xa3c>
 800e682:	6869      	ldr	r1, [r5, #4]
 800e684:	4648      	mov	r0, r9
 800e686:	f000 fbc5 	bl	800ee14 <_Balloc>
 800e68a:	4606      	mov	r6, r0
 800e68c:	b928      	cbnz	r0, 800e69a <_dtoa_r+0x99a>
 800e68e:	4b82      	ldr	r3, [pc, #520]	@ (800e898 <_dtoa_r+0xb98>)
 800e690:	4602      	mov	r2, r0
 800e692:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e696:	f7ff bb4a 	b.w	800dd2e <_dtoa_r+0x2e>
 800e69a:	692a      	ldr	r2, [r5, #16]
 800e69c:	3202      	adds	r2, #2
 800e69e:	0092      	lsls	r2, r2, #2
 800e6a0:	f105 010c 	add.w	r1, r5, #12
 800e6a4:	300c      	adds	r0, #12
 800e6a6:	f7ff fa93 	bl	800dbd0 <memcpy>
 800e6aa:	2201      	movs	r2, #1
 800e6ac:	4631      	mov	r1, r6
 800e6ae:	4648      	mov	r0, r9
 800e6b0:	f000 fdb6 	bl	800f220 <__lshift>
 800e6b4:	f10a 0301 	add.w	r3, sl, #1
 800e6b8:	9300      	str	r3, [sp, #0]
 800e6ba:	eb0a 030b 	add.w	r3, sl, fp
 800e6be:	9308      	str	r3, [sp, #32]
 800e6c0:	9b04      	ldr	r3, [sp, #16]
 800e6c2:	f003 0301 	and.w	r3, r3, #1
 800e6c6:	462f      	mov	r7, r5
 800e6c8:	9306      	str	r3, [sp, #24]
 800e6ca:	4605      	mov	r5, r0
 800e6cc:	9b00      	ldr	r3, [sp, #0]
 800e6ce:	9802      	ldr	r0, [sp, #8]
 800e6d0:	4621      	mov	r1, r4
 800e6d2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800e6d6:	f7ff fa89 	bl	800dbec <quorem>
 800e6da:	4603      	mov	r3, r0
 800e6dc:	3330      	adds	r3, #48	@ 0x30
 800e6de:	9003      	str	r0, [sp, #12]
 800e6e0:	4639      	mov	r1, r7
 800e6e2:	9802      	ldr	r0, [sp, #8]
 800e6e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6e6:	f000 fe07 	bl	800f2f8 <__mcmp>
 800e6ea:	462a      	mov	r2, r5
 800e6ec:	9004      	str	r0, [sp, #16]
 800e6ee:	4621      	mov	r1, r4
 800e6f0:	4648      	mov	r0, r9
 800e6f2:	f000 fe1d 	bl	800f330 <__mdiff>
 800e6f6:	68c2      	ldr	r2, [r0, #12]
 800e6f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6fa:	4606      	mov	r6, r0
 800e6fc:	bb02      	cbnz	r2, 800e740 <_dtoa_r+0xa40>
 800e6fe:	4601      	mov	r1, r0
 800e700:	9802      	ldr	r0, [sp, #8]
 800e702:	f000 fdf9 	bl	800f2f8 <__mcmp>
 800e706:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e708:	4602      	mov	r2, r0
 800e70a:	4631      	mov	r1, r6
 800e70c:	4648      	mov	r0, r9
 800e70e:	920c      	str	r2, [sp, #48]	@ 0x30
 800e710:	9309      	str	r3, [sp, #36]	@ 0x24
 800e712:	f000 fbbf 	bl	800ee94 <_Bfree>
 800e716:	9b07      	ldr	r3, [sp, #28]
 800e718:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e71a:	9e00      	ldr	r6, [sp, #0]
 800e71c:	ea42 0103 	orr.w	r1, r2, r3
 800e720:	9b06      	ldr	r3, [sp, #24]
 800e722:	4319      	orrs	r1, r3
 800e724:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e726:	d10d      	bne.n	800e744 <_dtoa_r+0xa44>
 800e728:	2b39      	cmp	r3, #57	@ 0x39
 800e72a:	d027      	beq.n	800e77c <_dtoa_r+0xa7c>
 800e72c:	9a04      	ldr	r2, [sp, #16]
 800e72e:	2a00      	cmp	r2, #0
 800e730:	dd01      	ble.n	800e736 <_dtoa_r+0xa36>
 800e732:	9b03      	ldr	r3, [sp, #12]
 800e734:	3331      	adds	r3, #49	@ 0x31
 800e736:	f88b 3000 	strb.w	r3, [fp]
 800e73a:	e52e      	b.n	800e19a <_dtoa_r+0x49a>
 800e73c:	4628      	mov	r0, r5
 800e73e:	e7b9      	b.n	800e6b4 <_dtoa_r+0x9b4>
 800e740:	2201      	movs	r2, #1
 800e742:	e7e2      	b.n	800e70a <_dtoa_r+0xa0a>
 800e744:	9904      	ldr	r1, [sp, #16]
 800e746:	2900      	cmp	r1, #0
 800e748:	db04      	blt.n	800e754 <_dtoa_r+0xa54>
 800e74a:	9807      	ldr	r0, [sp, #28]
 800e74c:	4301      	orrs	r1, r0
 800e74e:	9806      	ldr	r0, [sp, #24]
 800e750:	4301      	orrs	r1, r0
 800e752:	d120      	bne.n	800e796 <_dtoa_r+0xa96>
 800e754:	2a00      	cmp	r2, #0
 800e756:	ddee      	ble.n	800e736 <_dtoa_r+0xa36>
 800e758:	9902      	ldr	r1, [sp, #8]
 800e75a:	9300      	str	r3, [sp, #0]
 800e75c:	2201      	movs	r2, #1
 800e75e:	4648      	mov	r0, r9
 800e760:	f000 fd5e 	bl	800f220 <__lshift>
 800e764:	4621      	mov	r1, r4
 800e766:	9002      	str	r0, [sp, #8]
 800e768:	f000 fdc6 	bl	800f2f8 <__mcmp>
 800e76c:	2800      	cmp	r0, #0
 800e76e:	9b00      	ldr	r3, [sp, #0]
 800e770:	dc02      	bgt.n	800e778 <_dtoa_r+0xa78>
 800e772:	d1e0      	bne.n	800e736 <_dtoa_r+0xa36>
 800e774:	07da      	lsls	r2, r3, #31
 800e776:	d5de      	bpl.n	800e736 <_dtoa_r+0xa36>
 800e778:	2b39      	cmp	r3, #57	@ 0x39
 800e77a:	d1da      	bne.n	800e732 <_dtoa_r+0xa32>
 800e77c:	2339      	movs	r3, #57	@ 0x39
 800e77e:	f88b 3000 	strb.w	r3, [fp]
 800e782:	4633      	mov	r3, r6
 800e784:	461e      	mov	r6, r3
 800e786:	3b01      	subs	r3, #1
 800e788:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e78c:	2a39      	cmp	r2, #57	@ 0x39
 800e78e:	d04e      	beq.n	800e82e <_dtoa_r+0xb2e>
 800e790:	3201      	adds	r2, #1
 800e792:	701a      	strb	r2, [r3, #0]
 800e794:	e501      	b.n	800e19a <_dtoa_r+0x49a>
 800e796:	2a00      	cmp	r2, #0
 800e798:	dd03      	ble.n	800e7a2 <_dtoa_r+0xaa2>
 800e79a:	2b39      	cmp	r3, #57	@ 0x39
 800e79c:	d0ee      	beq.n	800e77c <_dtoa_r+0xa7c>
 800e79e:	3301      	adds	r3, #1
 800e7a0:	e7c9      	b.n	800e736 <_dtoa_r+0xa36>
 800e7a2:	9a00      	ldr	r2, [sp, #0]
 800e7a4:	9908      	ldr	r1, [sp, #32]
 800e7a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e7aa:	428a      	cmp	r2, r1
 800e7ac:	d028      	beq.n	800e800 <_dtoa_r+0xb00>
 800e7ae:	9902      	ldr	r1, [sp, #8]
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	220a      	movs	r2, #10
 800e7b4:	4648      	mov	r0, r9
 800e7b6:	f000 fb8f 	bl	800eed8 <__multadd>
 800e7ba:	42af      	cmp	r7, r5
 800e7bc:	9002      	str	r0, [sp, #8]
 800e7be:	f04f 0300 	mov.w	r3, #0
 800e7c2:	f04f 020a 	mov.w	r2, #10
 800e7c6:	4639      	mov	r1, r7
 800e7c8:	4648      	mov	r0, r9
 800e7ca:	d107      	bne.n	800e7dc <_dtoa_r+0xadc>
 800e7cc:	f000 fb84 	bl	800eed8 <__multadd>
 800e7d0:	4607      	mov	r7, r0
 800e7d2:	4605      	mov	r5, r0
 800e7d4:	9b00      	ldr	r3, [sp, #0]
 800e7d6:	3301      	adds	r3, #1
 800e7d8:	9300      	str	r3, [sp, #0]
 800e7da:	e777      	b.n	800e6cc <_dtoa_r+0x9cc>
 800e7dc:	f000 fb7c 	bl	800eed8 <__multadd>
 800e7e0:	4629      	mov	r1, r5
 800e7e2:	4607      	mov	r7, r0
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	220a      	movs	r2, #10
 800e7e8:	4648      	mov	r0, r9
 800e7ea:	f000 fb75 	bl	800eed8 <__multadd>
 800e7ee:	4605      	mov	r5, r0
 800e7f0:	e7f0      	b.n	800e7d4 <_dtoa_r+0xad4>
 800e7f2:	f1bb 0f00 	cmp.w	fp, #0
 800e7f6:	bfcc      	ite	gt
 800e7f8:	465e      	movgt	r6, fp
 800e7fa:	2601      	movle	r6, #1
 800e7fc:	4456      	add	r6, sl
 800e7fe:	2700      	movs	r7, #0
 800e800:	9902      	ldr	r1, [sp, #8]
 800e802:	9300      	str	r3, [sp, #0]
 800e804:	2201      	movs	r2, #1
 800e806:	4648      	mov	r0, r9
 800e808:	f000 fd0a 	bl	800f220 <__lshift>
 800e80c:	4621      	mov	r1, r4
 800e80e:	9002      	str	r0, [sp, #8]
 800e810:	f000 fd72 	bl	800f2f8 <__mcmp>
 800e814:	2800      	cmp	r0, #0
 800e816:	dcb4      	bgt.n	800e782 <_dtoa_r+0xa82>
 800e818:	d102      	bne.n	800e820 <_dtoa_r+0xb20>
 800e81a:	9b00      	ldr	r3, [sp, #0]
 800e81c:	07db      	lsls	r3, r3, #31
 800e81e:	d4b0      	bmi.n	800e782 <_dtoa_r+0xa82>
 800e820:	4633      	mov	r3, r6
 800e822:	461e      	mov	r6, r3
 800e824:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e828:	2a30      	cmp	r2, #48	@ 0x30
 800e82a:	d0fa      	beq.n	800e822 <_dtoa_r+0xb22>
 800e82c:	e4b5      	b.n	800e19a <_dtoa_r+0x49a>
 800e82e:	459a      	cmp	sl, r3
 800e830:	d1a8      	bne.n	800e784 <_dtoa_r+0xa84>
 800e832:	2331      	movs	r3, #49	@ 0x31
 800e834:	f108 0801 	add.w	r8, r8, #1
 800e838:	f88a 3000 	strb.w	r3, [sl]
 800e83c:	e4ad      	b.n	800e19a <_dtoa_r+0x49a>
 800e83e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e840:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e89c <_dtoa_r+0xb9c>
 800e844:	b11b      	cbz	r3, 800e84e <_dtoa_r+0xb4e>
 800e846:	f10a 0308 	add.w	r3, sl, #8
 800e84a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e84c:	6013      	str	r3, [r2, #0]
 800e84e:	4650      	mov	r0, sl
 800e850:	b017      	add	sp, #92	@ 0x5c
 800e852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e856:	9b07      	ldr	r3, [sp, #28]
 800e858:	2b01      	cmp	r3, #1
 800e85a:	f77f ae2e 	ble.w	800e4ba <_dtoa_r+0x7ba>
 800e85e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e860:	9308      	str	r3, [sp, #32]
 800e862:	2001      	movs	r0, #1
 800e864:	e64d      	b.n	800e502 <_dtoa_r+0x802>
 800e866:	f1bb 0f00 	cmp.w	fp, #0
 800e86a:	f77f aed9 	ble.w	800e620 <_dtoa_r+0x920>
 800e86e:	4656      	mov	r6, sl
 800e870:	9802      	ldr	r0, [sp, #8]
 800e872:	4621      	mov	r1, r4
 800e874:	f7ff f9ba 	bl	800dbec <quorem>
 800e878:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e87c:	f806 3b01 	strb.w	r3, [r6], #1
 800e880:	eba6 020a 	sub.w	r2, r6, sl
 800e884:	4593      	cmp	fp, r2
 800e886:	ddb4      	ble.n	800e7f2 <_dtoa_r+0xaf2>
 800e888:	9902      	ldr	r1, [sp, #8]
 800e88a:	2300      	movs	r3, #0
 800e88c:	220a      	movs	r2, #10
 800e88e:	4648      	mov	r0, r9
 800e890:	f000 fb22 	bl	800eed8 <__multadd>
 800e894:	9002      	str	r0, [sp, #8]
 800e896:	e7eb      	b.n	800e870 <_dtoa_r+0xb70>
 800e898:	08011600 	.word	0x08011600
 800e89c:	08011584 	.word	0x08011584

0800e8a0 <__ssputs_r>:
 800e8a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8a4:	688e      	ldr	r6, [r1, #8]
 800e8a6:	461f      	mov	r7, r3
 800e8a8:	42be      	cmp	r6, r7
 800e8aa:	680b      	ldr	r3, [r1, #0]
 800e8ac:	4682      	mov	sl, r0
 800e8ae:	460c      	mov	r4, r1
 800e8b0:	4690      	mov	r8, r2
 800e8b2:	d82d      	bhi.n	800e910 <__ssputs_r+0x70>
 800e8b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e8b8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e8bc:	d026      	beq.n	800e90c <__ssputs_r+0x6c>
 800e8be:	6965      	ldr	r5, [r4, #20]
 800e8c0:	6909      	ldr	r1, [r1, #16]
 800e8c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e8c6:	eba3 0901 	sub.w	r9, r3, r1
 800e8ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e8ce:	1c7b      	adds	r3, r7, #1
 800e8d0:	444b      	add	r3, r9
 800e8d2:	106d      	asrs	r5, r5, #1
 800e8d4:	429d      	cmp	r5, r3
 800e8d6:	bf38      	it	cc
 800e8d8:	461d      	movcc	r5, r3
 800e8da:	0553      	lsls	r3, r2, #21
 800e8dc:	d527      	bpl.n	800e92e <__ssputs_r+0x8e>
 800e8de:	4629      	mov	r1, r5
 800e8e0:	f000 f960 	bl	800eba4 <_malloc_r>
 800e8e4:	4606      	mov	r6, r0
 800e8e6:	b360      	cbz	r0, 800e942 <__ssputs_r+0xa2>
 800e8e8:	6921      	ldr	r1, [r4, #16]
 800e8ea:	464a      	mov	r2, r9
 800e8ec:	f7ff f970 	bl	800dbd0 <memcpy>
 800e8f0:	89a3      	ldrh	r3, [r4, #12]
 800e8f2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e8f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e8fa:	81a3      	strh	r3, [r4, #12]
 800e8fc:	6126      	str	r6, [r4, #16]
 800e8fe:	6165      	str	r5, [r4, #20]
 800e900:	444e      	add	r6, r9
 800e902:	eba5 0509 	sub.w	r5, r5, r9
 800e906:	6026      	str	r6, [r4, #0]
 800e908:	60a5      	str	r5, [r4, #8]
 800e90a:	463e      	mov	r6, r7
 800e90c:	42be      	cmp	r6, r7
 800e90e:	d900      	bls.n	800e912 <__ssputs_r+0x72>
 800e910:	463e      	mov	r6, r7
 800e912:	6820      	ldr	r0, [r4, #0]
 800e914:	4632      	mov	r2, r6
 800e916:	4641      	mov	r1, r8
 800e918:	f000 fe67 	bl	800f5ea <memmove>
 800e91c:	68a3      	ldr	r3, [r4, #8]
 800e91e:	1b9b      	subs	r3, r3, r6
 800e920:	60a3      	str	r3, [r4, #8]
 800e922:	6823      	ldr	r3, [r4, #0]
 800e924:	4433      	add	r3, r6
 800e926:	6023      	str	r3, [r4, #0]
 800e928:	2000      	movs	r0, #0
 800e92a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e92e:	462a      	mov	r2, r5
 800e930:	f000 fe2d 	bl	800f58e <_realloc_r>
 800e934:	4606      	mov	r6, r0
 800e936:	2800      	cmp	r0, #0
 800e938:	d1e0      	bne.n	800e8fc <__ssputs_r+0x5c>
 800e93a:	6921      	ldr	r1, [r4, #16]
 800e93c:	4650      	mov	r0, sl
 800e93e:	f000 fef7 	bl	800f730 <_free_r>
 800e942:	230c      	movs	r3, #12
 800e944:	f8ca 3000 	str.w	r3, [sl]
 800e948:	89a3      	ldrh	r3, [r4, #12]
 800e94a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e94e:	81a3      	strh	r3, [r4, #12]
 800e950:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e954:	e7e9      	b.n	800e92a <__ssputs_r+0x8a>
	...

0800e958 <_svfiprintf_r>:
 800e958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e95c:	4698      	mov	r8, r3
 800e95e:	898b      	ldrh	r3, [r1, #12]
 800e960:	061b      	lsls	r3, r3, #24
 800e962:	b09d      	sub	sp, #116	@ 0x74
 800e964:	4607      	mov	r7, r0
 800e966:	460d      	mov	r5, r1
 800e968:	4614      	mov	r4, r2
 800e96a:	d510      	bpl.n	800e98e <_svfiprintf_r+0x36>
 800e96c:	690b      	ldr	r3, [r1, #16]
 800e96e:	b973      	cbnz	r3, 800e98e <_svfiprintf_r+0x36>
 800e970:	2140      	movs	r1, #64	@ 0x40
 800e972:	f000 f917 	bl	800eba4 <_malloc_r>
 800e976:	6028      	str	r0, [r5, #0]
 800e978:	6128      	str	r0, [r5, #16]
 800e97a:	b930      	cbnz	r0, 800e98a <_svfiprintf_r+0x32>
 800e97c:	230c      	movs	r3, #12
 800e97e:	603b      	str	r3, [r7, #0]
 800e980:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e984:	b01d      	add	sp, #116	@ 0x74
 800e986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e98a:	2340      	movs	r3, #64	@ 0x40
 800e98c:	616b      	str	r3, [r5, #20]
 800e98e:	2300      	movs	r3, #0
 800e990:	9309      	str	r3, [sp, #36]	@ 0x24
 800e992:	2320      	movs	r3, #32
 800e994:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e998:	f8cd 800c 	str.w	r8, [sp, #12]
 800e99c:	2330      	movs	r3, #48	@ 0x30
 800e99e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800eb3c <_svfiprintf_r+0x1e4>
 800e9a2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e9a6:	f04f 0901 	mov.w	r9, #1
 800e9aa:	4623      	mov	r3, r4
 800e9ac:	469a      	mov	sl, r3
 800e9ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e9b2:	b10a      	cbz	r2, 800e9b8 <_svfiprintf_r+0x60>
 800e9b4:	2a25      	cmp	r2, #37	@ 0x25
 800e9b6:	d1f9      	bne.n	800e9ac <_svfiprintf_r+0x54>
 800e9b8:	ebba 0b04 	subs.w	fp, sl, r4
 800e9bc:	d00b      	beq.n	800e9d6 <_svfiprintf_r+0x7e>
 800e9be:	465b      	mov	r3, fp
 800e9c0:	4622      	mov	r2, r4
 800e9c2:	4629      	mov	r1, r5
 800e9c4:	4638      	mov	r0, r7
 800e9c6:	f7ff ff6b 	bl	800e8a0 <__ssputs_r>
 800e9ca:	3001      	adds	r0, #1
 800e9cc:	f000 80a7 	beq.w	800eb1e <_svfiprintf_r+0x1c6>
 800e9d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e9d2:	445a      	add	r2, fp
 800e9d4:	9209      	str	r2, [sp, #36]	@ 0x24
 800e9d6:	f89a 3000 	ldrb.w	r3, [sl]
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	f000 809f 	beq.w	800eb1e <_svfiprintf_r+0x1c6>
 800e9e0:	2300      	movs	r3, #0
 800e9e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e9e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e9ea:	f10a 0a01 	add.w	sl, sl, #1
 800e9ee:	9304      	str	r3, [sp, #16]
 800e9f0:	9307      	str	r3, [sp, #28]
 800e9f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e9f6:	931a      	str	r3, [sp, #104]	@ 0x68
 800e9f8:	4654      	mov	r4, sl
 800e9fa:	2205      	movs	r2, #5
 800e9fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea00:	484e      	ldr	r0, [pc, #312]	@ (800eb3c <_svfiprintf_r+0x1e4>)
 800ea02:	f7f1 fbe5 	bl	80001d0 <memchr>
 800ea06:	9a04      	ldr	r2, [sp, #16]
 800ea08:	b9d8      	cbnz	r0, 800ea42 <_svfiprintf_r+0xea>
 800ea0a:	06d0      	lsls	r0, r2, #27
 800ea0c:	bf44      	itt	mi
 800ea0e:	2320      	movmi	r3, #32
 800ea10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea14:	0711      	lsls	r1, r2, #28
 800ea16:	bf44      	itt	mi
 800ea18:	232b      	movmi	r3, #43	@ 0x2b
 800ea1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea1e:	f89a 3000 	ldrb.w	r3, [sl]
 800ea22:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea24:	d015      	beq.n	800ea52 <_svfiprintf_r+0xfa>
 800ea26:	9a07      	ldr	r2, [sp, #28]
 800ea28:	4654      	mov	r4, sl
 800ea2a:	2000      	movs	r0, #0
 800ea2c:	f04f 0c0a 	mov.w	ip, #10
 800ea30:	4621      	mov	r1, r4
 800ea32:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ea36:	3b30      	subs	r3, #48	@ 0x30
 800ea38:	2b09      	cmp	r3, #9
 800ea3a:	d94b      	bls.n	800ead4 <_svfiprintf_r+0x17c>
 800ea3c:	b1b0      	cbz	r0, 800ea6c <_svfiprintf_r+0x114>
 800ea3e:	9207      	str	r2, [sp, #28]
 800ea40:	e014      	b.n	800ea6c <_svfiprintf_r+0x114>
 800ea42:	eba0 0308 	sub.w	r3, r0, r8
 800ea46:	fa09 f303 	lsl.w	r3, r9, r3
 800ea4a:	4313      	orrs	r3, r2
 800ea4c:	9304      	str	r3, [sp, #16]
 800ea4e:	46a2      	mov	sl, r4
 800ea50:	e7d2      	b.n	800e9f8 <_svfiprintf_r+0xa0>
 800ea52:	9b03      	ldr	r3, [sp, #12]
 800ea54:	1d19      	adds	r1, r3, #4
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	9103      	str	r1, [sp, #12]
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	bfbb      	ittet	lt
 800ea5e:	425b      	neglt	r3, r3
 800ea60:	f042 0202 	orrlt.w	r2, r2, #2
 800ea64:	9307      	strge	r3, [sp, #28]
 800ea66:	9307      	strlt	r3, [sp, #28]
 800ea68:	bfb8      	it	lt
 800ea6a:	9204      	strlt	r2, [sp, #16]
 800ea6c:	7823      	ldrb	r3, [r4, #0]
 800ea6e:	2b2e      	cmp	r3, #46	@ 0x2e
 800ea70:	d10a      	bne.n	800ea88 <_svfiprintf_r+0x130>
 800ea72:	7863      	ldrb	r3, [r4, #1]
 800ea74:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea76:	d132      	bne.n	800eade <_svfiprintf_r+0x186>
 800ea78:	9b03      	ldr	r3, [sp, #12]
 800ea7a:	1d1a      	adds	r2, r3, #4
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	9203      	str	r2, [sp, #12]
 800ea80:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ea84:	3402      	adds	r4, #2
 800ea86:	9305      	str	r3, [sp, #20]
 800ea88:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800eb4c <_svfiprintf_r+0x1f4>
 800ea8c:	7821      	ldrb	r1, [r4, #0]
 800ea8e:	2203      	movs	r2, #3
 800ea90:	4650      	mov	r0, sl
 800ea92:	f7f1 fb9d 	bl	80001d0 <memchr>
 800ea96:	b138      	cbz	r0, 800eaa8 <_svfiprintf_r+0x150>
 800ea98:	9b04      	ldr	r3, [sp, #16]
 800ea9a:	eba0 000a 	sub.w	r0, r0, sl
 800ea9e:	2240      	movs	r2, #64	@ 0x40
 800eaa0:	4082      	lsls	r2, r0
 800eaa2:	4313      	orrs	r3, r2
 800eaa4:	3401      	adds	r4, #1
 800eaa6:	9304      	str	r3, [sp, #16]
 800eaa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eaac:	4824      	ldr	r0, [pc, #144]	@ (800eb40 <_svfiprintf_r+0x1e8>)
 800eaae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eab2:	2206      	movs	r2, #6
 800eab4:	f7f1 fb8c 	bl	80001d0 <memchr>
 800eab8:	2800      	cmp	r0, #0
 800eaba:	d036      	beq.n	800eb2a <_svfiprintf_r+0x1d2>
 800eabc:	4b21      	ldr	r3, [pc, #132]	@ (800eb44 <_svfiprintf_r+0x1ec>)
 800eabe:	bb1b      	cbnz	r3, 800eb08 <_svfiprintf_r+0x1b0>
 800eac0:	9b03      	ldr	r3, [sp, #12]
 800eac2:	3307      	adds	r3, #7
 800eac4:	f023 0307 	bic.w	r3, r3, #7
 800eac8:	3308      	adds	r3, #8
 800eaca:	9303      	str	r3, [sp, #12]
 800eacc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eace:	4433      	add	r3, r6
 800ead0:	9309      	str	r3, [sp, #36]	@ 0x24
 800ead2:	e76a      	b.n	800e9aa <_svfiprintf_r+0x52>
 800ead4:	fb0c 3202 	mla	r2, ip, r2, r3
 800ead8:	460c      	mov	r4, r1
 800eada:	2001      	movs	r0, #1
 800eadc:	e7a8      	b.n	800ea30 <_svfiprintf_r+0xd8>
 800eade:	2300      	movs	r3, #0
 800eae0:	3401      	adds	r4, #1
 800eae2:	9305      	str	r3, [sp, #20]
 800eae4:	4619      	mov	r1, r3
 800eae6:	f04f 0c0a 	mov.w	ip, #10
 800eaea:	4620      	mov	r0, r4
 800eaec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eaf0:	3a30      	subs	r2, #48	@ 0x30
 800eaf2:	2a09      	cmp	r2, #9
 800eaf4:	d903      	bls.n	800eafe <_svfiprintf_r+0x1a6>
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d0c6      	beq.n	800ea88 <_svfiprintf_r+0x130>
 800eafa:	9105      	str	r1, [sp, #20]
 800eafc:	e7c4      	b.n	800ea88 <_svfiprintf_r+0x130>
 800eafe:	fb0c 2101 	mla	r1, ip, r1, r2
 800eb02:	4604      	mov	r4, r0
 800eb04:	2301      	movs	r3, #1
 800eb06:	e7f0      	b.n	800eaea <_svfiprintf_r+0x192>
 800eb08:	ab03      	add	r3, sp, #12
 800eb0a:	9300      	str	r3, [sp, #0]
 800eb0c:	462a      	mov	r2, r5
 800eb0e:	4b0e      	ldr	r3, [pc, #56]	@ (800eb48 <_svfiprintf_r+0x1f0>)
 800eb10:	a904      	add	r1, sp, #16
 800eb12:	4638      	mov	r0, r7
 800eb14:	f7fe faf0 	bl	800d0f8 <_printf_float>
 800eb18:	1c42      	adds	r2, r0, #1
 800eb1a:	4606      	mov	r6, r0
 800eb1c:	d1d6      	bne.n	800eacc <_svfiprintf_r+0x174>
 800eb1e:	89ab      	ldrh	r3, [r5, #12]
 800eb20:	065b      	lsls	r3, r3, #25
 800eb22:	f53f af2d 	bmi.w	800e980 <_svfiprintf_r+0x28>
 800eb26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eb28:	e72c      	b.n	800e984 <_svfiprintf_r+0x2c>
 800eb2a:	ab03      	add	r3, sp, #12
 800eb2c:	9300      	str	r3, [sp, #0]
 800eb2e:	462a      	mov	r2, r5
 800eb30:	4b05      	ldr	r3, [pc, #20]	@ (800eb48 <_svfiprintf_r+0x1f0>)
 800eb32:	a904      	add	r1, sp, #16
 800eb34:	4638      	mov	r0, r7
 800eb36:	f7fe fd77 	bl	800d628 <_printf_i>
 800eb3a:	e7ed      	b.n	800eb18 <_svfiprintf_r+0x1c0>
 800eb3c:	08011611 	.word	0x08011611
 800eb40:	0801161b 	.word	0x0801161b
 800eb44:	0800d0f9 	.word	0x0800d0f9
 800eb48:	0800e8a1 	.word	0x0800e8a1
 800eb4c:	08011617 	.word	0x08011617

0800eb50 <malloc>:
 800eb50:	4b02      	ldr	r3, [pc, #8]	@ (800eb5c <malloc+0xc>)
 800eb52:	4601      	mov	r1, r0
 800eb54:	6818      	ldr	r0, [r3, #0]
 800eb56:	f000 b825 	b.w	800eba4 <_malloc_r>
 800eb5a:	bf00      	nop
 800eb5c:	20000034 	.word	0x20000034

0800eb60 <sbrk_aligned>:
 800eb60:	b570      	push	{r4, r5, r6, lr}
 800eb62:	4e0f      	ldr	r6, [pc, #60]	@ (800eba0 <sbrk_aligned+0x40>)
 800eb64:	460c      	mov	r4, r1
 800eb66:	6831      	ldr	r1, [r6, #0]
 800eb68:	4605      	mov	r5, r0
 800eb6a:	b911      	cbnz	r1, 800eb72 <sbrk_aligned+0x12>
 800eb6c:	f000 fd7c 	bl	800f668 <_sbrk_r>
 800eb70:	6030      	str	r0, [r6, #0]
 800eb72:	4621      	mov	r1, r4
 800eb74:	4628      	mov	r0, r5
 800eb76:	f000 fd77 	bl	800f668 <_sbrk_r>
 800eb7a:	1c43      	adds	r3, r0, #1
 800eb7c:	d103      	bne.n	800eb86 <sbrk_aligned+0x26>
 800eb7e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800eb82:	4620      	mov	r0, r4
 800eb84:	bd70      	pop	{r4, r5, r6, pc}
 800eb86:	1cc4      	adds	r4, r0, #3
 800eb88:	f024 0403 	bic.w	r4, r4, #3
 800eb8c:	42a0      	cmp	r0, r4
 800eb8e:	d0f8      	beq.n	800eb82 <sbrk_aligned+0x22>
 800eb90:	1a21      	subs	r1, r4, r0
 800eb92:	4628      	mov	r0, r5
 800eb94:	f000 fd68 	bl	800f668 <_sbrk_r>
 800eb98:	3001      	adds	r0, #1
 800eb9a:	d1f2      	bne.n	800eb82 <sbrk_aligned+0x22>
 800eb9c:	e7ef      	b.n	800eb7e <sbrk_aligned+0x1e>
 800eb9e:	bf00      	nop
 800eba0:	200054c0 	.word	0x200054c0

0800eba4 <_malloc_r>:
 800eba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eba8:	1ccd      	adds	r5, r1, #3
 800ebaa:	f025 0503 	bic.w	r5, r5, #3
 800ebae:	3508      	adds	r5, #8
 800ebb0:	2d0c      	cmp	r5, #12
 800ebb2:	bf38      	it	cc
 800ebb4:	250c      	movcc	r5, #12
 800ebb6:	2d00      	cmp	r5, #0
 800ebb8:	4606      	mov	r6, r0
 800ebba:	db01      	blt.n	800ebc0 <_malloc_r+0x1c>
 800ebbc:	42a9      	cmp	r1, r5
 800ebbe:	d904      	bls.n	800ebca <_malloc_r+0x26>
 800ebc0:	230c      	movs	r3, #12
 800ebc2:	6033      	str	r3, [r6, #0]
 800ebc4:	2000      	movs	r0, #0
 800ebc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ebca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800eca0 <_malloc_r+0xfc>
 800ebce:	f000 f915 	bl	800edfc <__malloc_lock>
 800ebd2:	f8d8 3000 	ldr.w	r3, [r8]
 800ebd6:	461c      	mov	r4, r3
 800ebd8:	bb44      	cbnz	r4, 800ec2c <_malloc_r+0x88>
 800ebda:	4629      	mov	r1, r5
 800ebdc:	4630      	mov	r0, r6
 800ebde:	f7ff ffbf 	bl	800eb60 <sbrk_aligned>
 800ebe2:	1c43      	adds	r3, r0, #1
 800ebe4:	4604      	mov	r4, r0
 800ebe6:	d158      	bne.n	800ec9a <_malloc_r+0xf6>
 800ebe8:	f8d8 4000 	ldr.w	r4, [r8]
 800ebec:	4627      	mov	r7, r4
 800ebee:	2f00      	cmp	r7, #0
 800ebf0:	d143      	bne.n	800ec7a <_malloc_r+0xd6>
 800ebf2:	2c00      	cmp	r4, #0
 800ebf4:	d04b      	beq.n	800ec8e <_malloc_r+0xea>
 800ebf6:	6823      	ldr	r3, [r4, #0]
 800ebf8:	4639      	mov	r1, r7
 800ebfa:	4630      	mov	r0, r6
 800ebfc:	eb04 0903 	add.w	r9, r4, r3
 800ec00:	f000 fd32 	bl	800f668 <_sbrk_r>
 800ec04:	4581      	cmp	r9, r0
 800ec06:	d142      	bne.n	800ec8e <_malloc_r+0xea>
 800ec08:	6821      	ldr	r1, [r4, #0]
 800ec0a:	1a6d      	subs	r5, r5, r1
 800ec0c:	4629      	mov	r1, r5
 800ec0e:	4630      	mov	r0, r6
 800ec10:	f7ff ffa6 	bl	800eb60 <sbrk_aligned>
 800ec14:	3001      	adds	r0, #1
 800ec16:	d03a      	beq.n	800ec8e <_malloc_r+0xea>
 800ec18:	6823      	ldr	r3, [r4, #0]
 800ec1a:	442b      	add	r3, r5
 800ec1c:	6023      	str	r3, [r4, #0]
 800ec1e:	f8d8 3000 	ldr.w	r3, [r8]
 800ec22:	685a      	ldr	r2, [r3, #4]
 800ec24:	bb62      	cbnz	r2, 800ec80 <_malloc_r+0xdc>
 800ec26:	f8c8 7000 	str.w	r7, [r8]
 800ec2a:	e00f      	b.n	800ec4c <_malloc_r+0xa8>
 800ec2c:	6822      	ldr	r2, [r4, #0]
 800ec2e:	1b52      	subs	r2, r2, r5
 800ec30:	d420      	bmi.n	800ec74 <_malloc_r+0xd0>
 800ec32:	2a0b      	cmp	r2, #11
 800ec34:	d917      	bls.n	800ec66 <_malloc_r+0xc2>
 800ec36:	1961      	adds	r1, r4, r5
 800ec38:	42a3      	cmp	r3, r4
 800ec3a:	6025      	str	r5, [r4, #0]
 800ec3c:	bf18      	it	ne
 800ec3e:	6059      	strne	r1, [r3, #4]
 800ec40:	6863      	ldr	r3, [r4, #4]
 800ec42:	bf08      	it	eq
 800ec44:	f8c8 1000 	streq.w	r1, [r8]
 800ec48:	5162      	str	r2, [r4, r5]
 800ec4a:	604b      	str	r3, [r1, #4]
 800ec4c:	4630      	mov	r0, r6
 800ec4e:	f000 f8db 	bl	800ee08 <__malloc_unlock>
 800ec52:	f104 000b 	add.w	r0, r4, #11
 800ec56:	1d23      	adds	r3, r4, #4
 800ec58:	f020 0007 	bic.w	r0, r0, #7
 800ec5c:	1ac2      	subs	r2, r0, r3
 800ec5e:	bf1c      	itt	ne
 800ec60:	1a1b      	subne	r3, r3, r0
 800ec62:	50a3      	strne	r3, [r4, r2]
 800ec64:	e7af      	b.n	800ebc6 <_malloc_r+0x22>
 800ec66:	6862      	ldr	r2, [r4, #4]
 800ec68:	42a3      	cmp	r3, r4
 800ec6a:	bf0c      	ite	eq
 800ec6c:	f8c8 2000 	streq.w	r2, [r8]
 800ec70:	605a      	strne	r2, [r3, #4]
 800ec72:	e7eb      	b.n	800ec4c <_malloc_r+0xa8>
 800ec74:	4623      	mov	r3, r4
 800ec76:	6864      	ldr	r4, [r4, #4]
 800ec78:	e7ae      	b.n	800ebd8 <_malloc_r+0x34>
 800ec7a:	463c      	mov	r4, r7
 800ec7c:	687f      	ldr	r7, [r7, #4]
 800ec7e:	e7b6      	b.n	800ebee <_malloc_r+0x4a>
 800ec80:	461a      	mov	r2, r3
 800ec82:	685b      	ldr	r3, [r3, #4]
 800ec84:	42a3      	cmp	r3, r4
 800ec86:	d1fb      	bne.n	800ec80 <_malloc_r+0xdc>
 800ec88:	2300      	movs	r3, #0
 800ec8a:	6053      	str	r3, [r2, #4]
 800ec8c:	e7de      	b.n	800ec4c <_malloc_r+0xa8>
 800ec8e:	230c      	movs	r3, #12
 800ec90:	6033      	str	r3, [r6, #0]
 800ec92:	4630      	mov	r0, r6
 800ec94:	f000 f8b8 	bl	800ee08 <__malloc_unlock>
 800ec98:	e794      	b.n	800ebc4 <_malloc_r+0x20>
 800ec9a:	6005      	str	r5, [r0, #0]
 800ec9c:	e7d6      	b.n	800ec4c <_malloc_r+0xa8>
 800ec9e:	bf00      	nop
 800eca0:	200054c4 	.word	0x200054c4

0800eca4 <__sflush_r>:
 800eca4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecac:	0716      	lsls	r6, r2, #28
 800ecae:	4605      	mov	r5, r0
 800ecb0:	460c      	mov	r4, r1
 800ecb2:	d454      	bmi.n	800ed5e <__sflush_r+0xba>
 800ecb4:	684b      	ldr	r3, [r1, #4]
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	dc02      	bgt.n	800ecc0 <__sflush_r+0x1c>
 800ecba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	dd48      	ble.n	800ed52 <__sflush_r+0xae>
 800ecc0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ecc2:	2e00      	cmp	r6, #0
 800ecc4:	d045      	beq.n	800ed52 <__sflush_r+0xae>
 800ecc6:	2300      	movs	r3, #0
 800ecc8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800eccc:	682f      	ldr	r7, [r5, #0]
 800ecce:	6a21      	ldr	r1, [r4, #32]
 800ecd0:	602b      	str	r3, [r5, #0]
 800ecd2:	d030      	beq.n	800ed36 <__sflush_r+0x92>
 800ecd4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ecd6:	89a3      	ldrh	r3, [r4, #12]
 800ecd8:	0759      	lsls	r1, r3, #29
 800ecda:	d505      	bpl.n	800ece8 <__sflush_r+0x44>
 800ecdc:	6863      	ldr	r3, [r4, #4]
 800ecde:	1ad2      	subs	r2, r2, r3
 800ece0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ece2:	b10b      	cbz	r3, 800ece8 <__sflush_r+0x44>
 800ece4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ece6:	1ad2      	subs	r2, r2, r3
 800ece8:	2300      	movs	r3, #0
 800ecea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ecec:	6a21      	ldr	r1, [r4, #32]
 800ecee:	4628      	mov	r0, r5
 800ecf0:	47b0      	blx	r6
 800ecf2:	1c43      	adds	r3, r0, #1
 800ecf4:	89a3      	ldrh	r3, [r4, #12]
 800ecf6:	d106      	bne.n	800ed06 <__sflush_r+0x62>
 800ecf8:	6829      	ldr	r1, [r5, #0]
 800ecfa:	291d      	cmp	r1, #29
 800ecfc:	d82b      	bhi.n	800ed56 <__sflush_r+0xb2>
 800ecfe:	4a2a      	ldr	r2, [pc, #168]	@ (800eda8 <__sflush_r+0x104>)
 800ed00:	40ca      	lsrs	r2, r1
 800ed02:	07d6      	lsls	r6, r2, #31
 800ed04:	d527      	bpl.n	800ed56 <__sflush_r+0xb2>
 800ed06:	2200      	movs	r2, #0
 800ed08:	6062      	str	r2, [r4, #4]
 800ed0a:	04d9      	lsls	r1, r3, #19
 800ed0c:	6922      	ldr	r2, [r4, #16]
 800ed0e:	6022      	str	r2, [r4, #0]
 800ed10:	d504      	bpl.n	800ed1c <__sflush_r+0x78>
 800ed12:	1c42      	adds	r2, r0, #1
 800ed14:	d101      	bne.n	800ed1a <__sflush_r+0x76>
 800ed16:	682b      	ldr	r3, [r5, #0]
 800ed18:	b903      	cbnz	r3, 800ed1c <__sflush_r+0x78>
 800ed1a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ed1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ed1e:	602f      	str	r7, [r5, #0]
 800ed20:	b1b9      	cbz	r1, 800ed52 <__sflush_r+0xae>
 800ed22:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ed26:	4299      	cmp	r1, r3
 800ed28:	d002      	beq.n	800ed30 <__sflush_r+0x8c>
 800ed2a:	4628      	mov	r0, r5
 800ed2c:	f000 fd00 	bl	800f730 <_free_r>
 800ed30:	2300      	movs	r3, #0
 800ed32:	6363      	str	r3, [r4, #52]	@ 0x34
 800ed34:	e00d      	b.n	800ed52 <__sflush_r+0xae>
 800ed36:	2301      	movs	r3, #1
 800ed38:	4628      	mov	r0, r5
 800ed3a:	47b0      	blx	r6
 800ed3c:	4602      	mov	r2, r0
 800ed3e:	1c50      	adds	r0, r2, #1
 800ed40:	d1c9      	bne.n	800ecd6 <__sflush_r+0x32>
 800ed42:	682b      	ldr	r3, [r5, #0]
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d0c6      	beq.n	800ecd6 <__sflush_r+0x32>
 800ed48:	2b1d      	cmp	r3, #29
 800ed4a:	d001      	beq.n	800ed50 <__sflush_r+0xac>
 800ed4c:	2b16      	cmp	r3, #22
 800ed4e:	d11e      	bne.n	800ed8e <__sflush_r+0xea>
 800ed50:	602f      	str	r7, [r5, #0]
 800ed52:	2000      	movs	r0, #0
 800ed54:	e022      	b.n	800ed9c <__sflush_r+0xf8>
 800ed56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed5a:	b21b      	sxth	r3, r3
 800ed5c:	e01b      	b.n	800ed96 <__sflush_r+0xf2>
 800ed5e:	690f      	ldr	r7, [r1, #16]
 800ed60:	2f00      	cmp	r7, #0
 800ed62:	d0f6      	beq.n	800ed52 <__sflush_r+0xae>
 800ed64:	0793      	lsls	r3, r2, #30
 800ed66:	680e      	ldr	r6, [r1, #0]
 800ed68:	bf08      	it	eq
 800ed6a:	694b      	ldreq	r3, [r1, #20]
 800ed6c:	600f      	str	r7, [r1, #0]
 800ed6e:	bf18      	it	ne
 800ed70:	2300      	movne	r3, #0
 800ed72:	eba6 0807 	sub.w	r8, r6, r7
 800ed76:	608b      	str	r3, [r1, #8]
 800ed78:	f1b8 0f00 	cmp.w	r8, #0
 800ed7c:	dde9      	ble.n	800ed52 <__sflush_r+0xae>
 800ed7e:	6a21      	ldr	r1, [r4, #32]
 800ed80:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ed82:	4643      	mov	r3, r8
 800ed84:	463a      	mov	r2, r7
 800ed86:	4628      	mov	r0, r5
 800ed88:	47b0      	blx	r6
 800ed8a:	2800      	cmp	r0, #0
 800ed8c:	dc08      	bgt.n	800eda0 <__sflush_r+0xfc>
 800ed8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed96:	81a3      	strh	r3, [r4, #12]
 800ed98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ed9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eda0:	4407      	add	r7, r0
 800eda2:	eba8 0800 	sub.w	r8, r8, r0
 800eda6:	e7e7      	b.n	800ed78 <__sflush_r+0xd4>
 800eda8:	20400001 	.word	0x20400001

0800edac <_fflush_r>:
 800edac:	b538      	push	{r3, r4, r5, lr}
 800edae:	690b      	ldr	r3, [r1, #16]
 800edb0:	4605      	mov	r5, r0
 800edb2:	460c      	mov	r4, r1
 800edb4:	b913      	cbnz	r3, 800edbc <_fflush_r+0x10>
 800edb6:	2500      	movs	r5, #0
 800edb8:	4628      	mov	r0, r5
 800edba:	bd38      	pop	{r3, r4, r5, pc}
 800edbc:	b118      	cbz	r0, 800edc6 <_fflush_r+0x1a>
 800edbe:	6a03      	ldr	r3, [r0, #32]
 800edc0:	b90b      	cbnz	r3, 800edc6 <_fflush_r+0x1a>
 800edc2:	f7fe fe11 	bl	800d9e8 <__sinit>
 800edc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d0f3      	beq.n	800edb6 <_fflush_r+0xa>
 800edce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800edd0:	07d0      	lsls	r0, r2, #31
 800edd2:	d404      	bmi.n	800edde <_fflush_r+0x32>
 800edd4:	0599      	lsls	r1, r3, #22
 800edd6:	d402      	bmi.n	800edde <_fflush_r+0x32>
 800edd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800edda:	f7fe fef2 	bl	800dbc2 <__retarget_lock_acquire_recursive>
 800edde:	4628      	mov	r0, r5
 800ede0:	4621      	mov	r1, r4
 800ede2:	f7ff ff5f 	bl	800eca4 <__sflush_r>
 800ede6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ede8:	07da      	lsls	r2, r3, #31
 800edea:	4605      	mov	r5, r0
 800edec:	d4e4      	bmi.n	800edb8 <_fflush_r+0xc>
 800edee:	89a3      	ldrh	r3, [r4, #12]
 800edf0:	059b      	lsls	r3, r3, #22
 800edf2:	d4e1      	bmi.n	800edb8 <_fflush_r+0xc>
 800edf4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800edf6:	f7fe fee5 	bl	800dbc4 <__retarget_lock_release_recursive>
 800edfa:	e7dd      	b.n	800edb8 <_fflush_r+0xc>

0800edfc <__malloc_lock>:
 800edfc:	4801      	ldr	r0, [pc, #4]	@ (800ee04 <__malloc_lock+0x8>)
 800edfe:	f7fe bee0 	b.w	800dbc2 <__retarget_lock_acquire_recursive>
 800ee02:	bf00      	nop
 800ee04:	200054bc 	.word	0x200054bc

0800ee08 <__malloc_unlock>:
 800ee08:	4801      	ldr	r0, [pc, #4]	@ (800ee10 <__malloc_unlock+0x8>)
 800ee0a:	f7fe bedb 	b.w	800dbc4 <__retarget_lock_release_recursive>
 800ee0e:	bf00      	nop
 800ee10:	200054bc 	.word	0x200054bc

0800ee14 <_Balloc>:
 800ee14:	b570      	push	{r4, r5, r6, lr}
 800ee16:	69c6      	ldr	r6, [r0, #28]
 800ee18:	4604      	mov	r4, r0
 800ee1a:	460d      	mov	r5, r1
 800ee1c:	b976      	cbnz	r6, 800ee3c <_Balloc+0x28>
 800ee1e:	2010      	movs	r0, #16
 800ee20:	f7ff fe96 	bl	800eb50 <malloc>
 800ee24:	4602      	mov	r2, r0
 800ee26:	61e0      	str	r0, [r4, #28]
 800ee28:	b920      	cbnz	r0, 800ee34 <_Balloc+0x20>
 800ee2a:	4b18      	ldr	r3, [pc, #96]	@ (800ee8c <_Balloc+0x78>)
 800ee2c:	4818      	ldr	r0, [pc, #96]	@ (800ee90 <_Balloc+0x7c>)
 800ee2e:	216b      	movs	r1, #107	@ 0x6b
 800ee30:	f000 fc4c 	bl	800f6cc <__assert_func>
 800ee34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ee38:	6006      	str	r6, [r0, #0]
 800ee3a:	60c6      	str	r6, [r0, #12]
 800ee3c:	69e6      	ldr	r6, [r4, #28]
 800ee3e:	68f3      	ldr	r3, [r6, #12]
 800ee40:	b183      	cbz	r3, 800ee64 <_Balloc+0x50>
 800ee42:	69e3      	ldr	r3, [r4, #28]
 800ee44:	68db      	ldr	r3, [r3, #12]
 800ee46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ee4a:	b9b8      	cbnz	r0, 800ee7c <_Balloc+0x68>
 800ee4c:	2101      	movs	r1, #1
 800ee4e:	fa01 f605 	lsl.w	r6, r1, r5
 800ee52:	1d72      	adds	r2, r6, #5
 800ee54:	0092      	lsls	r2, r2, #2
 800ee56:	4620      	mov	r0, r4
 800ee58:	f000 fc56 	bl	800f708 <_calloc_r>
 800ee5c:	b160      	cbz	r0, 800ee78 <_Balloc+0x64>
 800ee5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ee62:	e00e      	b.n	800ee82 <_Balloc+0x6e>
 800ee64:	2221      	movs	r2, #33	@ 0x21
 800ee66:	2104      	movs	r1, #4
 800ee68:	4620      	mov	r0, r4
 800ee6a:	f000 fc4d 	bl	800f708 <_calloc_r>
 800ee6e:	69e3      	ldr	r3, [r4, #28]
 800ee70:	60f0      	str	r0, [r6, #12]
 800ee72:	68db      	ldr	r3, [r3, #12]
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d1e4      	bne.n	800ee42 <_Balloc+0x2e>
 800ee78:	2000      	movs	r0, #0
 800ee7a:	bd70      	pop	{r4, r5, r6, pc}
 800ee7c:	6802      	ldr	r2, [r0, #0]
 800ee7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ee82:	2300      	movs	r3, #0
 800ee84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ee88:	e7f7      	b.n	800ee7a <_Balloc+0x66>
 800ee8a:	bf00      	nop
 800ee8c:	08011591 	.word	0x08011591
 800ee90:	08011622 	.word	0x08011622

0800ee94 <_Bfree>:
 800ee94:	b570      	push	{r4, r5, r6, lr}
 800ee96:	69c6      	ldr	r6, [r0, #28]
 800ee98:	4605      	mov	r5, r0
 800ee9a:	460c      	mov	r4, r1
 800ee9c:	b976      	cbnz	r6, 800eebc <_Bfree+0x28>
 800ee9e:	2010      	movs	r0, #16
 800eea0:	f7ff fe56 	bl	800eb50 <malloc>
 800eea4:	4602      	mov	r2, r0
 800eea6:	61e8      	str	r0, [r5, #28]
 800eea8:	b920      	cbnz	r0, 800eeb4 <_Bfree+0x20>
 800eeaa:	4b09      	ldr	r3, [pc, #36]	@ (800eed0 <_Bfree+0x3c>)
 800eeac:	4809      	ldr	r0, [pc, #36]	@ (800eed4 <_Bfree+0x40>)
 800eeae:	218f      	movs	r1, #143	@ 0x8f
 800eeb0:	f000 fc0c 	bl	800f6cc <__assert_func>
 800eeb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eeb8:	6006      	str	r6, [r0, #0]
 800eeba:	60c6      	str	r6, [r0, #12]
 800eebc:	b13c      	cbz	r4, 800eece <_Bfree+0x3a>
 800eebe:	69eb      	ldr	r3, [r5, #28]
 800eec0:	6862      	ldr	r2, [r4, #4]
 800eec2:	68db      	ldr	r3, [r3, #12]
 800eec4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800eec8:	6021      	str	r1, [r4, #0]
 800eeca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800eece:	bd70      	pop	{r4, r5, r6, pc}
 800eed0:	08011591 	.word	0x08011591
 800eed4:	08011622 	.word	0x08011622

0800eed8 <__multadd>:
 800eed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eedc:	690d      	ldr	r5, [r1, #16]
 800eede:	4607      	mov	r7, r0
 800eee0:	460c      	mov	r4, r1
 800eee2:	461e      	mov	r6, r3
 800eee4:	f101 0c14 	add.w	ip, r1, #20
 800eee8:	2000      	movs	r0, #0
 800eeea:	f8dc 3000 	ldr.w	r3, [ip]
 800eeee:	b299      	uxth	r1, r3
 800eef0:	fb02 6101 	mla	r1, r2, r1, r6
 800eef4:	0c1e      	lsrs	r6, r3, #16
 800eef6:	0c0b      	lsrs	r3, r1, #16
 800eef8:	fb02 3306 	mla	r3, r2, r6, r3
 800eefc:	b289      	uxth	r1, r1
 800eefe:	3001      	adds	r0, #1
 800ef00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ef04:	4285      	cmp	r5, r0
 800ef06:	f84c 1b04 	str.w	r1, [ip], #4
 800ef0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ef0e:	dcec      	bgt.n	800eeea <__multadd+0x12>
 800ef10:	b30e      	cbz	r6, 800ef56 <__multadd+0x7e>
 800ef12:	68a3      	ldr	r3, [r4, #8]
 800ef14:	42ab      	cmp	r3, r5
 800ef16:	dc19      	bgt.n	800ef4c <__multadd+0x74>
 800ef18:	6861      	ldr	r1, [r4, #4]
 800ef1a:	4638      	mov	r0, r7
 800ef1c:	3101      	adds	r1, #1
 800ef1e:	f7ff ff79 	bl	800ee14 <_Balloc>
 800ef22:	4680      	mov	r8, r0
 800ef24:	b928      	cbnz	r0, 800ef32 <__multadd+0x5a>
 800ef26:	4602      	mov	r2, r0
 800ef28:	4b0c      	ldr	r3, [pc, #48]	@ (800ef5c <__multadd+0x84>)
 800ef2a:	480d      	ldr	r0, [pc, #52]	@ (800ef60 <__multadd+0x88>)
 800ef2c:	21ba      	movs	r1, #186	@ 0xba
 800ef2e:	f000 fbcd 	bl	800f6cc <__assert_func>
 800ef32:	6922      	ldr	r2, [r4, #16]
 800ef34:	3202      	adds	r2, #2
 800ef36:	f104 010c 	add.w	r1, r4, #12
 800ef3a:	0092      	lsls	r2, r2, #2
 800ef3c:	300c      	adds	r0, #12
 800ef3e:	f7fe fe47 	bl	800dbd0 <memcpy>
 800ef42:	4621      	mov	r1, r4
 800ef44:	4638      	mov	r0, r7
 800ef46:	f7ff ffa5 	bl	800ee94 <_Bfree>
 800ef4a:	4644      	mov	r4, r8
 800ef4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ef50:	3501      	adds	r5, #1
 800ef52:	615e      	str	r6, [r3, #20]
 800ef54:	6125      	str	r5, [r4, #16]
 800ef56:	4620      	mov	r0, r4
 800ef58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef5c:	08011600 	.word	0x08011600
 800ef60:	08011622 	.word	0x08011622

0800ef64 <__hi0bits>:
 800ef64:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ef68:	4603      	mov	r3, r0
 800ef6a:	bf36      	itet	cc
 800ef6c:	0403      	lslcc	r3, r0, #16
 800ef6e:	2000      	movcs	r0, #0
 800ef70:	2010      	movcc	r0, #16
 800ef72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ef76:	bf3c      	itt	cc
 800ef78:	021b      	lslcc	r3, r3, #8
 800ef7a:	3008      	addcc	r0, #8
 800ef7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ef80:	bf3c      	itt	cc
 800ef82:	011b      	lslcc	r3, r3, #4
 800ef84:	3004      	addcc	r0, #4
 800ef86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ef8a:	bf3c      	itt	cc
 800ef8c:	009b      	lslcc	r3, r3, #2
 800ef8e:	3002      	addcc	r0, #2
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	db05      	blt.n	800efa0 <__hi0bits+0x3c>
 800ef94:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ef98:	f100 0001 	add.w	r0, r0, #1
 800ef9c:	bf08      	it	eq
 800ef9e:	2020      	moveq	r0, #32
 800efa0:	4770      	bx	lr

0800efa2 <__lo0bits>:
 800efa2:	6803      	ldr	r3, [r0, #0]
 800efa4:	4602      	mov	r2, r0
 800efa6:	f013 0007 	ands.w	r0, r3, #7
 800efaa:	d00b      	beq.n	800efc4 <__lo0bits+0x22>
 800efac:	07d9      	lsls	r1, r3, #31
 800efae:	d421      	bmi.n	800eff4 <__lo0bits+0x52>
 800efb0:	0798      	lsls	r0, r3, #30
 800efb2:	bf49      	itett	mi
 800efb4:	085b      	lsrmi	r3, r3, #1
 800efb6:	089b      	lsrpl	r3, r3, #2
 800efb8:	2001      	movmi	r0, #1
 800efba:	6013      	strmi	r3, [r2, #0]
 800efbc:	bf5c      	itt	pl
 800efbe:	6013      	strpl	r3, [r2, #0]
 800efc0:	2002      	movpl	r0, #2
 800efc2:	4770      	bx	lr
 800efc4:	b299      	uxth	r1, r3
 800efc6:	b909      	cbnz	r1, 800efcc <__lo0bits+0x2a>
 800efc8:	0c1b      	lsrs	r3, r3, #16
 800efca:	2010      	movs	r0, #16
 800efcc:	b2d9      	uxtb	r1, r3
 800efce:	b909      	cbnz	r1, 800efd4 <__lo0bits+0x32>
 800efd0:	3008      	adds	r0, #8
 800efd2:	0a1b      	lsrs	r3, r3, #8
 800efd4:	0719      	lsls	r1, r3, #28
 800efd6:	bf04      	itt	eq
 800efd8:	091b      	lsreq	r3, r3, #4
 800efda:	3004      	addeq	r0, #4
 800efdc:	0799      	lsls	r1, r3, #30
 800efde:	bf04      	itt	eq
 800efe0:	089b      	lsreq	r3, r3, #2
 800efe2:	3002      	addeq	r0, #2
 800efe4:	07d9      	lsls	r1, r3, #31
 800efe6:	d403      	bmi.n	800eff0 <__lo0bits+0x4e>
 800efe8:	085b      	lsrs	r3, r3, #1
 800efea:	f100 0001 	add.w	r0, r0, #1
 800efee:	d003      	beq.n	800eff8 <__lo0bits+0x56>
 800eff0:	6013      	str	r3, [r2, #0]
 800eff2:	4770      	bx	lr
 800eff4:	2000      	movs	r0, #0
 800eff6:	4770      	bx	lr
 800eff8:	2020      	movs	r0, #32
 800effa:	4770      	bx	lr

0800effc <__i2b>:
 800effc:	b510      	push	{r4, lr}
 800effe:	460c      	mov	r4, r1
 800f000:	2101      	movs	r1, #1
 800f002:	f7ff ff07 	bl	800ee14 <_Balloc>
 800f006:	4602      	mov	r2, r0
 800f008:	b928      	cbnz	r0, 800f016 <__i2b+0x1a>
 800f00a:	4b05      	ldr	r3, [pc, #20]	@ (800f020 <__i2b+0x24>)
 800f00c:	4805      	ldr	r0, [pc, #20]	@ (800f024 <__i2b+0x28>)
 800f00e:	f240 1145 	movw	r1, #325	@ 0x145
 800f012:	f000 fb5b 	bl	800f6cc <__assert_func>
 800f016:	2301      	movs	r3, #1
 800f018:	6144      	str	r4, [r0, #20]
 800f01a:	6103      	str	r3, [r0, #16]
 800f01c:	bd10      	pop	{r4, pc}
 800f01e:	bf00      	nop
 800f020:	08011600 	.word	0x08011600
 800f024:	08011622 	.word	0x08011622

0800f028 <__multiply>:
 800f028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f02c:	4617      	mov	r7, r2
 800f02e:	690a      	ldr	r2, [r1, #16]
 800f030:	693b      	ldr	r3, [r7, #16]
 800f032:	429a      	cmp	r2, r3
 800f034:	bfa8      	it	ge
 800f036:	463b      	movge	r3, r7
 800f038:	4689      	mov	r9, r1
 800f03a:	bfa4      	itt	ge
 800f03c:	460f      	movge	r7, r1
 800f03e:	4699      	movge	r9, r3
 800f040:	693d      	ldr	r5, [r7, #16]
 800f042:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f046:	68bb      	ldr	r3, [r7, #8]
 800f048:	6879      	ldr	r1, [r7, #4]
 800f04a:	eb05 060a 	add.w	r6, r5, sl
 800f04e:	42b3      	cmp	r3, r6
 800f050:	b085      	sub	sp, #20
 800f052:	bfb8      	it	lt
 800f054:	3101      	addlt	r1, #1
 800f056:	f7ff fedd 	bl	800ee14 <_Balloc>
 800f05a:	b930      	cbnz	r0, 800f06a <__multiply+0x42>
 800f05c:	4602      	mov	r2, r0
 800f05e:	4b41      	ldr	r3, [pc, #260]	@ (800f164 <__multiply+0x13c>)
 800f060:	4841      	ldr	r0, [pc, #260]	@ (800f168 <__multiply+0x140>)
 800f062:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f066:	f000 fb31 	bl	800f6cc <__assert_func>
 800f06a:	f100 0414 	add.w	r4, r0, #20
 800f06e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f072:	4623      	mov	r3, r4
 800f074:	2200      	movs	r2, #0
 800f076:	4573      	cmp	r3, lr
 800f078:	d320      	bcc.n	800f0bc <__multiply+0x94>
 800f07a:	f107 0814 	add.w	r8, r7, #20
 800f07e:	f109 0114 	add.w	r1, r9, #20
 800f082:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f086:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f08a:	9302      	str	r3, [sp, #8]
 800f08c:	1beb      	subs	r3, r5, r7
 800f08e:	3b15      	subs	r3, #21
 800f090:	f023 0303 	bic.w	r3, r3, #3
 800f094:	3304      	adds	r3, #4
 800f096:	3715      	adds	r7, #21
 800f098:	42bd      	cmp	r5, r7
 800f09a:	bf38      	it	cc
 800f09c:	2304      	movcc	r3, #4
 800f09e:	9301      	str	r3, [sp, #4]
 800f0a0:	9b02      	ldr	r3, [sp, #8]
 800f0a2:	9103      	str	r1, [sp, #12]
 800f0a4:	428b      	cmp	r3, r1
 800f0a6:	d80c      	bhi.n	800f0c2 <__multiply+0x9a>
 800f0a8:	2e00      	cmp	r6, #0
 800f0aa:	dd03      	ble.n	800f0b4 <__multiply+0x8c>
 800f0ac:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d055      	beq.n	800f160 <__multiply+0x138>
 800f0b4:	6106      	str	r6, [r0, #16]
 800f0b6:	b005      	add	sp, #20
 800f0b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0bc:	f843 2b04 	str.w	r2, [r3], #4
 800f0c0:	e7d9      	b.n	800f076 <__multiply+0x4e>
 800f0c2:	f8b1 a000 	ldrh.w	sl, [r1]
 800f0c6:	f1ba 0f00 	cmp.w	sl, #0
 800f0ca:	d01f      	beq.n	800f10c <__multiply+0xe4>
 800f0cc:	46c4      	mov	ip, r8
 800f0ce:	46a1      	mov	r9, r4
 800f0d0:	2700      	movs	r7, #0
 800f0d2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f0d6:	f8d9 3000 	ldr.w	r3, [r9]
 800f0da:	fa1f fb82 	uxth.w	fp, r2
 800f0de:	b29b      	uxth	r3, r3
 800f0e0:	fb0a 330b 	mla	r3, sl, fp, r3
 800f0e4:	443b      	add	r3, r7
 800f0e6:	f8d9 7000 	ldr.w	r7, [r9]
 800f0ea:	0c12      	lsrs	r2, r2, #16
 800f0ec:	0c3f      	lsrs	r7, r7, #16
 800f0ee:	fb0a 7202 	mla	r2, sl, r2, r7
 800f0f2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f0f6:	b29b      	uxth	r3, r3
 800f0f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f0fc:	4565      	cmp	r5, ip
 800f0fe:	f849 3b04 	str.w	r3, [r9], #4
 800f102:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f106:	d8e4      	bhi.n	800f0d2 <__multiply+0xaa>
 800f108:	9b01      	ldr	r3, [sp, #4]
 800f10a:	50e7      	str	r7, [r4, r3]
 800f10c:	9b03      	ldr	r3, [sp, #12]
 800f10e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f112:	3104      	adds	r1, #4
 800f114:	f1b9 0f00 	cmp.w	r9, #0
 800f118:	d020      	beq.n	800f15c <__multiply+0x134>
 800f11a:	6823      	ldr	r3, [r4, #0]
 800f11c:	4647      	mov	r7, r8
 800f11e:	46a4      	mov	ip, r4
 800f120:	f04f 0a00 	mov.w	sl, #0
 800f124:	f8b7 b000 	ldrh.w	fp, [r7]
 800f128:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f12c:	fb09 220b 	mla	r2, r9, fp, r2
 800f130:	4452      	add	r2, sl
 800f132:	b29b      	uxth	r3, r3
 800f134:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f138:	f84c 3b04 	str.w	r3, [ip], #4
 800f13c:	f857 3b04 	ldr.w	r3, [r7], #4
 800f140:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f144:	f8bc 3000 	ldrh.w	r3, [ip]
 800f148:	fb09 330a 	mla	r3, r9, sl, r3
 800f14c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f150:	42bd      	cmp	r5, r7
 800f152:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f156:	d8e5      	bhi.n	800f124 <__multiply+0xfc>
 800f158:	9a01      	ldr	r2, [sp, #4]
 800f15a:	50a3      	str	r3, [r4, r2]
 800f15c:	3404      	adds	r4, #4
 800f15e:	e79f      	b.n	800f0a0 <__multiply+0x78>
 800f160:	3e01      	subs	r6, #1
 800f162:	e7a1      	b.n	800f0a8 <__multiply+0x80>
 800f164:	08011600 	.word	0x08011600
 800f168:	08011622 	.word	0x08011622

0800f16c <__pow5mult>:
 800f16c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f170:	4615      	mov	r5, r2
 800f172:	f012 0203 	ands.w	r2, r2, #3
 800f176:	4607      	mov	r7, r0
 800f178:	460e      	mov	r6, r1
 800f17a:	d007      	beq.n	800f18c <__pow5mult+0x20>
 800f17c:	4c25      	ldr	r4, [pc, #148]	@ (800f214 <__pow5mult+0xa8>)
 800f17e:	3a01      	subs	r2, #1
 800f180:	2300      	movs	r3, #0
 800f182:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f186:	f7ff fea7 	bl	800eed8 <__multadd>
 800f18a:	4606      	mov	r6, r0
 800f18c:	10ad      	asrs	r5, r5, #2
 800f18e:	d03d      	beq.n	800f20c <__pow5mult+0xa0>
 800f190:	69fc      	ldr	r4, [r7, #28]
 800f192:	b97c      	cbnz	r4, 800f1b4 <__pow5mult+0x48>
 800f194:	2010      	movs	r0, #16
 800f196:	f7ff fcdb 	bl	800eb50 <malloc>
 800f19a:	4602      	mov	r2, r0
 800f19c:	61f8      	str	r0, [r7, #28]
 800f19e:	b928      	cbnz	r0, 800f1ac <__pow5mult+0x40>
 800f1a0:	4b1d      	ldr	r3, [pc, #116]	@ (800f218 <__pow5mult+0xac>)
 800f1a2:	481e      	ldr	r0, [pc, #120]	@ (800f21c <__pow5mult+0xb0>)
 800f1a4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f1a8:	f000 fa90 	bl	800f6cc <__assert_func>
 800f1ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f1b0:	6004      	str	r4, [r0, #0]
 800f1b2:	60c4      	str	r4, [r0, #12]
 800f1b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f1b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f1bc:	b94c      	cbnz	r4, 800f1d2 <__pow5mult+0x66>
 800f1be:	f240 2171 	movw	r1, #625	@ 0x271
 800f1c2:	4638      	mov	r0, r7
 800f1c4:	f7ff ff1a 	bl	800effc <__i2b>
 800f1c8:	2300      	movs	r3, #0
 800f1ca:	f8c8 0008 	str.w	r0, [r8, #8]
 800f1ce:	4604      	mov	r4, r0
 800f1d0:	6003      	str	r3, [r0, #0]
 800f1d2:	f04f 0900 	mov.w	r9, #0
 800f1d6:	07eb      	lsls	r3, r5, #31
 800f1d8:	d50a      	bpl.n	800f1f0 <__pow5mult+0x84>
 800f1da:	4631      	mov	r1, r6
 800f1dc:	4622      	mov	r2, r4
 800f1de:	4638      	mov	r0, r7
 800f1e0:	f7ff ff22 	bl	800f028 <__multiply>
 800f1e4:	4631      	mov	r1, r6
 800f1e6:	4680      	mov	r8, r0
 800f1e8:	4638      	mov	r0, r7
 800f1ea:	f7ff fe53 	bl	800ee94 <_Bfree>
 800f1ee:	4646      	mov	r6, r8
 800f1f0:	106d      	asrs	r5, r5, #1
 800f1f2:	d00b      	beq.n	800f20c <__pow5mult+0xa0>
 800f1f4:	6820      	ldr	r0, [r4, #0]
 800f1f6:	b938      	cbnz	r0, 800f208 <__pow5mult+0x9c>
 800f1f8:	4622      	mov	r2, r4
 800f1fa:	4621      	mov	r1, r4
 800f1fc:	4638      	mov	r0, r7
 800f1fe:	f7ff ff13 	bl	800f028 <__multiply>
 800f202:	6020      	str	r0, [r4, #0]
 800f204:	f8c0 9000 	str.w	r9, [r0]
 800f208:	4604      	mov	r4, r0
 800f20a:	e7e4      	b.n	800f1d6 <__pow5mult+0x6a>
 800f20c:	4630      	mov	r0, r6
 800f20e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f212:	bf00      	nop
 800f214:	080117c4 	.word	0x080117c4
 800f218:	08011591 	.word	0x08011591
 800f21c:	08011622 	.word	0x08011622

0800f220 <__lshift>:
 800f220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f224:	460c      	mov	r4, r1
 800f226:	6849      	ldr	r1, [r1, #4]
 800f228:	6923      	ldr	r3, [r4, #16]
 800f22a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f22e:	68a3      	ldr	r3, [r4, #8]
 800f230:	4607      	mov	r7, r0
 800f232:	4691      	mov	r9, r2
 800f234:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f238:	f108 0601 	add.w	r6, r8, #1
 800f23c:	42b3      	cmp	r3, r6
 800f23e:	db0b      	blt.n	800f258 <__lshift+0x38>
 800f240:	4638      	mov	r0, r7
 800f242:	f7ff fde7 	bl	800ee14 <_Balloc>
 800f246:	4605      	mov	r5, r0
 800f248:	b948      	cbnz	r0, 800f25e <__lshift+0x3e>
 800f24a:	4602      	mov	r2, r0
 800f24c:	4b28      	ldr	r3, [pc, #160]	@ (800f2f0 <__lshift+0xd0>)
 800f24e:	4829      	ldr	r0, [pc, #164]	@ (800f2f4 <__lshift+0xd4>)
 800f250:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f254:	f000 fa3a 	bl	800f6cc <__assert_func>
 800f258:	3101      	adds	r1, #1
 800f25a:	005b      	lsls	r3, r3, #1
 800f25c:	e7ee      	b.n	800f23c <__lshift+0x1c>
 800f25e:	2300      	movs	r3, #0
 800f260:	f100 0114 	add.w	r1, r0, #20
 800f264:	f100 0210 	add.w	r2, r0, #16
 800f268:	4618      	mov	r0, r3
 800f26a:	4553      	cmp	r3, sl
 800f26c:	db33      	blt.n	800f2d6 <__lshift+0xb6>
 800f26e:	6920      	ldr	r0, [r4, #16]
 800f270:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f274:	f104 0314 	add.w	r3, r4, #20
 800f278:	f019 091f 	ands.w	r9, r9, #31
 800f27c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f280:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f284:	d02b      	beq.n	800f2de <__lshift+0xbe>
 800f286:	f1c9 0e20 	rsb	lr, r9, #32
 800f28a:	468a      	mov	sl, r1
 800f28c:	2200      	movs	r2, #0
 800f28e:	6818      	ldr	r0, [r3, #0]
 800f290:	fa00 f009 	lsl.w	r0, r0, r9
 800f294:	4310      	orrs	r0, r2
 800f296:	f84a 0b04 	str.w	r0, [sl], #4
 800f29a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f29e:	459c      	cmp	ip, r3
 800f2a0:	fa22 f20e 	lsr.w	r2, r2, lr
 800f2a4:	d8f3      	bhi.n	800f28e <__lshift+0x6e>
 800f2a6:	ebac 0304 	sub.w	r3, ip, r4
 800f2aa:	3b15      	subs	r3, #21
 800f2ac:	f023 0303 	bic.w	r3, r3, #3
 800f2b0:	3304      	adds	r3, #4
 800f2b2:	f104 0015 	add.w	r0, r4, #21
 800f2b6:	4560      	cmp	r0, ip
 800f2b8:	bf88      	it	hi
 800f2ba:	2304      	movhi	r3, #4
 800f2bc:	50ca      	str	r2, [r1, r3]
 800f2be:	b10a      	cbz	r2, 800f2c4 <__lshift+0xa4>
 800f2c0:	f108 0602 	add.w	r6, r8, #2
 800f2c4:	3e01      	subs	r6, #1
 800f2c6:	4638      	mov	r0, r7
 800f2c8:	612e      	str	r6, [r5, #16]
 800f2ca:	4621      	mov	r1, r4
 800f2cc:	f7ff fde2 	bl	800ee94 <_Bfree>
 800f2d0:	4628      	mov	r0, r5
 800f2d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2d6:	f842 0f04 	str.w	r0, [r2, #4]!
 800f2da:	3301      	adds	r3, #1
 800f2dc:	e7c5      	b.n	800f26a <__lshift+0x4a>
 800f2de:	3904      	subs	r1, #4
 800f2e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800f2e4:	f841 2f04 	str.w	r2, [r1, #4]!
 800f2e8:	459c      	cmp	ip, r3
 800f2ea:	d8f9      	bhi.n	800f2e0 <__lshift+0xc0>
 800f2ec:	e7ea      	b.n	800f2c4 <__lshift+0xa4>
 800f2ee:	bf00      	nop
 800f2f0:	08011600 	.word	0x08011600
 800f2f4:	08011622 	.word	0x08011622

0800f2f8 <__mcmp>:
 800f2f8:	690a      	ldr	r2, [r1, #16]
 800f2fa:	4603      	mov	r3, r0
 800f2fc:	6900      	ldr	r0, [r0, #16]
 800f2fe:	1a80      	subs	r0, r0, r2
 800f300:	b530      	push	{r4, r5, lr}
 800f302:	d10e      	bne.n	800f322 <__mcmp+0x2a>
 800f304:	3314      	adds	r3, #20
 800f306:	3114      	adds	r1, #20
 800f308:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f30c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f310:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f314:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f318:	4295      	cmp	r5, r2
 800f31a:	d003      	beq.n	800f324 <__mcmp+0x2c>
 800f31c:	d205      	bcs.n	800f32a <__mcmp+0x32>
 800f31e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f322:	bd30      	pop	{r4, r5, pc}
 800f324:	42a3      	cmp	r3, r4
 800f326:	d3f3      	bcc.n	800f310 <__mcmp+0x18>
 800f328:	e7fb      	b.n	800f322 <__mcmp+0x2a>
 800f32a:	2001      	movs	r0, #1
 800f32c:	e7f9      	b.n	800f322 <__mcmp+0x2a>
	...

0800f330 <__mdiff>:
 800f330:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f334:	4689      	mov	r9, r1
 800f336:	4606      	mov	r6, r0
 800f338:	4611      	mov	r1, r2
 800f33a:	4648      	mov	r0, r9
 800f33c:	4614      	mov	r4, r2
 800f33e:	f7ff ffdb 	bl	800f2f8 <__mcmp>
 800f342:	1e05      	subs	r5, r0, #0
 800f344:	d112      	bne.n	800f36c <__mdiff+0x3c>
 800f346:	4629      	mov	r1, r5
 800f348:	4630      	mov	r0, r6
 800f34a:	f7ff fd63 	bl	800ee14 <_Balloc>
 800f34e:	4602      	mov	r2, r0
 800f350:	b928      	cbnz	r0, 800f35e <__mdiff+0x2e>
 800f352:	4b3f      	ldr	r3, [pc, #252]	@ (800f450 <__mdiff+0x120>)
 800f354:	f240 2137 	movw	r1, #567	@ 0x237
 800f358:	483e      	ldr	r0, [pc, #248]	@ (800f454 <__mdiff+0x124>)
 800f35a:	f000 f9b7 	bl	800f6cc <__assert_func>
 800f35e:	2301      	movs	r3, #1
 800f360:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f364:	4610      	mov	r0, r2
 800f366:	b003      	add	sp, #12
 800f368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f36c:	bfbc      	itt	lt
 800f36e:	464b      	movlt	r3, r9
 800f370:	46a1      	movlt	r9, r4
 800f372:	4630      	mov	r0, r6
 800f374:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f378:	bfba      	itte	lt
 800f37a:	461c      	movlt	r4, r3
 800f37c:	2501      	movlt	r5, #1
 800f37e:	2500      	movge	r5, #0
 800f380:	f7ff fd48 	bl	800ee14 <_Balloc>
 800f384:	4602      	mov	r2, r0
 800f386:	b918      	cbnz	r0, 800f390 <__mdiff+0x60>
 800f388:	4b31      	ldr	r3, [pc, #196]	@ (800f450 <__mdiff+0x120>)
 800f38a:	f240 2145 	movw	r1, #581	@ 0x245
 800f38e:	e7e3      	b.n	800f358 <__mdiff+0x28>
 800f390:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f394:	6926      	ldr	r6, [r4, #16]
 800f396:	60c5      	str	r5, [r0, #12]
 800f398:	f109 0310 	add.w	r3, r9, #16
 800f39c:	f109 0514 	add.w	r5, r9, #20
 800f3a0:	f104 0e14 	add.w	lr, r4, #20
 800f3a4:	f100 0b14 	add.w	fp, r0, #20
 800f3a8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f3ac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f3b0:	9301      	str	r3, [sp, #4]
 800f3b2:	46d9      	mov	r9, fp
 800f3b4:	f04f 0c00 	mov.w	ip, #0
 800f3b8:	9b01      	ldr	r3, [sp, #4]
 800f3ba:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f3be:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f3c2:	9301      	str	r3, [sp, #4]
 800f3c4:	fa1f f38a 	uxth.w	r3, sl
 800f3c8:	4619      	mov	r1, r3
 800f3ca:	b283      	uxth	r3, r0
 800f3cc:	1acb      	subs	r3, r1, r3
 800f3ce:	0c00      	lsrs	r0, r0, #16
 800f3d0:	4463      	add	r3, ip
 800f3d2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f3d6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f3da:	b29b      	uxth	r3, r3
 800f3dc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f3e0:	4576      	cmp	r6, lr
 800f3e2:	f849 3b04 	str.w	r3, [r9], #4
 800f3e6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f3ea:	d8e5      	bhi.n	800f3b8 <__mdiff+0x88>
 800f3ec:	1b33      	subs	r3, r6, r4
 800f3ee:	3b15      	subs	r3, #21
 800f3f0:	f023 0303 	bic.w	r3, r3, #3
 800f3f4:	3415      	adds	r4, #21
 800f3f6:	3304      	adds	r3, #4
 800f3f8:	42a6      	cmp	r6, r4
 800f3fa:	bf38      	it	cc
 800f3fc:	2304      	movcc	r3, #4
 800f3fe:	441d      	add	r5, r3
 800f400:	445b      	add	r3, fp
 800f402:	461e      	mov	r6, r3
 800f404:	462c      	mov	r4, r5
 800f406:	4544      	cmp	r4, r8
 800f408:	d30e      	bcc.n	800f428 <__mdiff+0xf8>
 800f40a:	f108 0103 	add.w	r1, r8, #3
 800f40e:	1b49      	subs	r1, r1, r5
 800f410:	f021 0103 	bic.w	r1, r1, #3
 800f414:	3d03      	subs	r5, #3
 800f416:	45a8      	cmp	r8, r5
 800f418:	bf38      	it	cc
 800f41a:	2100      	movcc	r1, #0
 800f41c:	440b      	add	r3, r1
 800f41e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f422:	b191      	cbz	r1, 800f44a <__mdiff+0x11a>
 800f424:	6117      	str	r7, [r2, #16]
 800f426:	e79d      	b.n	800f364 <__mdiff+0x34>
 800f428:	f854 1b04 	ldr.w	r1, [r4], #4
 800f42c:	46e6      	mov	lr, ip
 800f42e:	0c08      	lsrs	r0, r1, #16
 800f430:	fa1c fc81 	uxtah	ip, ip, r1
 800f434:	4471      	add	r1, lr
 800f436:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f43a:	b289      	uxth	r1, r1
 800f43c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f440:	f846 1b04 	str.w	r1, [r6], #4
 800f444:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f448:	e7dd      	b.n	800f406 <__mdiff+0xd6>
 800f44a:	3f01      	subs	r7, #1
 800f44c:	e7e7      	b.n	800f41e <__mdiff+0xee>
 800f44e:	bf00      	nop
 800f450:	08011600 	.word	0x08011600
 800f454:	08011622 	.word	0x08011622

0800f458 <__d2b>:
 800f458:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f45c:	460f      	mov	r7, r1
 800f45e:	2101      	movs	r1, #1
 800f460:	ec59 8b10 	vmov	r8, r9, d0
 800f464:	4616      	mov	r6, r2
 800f466:	f7ff fcd5 	bl	800ee14 <_Balloc>
 800f46a:	4604      	mov	r4, r0
 800f46c:	b930      	cbnz	r0, 800f47c <__d2b+0x24>
 800f46e:	4602      	mov	r2, r0
 800f470:	4b23      	ldr	r3, [pc, #140]	@ (800f500 <__d2b+0xa8>)
 800f472:	4824      	ldr	r0, [pc, #144]	@ (800f504 <__d2b+0xac>)
 800f474:	f240 310f 	movw	r1, #783	@ 0x30f
 800f478:	f000 f928 	bl	800f6cc <__assert_func>
 800f47c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f480:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f484:	b10d      	cbz	r5, 800f48a <__d2b+0x32>
 800f486:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f48a:	9301      	str	r3, [sp, #4]
 800f48c:	f1b8 0300 	subs.w	r3, r8, #0
 800f490:	d023      	beq.n	800f4da <__d2b+0x82>
 800f492:	4668      	mov	r0, sp
 800f494:	9300      	str	r3, [sp, #0]
 800f496:	f7ff fd84 	bl	800efa2 <__lo0bits>
 800f49a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f49e:	b1d0      	cbz	r0, 800f4d6 <__d2b+0x7e>
 800f4a0:	f1c0 0320 	rsb	r3, r0, #32
 800f4a4:	fa02 f303 	lsl.w	r3, r2, r3
 800f4a8:	430b      	orrs	r3, r1
 800f4aa:	40c2      	lsrs	r2, r0
 800f4ac:	6163      	str	r3, [r4, #20]
 800f4ae:	9201      	str	r2, [sp, #4]
 800f4b0:	9b01      	ldr	r3, [sp, #4]
 800f4b2:	61a3      	str	r3, [r4, #24]
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	bf0c      	ite	eq
 800f4b8:	2201      	moveq	r2, #1
 800f4ba:	2202      	movne	r2, #2
 800f4bc:	6122      	str	r2, [r4, #16]
 800f4be:	b1a5      	cbz	r5, 800f4ea <__d2b+0x92>
 800f4c0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f4c4:	4405      	add	r5, r0
 800f4c6:	603d      	str	r5, [r7, #0]
 800f4c8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f4cc:	6030      	str	r0, [r6, #0]
 800f4ce:	4620      	mov	r0, r4
 800f4d0:	b003      	add	sp, #12
 800f4d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f4d6:	6161      	str	r1, [r4, #20]
 800f4d8:	e7ea      	b.n	800f4b0 <__d2b+0x58>
 800f4da:	a801      	add	r0, sp, #4
 800f4dc:	f7ff fd61 	bl	800efa2 <__lo0bits>
 800f4e0:	9b01      	ldr	r3, [sp, #4]
 800f4e2:	6163      	str	r3, [r4, #20]
 800f4e4:	3020      	adds	r0, #32
 800f4e6:	2201      	movs	r2, #1
 800f4e8:	e7e8      	b.n	800f4bc <__d2b+0x64>
 800f4ea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f4ee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f4f2:	6038      	str	r0, [r7, #0]
 800f4f4:	6918      	ldr	r0, [r3, #16]
 800f4f6:	f7ff fd35 	bl	800ef64 <__hi0bits>
 800f4fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f4fe:	e7e5      	b.n	800f4cc <__d2b+0x74>
 800f500:	08011600 	.word	0x08011600
 800f504:	08011622 	.word	0x08011622

0800f508 <__sread>:
 800f508:	b510      	push	{r4, lr}
 800f50a:	460c      	mov	r4, r1
 800f50c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f510:	f000 f898 	bl	800f644 <_read_r>
 800f514:	2800      	cmp	r0, #0
 800f516:	bfab      	itete	ge
 800f518:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f51a:	89a3      	ldrhlt	r3, [r4, #12]
 800f51c:	181b      	addge	r3, r3, r0
 800f51e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f522:	bfac      	ite	ge
 800f524:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f526:	81a3      	strhlt	r3, [r4, #12]
 800f528:	bd10      	pop	{r4, pc}

0800f52a <__swrite>:
 800f52a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f52e:	461f      	mov	r7, r3
 800f530:	898b      	ldrh	r3, [r1, #12]
 800f532:	05db      	lsls	r3, r3, #23
 800f534:	4605      	mov	r5, r0
 800f536:	460c      	mov	r4, r1
 800f538:	4616      	mov	r6, r2
 800f53a:	d505      	bpl.n	800f548 <__swrite+0x1e>
 800f53c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f540:	2302      	movs	r3, #2
 800f542:	2200      	movs	r2, #0
 800f544:	f000 f86c 	bl	800f620 <_lseek_r>
 800f548:	89a3      	ldrh	r3, [r4, #12]
 800f54a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f54e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f552:	81a3      	strh	r3, [r4, #12]
 800f554:	4632      	mov	r2, r6
 800f556:	463b      	mov	r3, r7
 800f558:	4628      	mov	r0, r5
 800f55a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f55e:	f000 b893 	b.w	800f688 <_write_r>

0800f562 <__sseek>:
 800f562:	b510      	push	{r4, lr}
 800f564:	460c      	mov	r4, r1
 800f566:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f56a:	f000 f859 	bl	800f620 <_lseek_r>
 800f56e:	1c43      	adds	r3, r0, #1
 800f570:	89a3      	ldrh	r3, [r4, #12]
 800f572:	bf15      	itete	ne
 800f574:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f576:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f57a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f57e:	81a3      	strheq	r3, [r4, #12]
 800f580:	bf18      	it	ne
 800f582:	81a3      	strhne	r3, [r4, #12]
 800f584:	bd10      	pop	{r4, pc}

0800f586 <__sclose>:
 800f586:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f58a:	f000 b88f 	b.w	800f6ac <_close_r>

0800f58e <_realloc_r>:
 800f58e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f592:	4607      	mov	r7, r0
 800f594:	4614      	mov	r4, r2
 800f596:	460d      	mov	r5, r1
 800f598:	b921      	cbnz	r1, 800f5a4 <_realloc_r+0x16>
 800f59a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f59e:	4611      	mov	r1, r2
 800f5a0:	f7ff bb00 	b.w	800eba4 <_malloc_r>
 800f5a4:	b92a      	cbnz	r2, 800f5b2 <_realloc_r+0x24>
 800f5a6:	f000 f8c3 	bl	800f730 <_free_r>
 800f5aa:	4625      	mov	r5, r4
 800f5ac:	4628      	mov	r0, r5
 800f5ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f5b2:	f000 f919 	bl	800f7e8 <_malloc_usable_size_r>
 800f5b6:	4284      	cmp	r4, r0
 800f5b8:	4606      	mov	r6, r0
 800f5ba:	d802      	bhi.n	800f5c2 <_realloc_r+0x34>
 800f5bc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f5c0:	d8f4      	bhi.n	800f5ac <_realloc_r+0x1e>
 800f5c2:	4621      	mov	r1, r4
 800f5c4:	4638      	mov	r0, r7
 800f5c6:	f7ff faed 	bl	800eba4 <_malloc_r>
 800f5ca:	4680      	mov	r8, r0
 800f5cc:	b908      	cbnz	r0, 800f5d2 <_realloc_r+0x44>
 800f5ce:	4645      	mov	r5, r8
 800f5d0:	e7ec      	b.n	800f5ac <_realloc_r+0x1e>
 800f5d2:	42b4      	cmp	r4, r6
 800f5d4:	4622      	mov	r2, r4
 800f5d6:	4629      	mov	r1, r5
 800f5d8:	bf28      	it	cs
 800f5da:	4632      	movcs	r2, r6
 800f5dc:	f7fe faf8 	bl	800dbd0 <memcpy>
 800f5e0:	4629      	mov	r1, r5
 800f5e2:	4638      	mov	r0, r7
 800f5e4:	f000 f8a4 	bl	800f730 <_free_r>
 800f5e8:	e7f1      	b.n	800f5ce <_realloc_r+0x40>

0800f5ea <memmove>:
 800f5ea:	4288      	cmp	r0, r1
 800f5ec:	b510      	push	{r4, lr}
 800f5ee:	eb01 0402 	add.w	r4, r1, r2
 800f5f2:	d902      	bls.n	800f5fa <memmove+0x10>
 800f5f4:	4284      	cmp	r4, r0
 800f5f6:	4623      	mov	r3, r4
 800f5f8:	d807      	bhi.n	800f60a <memmove+0x20>
 800f5fa:	1e43      	subs	r3, r0, #1
 800f5fc:	42a1      	cmp	r1, r4
 800f5fe:	d008      	beq.n	800f612 <memmove+0x28>
 800f600:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f604:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f608:	e7f8      	b.n	800f5fc <memmove+0x12>
 800f60a:	4402      	add	r2, r0
 800f60c:	4601      	mov	r1, r0
 800f60e:	428a      	cmp	r2, r1
 800f610:	d100      	bne.n	800f614 <memmove+0x2a>
 800f612:	bd10      	pop	{r4, pc}
 800f614:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f618:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f61c:	e7f7      	b.n	800f60e <memmove+0x24>
	...

0800f620 <_lseek_r>:
 800f620:	b538      	push	{r3, r4, r5, lr}
 800f622:	4d07      	ldr	r5, [pc, #28]	@ (800f640 <_lseek_r+0x20>)
 800f624:	4604      	mov	r4, r0
 800f626:	4608      	mov	r0, r1
 800f628:	4611      	mov	r1, r2
 800f62a:	2200      	movs	r2, #0
 800f62c:	602a      	str	r2, [r5, #0]
 800f62e:	461a      	mov	r2, r3
 800f630:	f7f5 fc71 	bl	8004f16 <_lseek>
 800f634:	1c43      	adds	r3, r0, #1
 800f636:	d102      	bne.n	800f63e <_lseek_r+0x1e>
 800f638:	682b      	ldr	r3, [r5, #0]
 800f63a:	b103      	cbz	r3, 800f63e <_lseek_r+0x1e>
 800f63c:	6023      	str	r3, [r4, #0]
 800f63e:	bd38      	pop	{r3, r4, r5, pc}
 800f640:	200054c8 	.word	0x200054c8

0800f644 <_read_r>:
 800f644:	b538      	push	{r3, r4, r5, lr}
 800f646:	4d07      	ldr	r5, [pc, #28]	@ (800f664 <_read_r+0x20>)
 800f648:	4604      	mov	r4, r0
 800f64a:	4608      	mov	r0, r1
 800f64c:	4611      	mov	r1, r2
 800f64e:	2200      	movs	r2, #0
 800f650:	602a      	str	r2, [r5, #0]
 800f652:	461a      	mov	r2, r3
 800f654:	f7f5 fbff 	bl	8004e56 <_read>
 800f658:	1c43      	adds	r3, r0, #1
 800f65a:	d102      	bne.n	800f662 <_read_r+0x1e>
 800f65c:	682b      	ldr	r3, [r5, #0]
 800f65e:	b103      	cbz	r3, 800f662 <_read_r+0x1e>
 800f660:	6023      	str	r3, [r4, #0]
 800f662:	bd38      	pop	{r3, r4, r5, pc}
 800f664:	200054c8 	.word	0x200054c8

0800f668 <_sbrk_r>:
 800f668:	b538      	push	{r3, r4, r5, lr}
 800f66a:	4d06      	ldr	r5, [pc, #24]	@ (800f684 <_sbrk_r+0x1c>)
 800f66c:	2300      	movs	r3, #0
 800f66e:	4604      	mov	r4, r0
 800f670:	4608      	mov	r0, r1
 800f672:	602b      	str	r3, [r5, #0]
 800f674:	f7f5 fc5c 	bl	8004f30 <_sbrk>
 800f678:	1c43      	adds	r3, r0, #1
 800f67a:	d102      	bne.n	800f682 <_sbrk_r+0x1a>
 800f67c:	682b      	ldr	r3, [r5, #0]
 800f67e:	b103      	cbz	r3, 800f682 <_sbrk_r+0x1a>
 800f680:	6023      	str	r3, [r4, #0]
 800f682:	bd38      	pop	{r3, r4, r5, pc}
 800f684:	200054c8 	.word	0x200054c8

0800f688 <_write_r>:
 800f688:	b538      	push	{r3, r4, r5, lr}
 800f68a:	4d07      	ldr	r5, [pc, #28]	@ (800f6a8 <_write_r+0x20>)
 800f68c:	4604      	mov	r4, r0
 800f68e:	4608      	mov	r0, r1
 800f690:	4611      	mov	r1, r2
 800f692:	2200      	movs	r2, #0
 800f694:	602a      	str	r2, [r5, #0]
 800f696:	461a      	mov	r2, r3
 800f698:	f7f5 fbfa 	bl	8004e90 <_write>
 800f69c:	1c43      	adds	r3, r0, #1
 800f69e:	d102      	bne.n	800f6a6 <_write_r+0x1e>
 800f6a0:	682b      	ldr	r3, [r5, #0]
 800f6a2:	b103      	cbz	r3, 800f6a6 <_write_r+0x1e>
 800f6a4:	6023      	str	r3, [r4, #0]
 800f6a6:	bd38      	pop	{r3, r4, r5, pc}
 800f6a8:	200054c8 	.word	0x200054c8

0800f6ac <_close_r>:
 800f6ac:	b538      	push	{r3, r4, r5, lr}
 800f6ae:	4d06      	ldr	r5, [pc, #24]	@ (800f6c8 <_close_r+0x1c>)
 800f6b0:	2300      	movs	r3, #0
 800f6b2:	4604      	mov	r4, r0
 800f6b4:	4608      	mov	r0, r1
 800f6b6:	602b      	str	r3, [r5, #0]
 800f6b8:	f7f5 fc06 	bl	8004ec8 <_close>
 800f6bc:	1c43      	adds	r3, r0, #1
 800f6be:	d102      	bne.n	800f6c6 <_close_r+0x1a>
 800f6c0:	682b      	ldr	r3, [r5, #0]
 800f6c2:	b103      	cbz	r3, 800f6c6 <_close_r+0x1a>
 800f6c4:	6023      	str	r3, [r4, #0]
 800f6c6:	bd38      	pop	{r3, r4, r5, pc}
 800f6c8:	200054c8 	.word	0x200054c8

0800f6cc <__assert_func>:
 800f6cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f6ce:	4614      	mov	r4, r2
 800f6d0:	461a      	mov	r2, r3
 800f6d2:	4b09      	ldr	r3, [pc, #36]	@ (800f6f8 <__assert_func+0x2c>)
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	4605      	mov	r5, r0
 800f6d8:	68d8      	ldr	r0, [r3, #12]
 800f6da:	b14c      	cbz	r4, 800f6f0 <__assert_func+0x24>
 800f6dc:	4b07      	ldr	r3, [pc, #28]	@ (800f6fc <__assert_func+0x30>)
 800f6de:	9100      	str	r1, [sp, #0]
 800f6e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f6e4:	4906      	ldr	r1, [pc, #24]	@ (800f700 <__assert_func+0x34>)
 800f6e6:	462b      	mov	r3, r5
 800f6e8:	f000 f886 	bl	800f7f8 <fiprintf>
 800f6ec:	f000 f8a3 	bl	800f836 <abort>
 800f6f0:	4b04      	ldr	r3, [pc, #16]	@ (800f704 <__assert_func+0x38>)
 800f6f2:	461c      	mov	r4, r3
 800f6f4:	e7f3      	b.n	800f6de <__assert_func+0x12>
 800f6f6:	bf00      	nop
 800f6f8:	20000034 	.word	0x20000034
 800f6fc:	08011685 	.word	0x08011685
 800f700:	08011692 	.word	0x08011692
 800f704:	080116c0 	.word	0x080116c0

0800f708 <_calloc_r>:
 800f708:	b570      	push	{r4, r5, r6, lr}
 800f70a:	fba1 5402 	umull	r5, r4, r1, r2
 800f70e:	b934      	cbnz	r4, 800f71e <_calloc_r+0x16>
 800f710:	4629      	mov	r1, r5
 800f712:	f7ff fa47 	bl	800eba4 <_malloc_r>
 800f716:	4606      	mov	r6, r0
 800f718:	b928      	cbnz	r0, 800f726 <_calloc_r+0x1e>
 800f71a:	4630      	mov	r0, r6
 800f71c:	bd70      	pop	{r4, r5, r6, pc}
 800f71e:	220c      	movs	r2, #12
 800f720:	6002      	str	r2, [r0, #0]
 800f722:	2600      	movs	r6, #0
 800f724:	e7f9      	b.n	800f71a <_calloc_r+0x12>
 800f726:	462a      	mov	r2, r5
 800f728:	4621      	mov	r1, r4
 800f72a:	f7fe fa17 	bl	800db5c <memset>
 800f72e:	e7f4      	b.n	800f71a <_calloc_r+0x12>

0800f730 <_free_r>:
 800f730:	b538      	push	{r3, r4, r5, lr}
 800f732:	4605      	mov	r5, r0
 800f734:	2900      	cmp	r1, #0
 800f736:	d041      	beq.n	800f7bc <_free_r+0x8c>
 800f738:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f73c:	1f0c      	subs	r4, r1, #4
 800f73e:	2b00      	cmp	r3, #0
 800f740:	bfb8      	it	lt
 800f742:	18e4      	addlt	r4, r4, r3
 800f744:	f7ff fb5a 	bl	800edfc <__malloc_lock>
 800f748:	4a1d      	ldr	r2, [pc, #116]	@ (800f7c0 <_free_r+0x90>)
 800f74a:	6813      	ldr	r3, [r2, #0]
 800f74c:	b933      	cbnz	r3, 800f75c <_free_r+0x2c>
 800f74e:	6063      	str	r3, [r4, #4]
 800f750:	6014      	str	r4, [r2, #0]
 800f752:	4628      	mov	r0, r5
 800f754:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f758:	f7ff bb56 	b.w	800ee08 <__malloc_unlock>
 800f75c:	42a3      	cmp	r3, r4
 800f75e:	d908      	bls.n	800f772 <_free_r+0x42>
 800f760:	6820      	ldr	r0, [r4, #0]
 800f762:	1821      	adds	r1, r4, r0
 800f764:	428b      	cmp	r3, r1
 800f766:	bf01      	itttt	eq
 800f768:	6819      	ldreq	r1, [r3, #0]
 800f76a:	685b      	ldreq	r3, [r3, #4]
 800f76c:	1809      	addeq	r1, r1, r0
 800f76e:	6021      	streq	r1, [r4, #0]
 800f770:	e7ed      	b.n	800f74e <_free_r+0x1e>
 800f772:	461a      	mov	r2, r3
 800f774:	685b      	ldr	r3, [r3, #4]
 800f776:	b10b      	cbz	r3, 800f77c <_free_r+0x4c>
 800f778:	42a3      	cmp	r3, r4
 800f77a:	d9fa      	bls.n	800f772 <_free_r+0x42>
 800f77c:	6811      	ldr	r1, [r2, #0]
 800f77e:	1850      	adds	r0, r2, r1
 800f780:	42a0      	cmp	r0, r4
 800f782:	d10b      	bne.n	800f79c <_free_r+0x6c>
 800f784:	6820      	ldr	r0, [r4, #0]
 800f786:	4401      	add	r1, r0
 800f788:	1850      	adds	r0, r2, r1
 800f78a:	4283      	cmp	r3, r0
 800f78c:	6011      	str	r1, [r2, #0]
 800f78e:	d1e0      	bne.n	800f752 <_free_r+0x22>
 800f790:	6818      	ldr	r0, [r3, #0]
 800f792:	685b      	ldr	r3, [r3, #4]
 800f794:	6053      	str	r3, [r2, #4]
 800f796:	4408      	add	r0, r1
 800f798:	6010      	str	r0, [r2, #0]
 800f79a:	e7da      	b.n	800f752 <_free_r+0x22>
 800f79c:	d902      	bls.n	800f7a4 <_free_r+0x74>
 800f79e:	230c      	movs	r3, #12
 800f7a0:	602b      	str	r3, [r5, #0]
 800f7a2:	e7d6      	b.n	800f752 <_free_r+0x22>
 800f7a4:	6820      	ldr	r0, [r4, #0]
 800f7a6:	1821      	adds	r1, r4, r0
 800f7a8:	428b      	cmp	r3, r1
 800f7aa:	bf04      	itt	eq
 800f7ac:	6819      	ldreq	r1, [r3, #0]
 800f7ae:	685b      	ldreq	r3, [r3, #4]
 800f7b0:	6063      	str	r3, [r4, #4]
 800f7b2:	bf04      	itt	eq
 800f7b4:	1809      	addeq	r1, r1, r0
 800f7b6:	6021      	streq	r1, [r4, #0]
 800f7b8:	6054      	str	r4, [r2, #4]
 800f7ba:	e7ca      	b.n	800f752 <_free_r+0x22>
 800f7bc:	bd38      	pop	{r3, r4, r5, pc}
 800f7be:	bf00      	nop
 800f7c0:	200054c4 	.word	0x200054c4

0800f7c4 <__ascii_mbtowc>:
 800f7c4:	b082      	sub	sp, #8
 800f7c6:	b901      	cbnz	r1, 800f7ca <__ascii_mbtowc+0x6>
 800f7c8:	a901      	add	r1, sp, #4
 800f7ca:	b142      	cbz	r2, 800f7de <__ascii_mbtowc+0x1a>
 800f7cc:	b14b      	cbz	r3, 800f7e2 <__ascii_mbtowc+0x1e>
 800f7ce:	7813      	ldrb	r3, [r2, #0]
 800f7d0:	600b      	str	r3, [r1, #0]
 800f7d2:	7812      	ldrb	r2, [r2, #0]
 800f7d4:	1e10      	subs	r0, r2, #0
 800f7d6:	bf18      	it	ne
 800f7d8:	2001      	movne	r0, #1
 800f7da:	b002      	add	sp, #8
 800f7dc:	4770      	bx	lr
 800f7de:	4610      	mov	r0, r2
 800f7e0:	e7fb      	b.n	800f7da <__ascii_mbtowc+0x16>
 800f7e2:	f06f 0001 	mvn.w	r0, #1
 800f7e6:	e7f8      	b.n	800f7da <__ascii_mbtowc+0x16>

0800f7e8 <_malloc_usable_size_r>:
 800f7e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f7ec:	1f18      	subs	r0, r3, #4
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	bfbc      	itt	lt
 800f7f2:	580b      	ldrlt	r3, [r1, r0]
 800f7f4:	18c0      	addlt	r0, r0, r3
 800f7f6:	4770      	bx	lr

0800f7f8 <fiprintf>:
 800f7f8:	b40e      	push	{r1, r2, r3}
 800f7fa:	b503      	push	{r0, r1, lr}
 800f7fc:	4601      	mov	r1, r0
 800f7fe:	ab03      	add	r3, sp, #12
 800f800:	4805      	ldr	r0, [pc, #20]	@ (800f818 <fiprintf+0x20>)
 800f802:	f853 2b04 	ldr.w	r2, [r3], #4
 800f806:	6800      	ldr	r0, [r0, #0]
 800f808:	9301      	str	r3, [sp, #4]
 800f80a:	f000 f845 	bl	800f898 <_vfiprintf_r>
 800f80e:	b002      	add	sp, #8
 800f810:	f85d eb04 	ldr.w	lr, [sp], #4
 800f814:	b003      	add	sp, #12
 800f816:	4770      	bx	lr
 800f818:	20000034 	.word	0x20000034

0800f81c <__ascii_wctomb>:
 800f81c:	4603      	mov	r3, r0
 800f81e:	4608      	mov	r0, r1
 800f820:	b141      	cbz	r1, 800f834 <__ascii_wctomb+0x18>
 800f822:	2aff      	cmp	r2, #255	@ 0xff
 800f824:	d904      	bls.n	800f830 <__ascii_wctomb+0x14>
 800f826:	228a      	movs	r2, #138	@ 0x8a
 800f828:	601a      	str	r2, [r3, #0]
 800f82a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f82e:	4770      	bx	lr
 800f830:	700a      	strb	r2, [r1, #0]
 800f832:	2001      	movs	r0, #1
 800f834:	4770      	bx	lr

0800f836 <abort>:
 800f836:	b508      	push	{r3, lr}
 800f838:	2006      	movs	r0, #6
 800f83a:	f000 fa63 	bl	800fd04 <raise>
 800f83e:	2001      	movs	r0, #1
 800f840:	f7f5 fafe 	bl	8004e40 <_exit>

0800f844 <__sfputc_r>:
 800f844:	6893      	ldr	r3, [r2, #8]
 800f846:	3b01      	subs	r3, #1
 800f848:	2b00      	cmp	r3, #0
 800f84a:	b410      	push	{r4}
 800f84c:	6093      	str	r3, [r2, #8]
 800f84e:	da08      	bge.n	800f862 <__sfputc_r+0x1e>
 800f850:	6994      	ldr	r4, [r2, #24]
 800f852:	42a3      	cmp	r3, r4
 800f854:	db01      	blt.n	800f85a <__sfputc_r+0x16>
 800f856:	290a      	cmp	r1, #10
 800f858:	d103      	bne.n	800f862 <__sfputc_r+0x1e>
 800f85a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f85e:	f000 b933 	b.w	800fac8 <__swbuf_r>
 800f862:	6813      	ldr	r3, [r2, #0]
 800f864:	1c58      	adds	r0, r3, #1
 800f866:	6010      	str	r0, [r2, #0]
 800f868:	7019      	strb	r1, [r3, #0]
 800f86a:	4608      	mov	r0, r1
 800f86c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f870:	4770      	bx	lr

0800f872 <__sfputs_r>:
 800f872:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f874:	4606      	mov	r6, r0
 800f876:	460f      	mov	r7, r1
 800f878:	4614      	mov	r4, r2
 800f87a:	18d5      	adds	r5, r2, r3
 800f87c:	42ac      	cmp	r4, r5
 800f87e:	d101      	bne.n	800f884 <__sfputs_r+0x12>
 800f880:	2000      	movs	r0, #0
 800f882:	e007      	b.n	800f894 <__sfputs_r+0x22>
 800f884:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f888:	463a      	mov	r2, r7
 800f88a:	4630      	mov	r0, r6
 800f88c:	f7ff ffda 	bl	800f844 <__sfputc_r>
 800f890:	1c43      	adds	r3, r0, #1
 800f892:	d1f3      	bne.n	800f87c <__sfputs_r+0xa>
 800f894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f898 <_vfiprintf_r>:
 800f898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f89c:	460d      	mov	r5, r1
 800f89e:	b09d      	sub	sp, #116	@ 0x74
 800f8a0:	4614      	mov	r4, r2
 800f8a2:	4698      	mov	r8, r3
 800f8a4:	4606      	mov	r6, r0
 800f8a6:	b118      	cbz	r0, 800f8b0 <_vfiprintf_r+0x18>
 800f8a8:	6a03      	ldr	r3, [r0, #32]
 800f8aa:	b90b      	cbnz	r3, 800f8b0 <_vfiprintf_r+0x18>
 800f8ac:	f7fe f89c 	bl	800d9e8 <__sinit>
 800f8b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f8b2:	07d9      	lsls	r1, r3, #31
 800f8b4:	d405      	bmi.n	800f8c2 <_vfiprintf_r+0x2a>
 800f8b6:	89ab      	ldrh	r3, [r5, #12]
 800f8b8:	059a      	lsls	r2, r3, #22
 800f8ba:	d402      	bmi.n	800f8c2 <_vfiprintf_r+0x2a>
 800f8bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f8be:	f7fe f980 	bl	800dbc2 <__retarget_lock_acquire_recursive>
 800f8c2:	89ab      	ldrh	r3, [r5, #12]
 800f8c4:	071b      	lsls	r3, r3, #28
 800f8c6:	d501      	bpl.n	800f8cc <_vfiprintf_r+0x34>
 800f8c8:	692b      	ldr	r3, [r5, #16]
 800f8ca:	b99b      	cbnz	r3, 800f8f4 <_vfiprintf_r+0x5c>
 800f8cc:	4629      	mov	r1, r5
 800f8ce:	4630      	mov	r0, r6
 800f8d0:	f000 f938 	bl	800fb44 <__swsetup_r>
 800f8d4:	b170      	cbz	r0, 800f8f4 <_vfiprintf_r+0x5c>
 800f8d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f8d8:	07dc      	lsls	r4, r3, #31
 800f8da:	d504      	bpl.n	800f8e6 <_vfiprintf_r+0x4e>
 800f8dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f8e0:	b01d      	add	sp, #116	@ 0x74
 800f8e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8e6:	89ab      	ldrh	r3, [r5, #12]
 800f8e8:	0598      	lsls	r0, r3, #22
 800f8ea:	d4f7      	bmi.n	800f8dc <_vfiprintf_r+0x44>
 800f8ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f8ee:	f7fe f969 	bl	800dbc4 <__retarget_lock_release_recursive>
 800f8f2:	e7f3      	b.n	800f8dc <_vfiprintf_r+0x44>
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8f8:	2320      	movs	r3, #32
 800f8fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f8fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800f902:	2330      	movs	r3, #48	@ 0x30
 800f904:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fab4 <_vfiprintf_r+0x21c>
 800f908:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f90c:	f04f 0901 	mov.w	r9, #1
 800f910:	4623      	mov	r3, r4
 800f912:	469a      	mov	sl, r3
 800f914:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f918:	b10a      	cbz	r2, 800f91e <_vfiprintf_r+0x86>
 800f91a:	2a25      	cmp	r2, #37	@ 0x25
 800f91c:	d1f9      	bne.n	800f912 <_vfiprintf_r+0x7a>
 800f91e:	ebba 0b04 	subs.w	fp, sl, r4
 800f922:	d00b      	beq.n	800f93c <_vfiprintf_r+0xa4>
 800f924:	465b      	mov	r3, fp
 800f926:	4622      	mov	r2, r4
 800f928:	4629      	mov	r1, r5
 800f92a:	4630      	mov	r0, r6
 800f92c:	f7ff ffa1 	bl	800f872 <__sfputs_r>
 800f930:	3001      	adds	r0, #1
 800f932:	f000 80a7 	beq.w	800fa84 <_vfiprintf_r+0x1ec>
 800f936:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f938:	445a      	add	r2, fp
 800f93a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f93c:	f89a 3000 	ldrb.w	r3, [sl]
 800f940:	2b00      	cmp	r3, #0
 800f942:	f000 809f 	beq.w	800fa84 <_vfiprintf_r+0x1ec>
 800f946:	2300      	movs	r3, #0
 800f948:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f94c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f950:	f10a 0a01 	add.w	sl, sl, #1
 800f954:	9304      	str	r3, [sp, #16]
 800f956:	9307      	str	r3, [sp, #28]
 800f958:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f95c:	931a      	str	r3, [sp, #104]	@ 0x68
 800f95e:	4654      	mov	r4, sl
 800f960:	2205      	movs	r2, #5
 800f962:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f966:	4853      	ldr	r0, [pc, #332]	@ (800fab4 <_vfiprintf_r+0x21c>)
 800f968:	f7f0 fc32 	bl	80001d0 <memchr>
 800f96c:	9a04      	ldr	r2, [sp, #16]
 800f96e:	b9d8      	cbnz	r0, 800f9a8 <_vfiprintf_r+0x110>
 800f970:	06d1      	lsls	r1, r2, #27
 800f972:	bf44      	itt	mi
 800f974:	2320      	movmi	r3, #32
 800f976:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f97a:	0713      	lsls	r3, r2, #28
 800f97c:	bf44      	itt	mi
 800f97e:	232b      	movmi	r3, #43	@ 0x2b
 800f980:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f984:	f89a 3000 	ldrb.w	r3, [sl]
 800f988:	2b2a      	cmp	r3, #42	@ 0x2a
 800f98a:	d015      	beq.n	800f9b8 <_vfiprintf_r+0x120>
 800f98c:	9a07      	ldr	r2, [sp, #28]
 800f98e:	4654      	mov	r4, sl
 800f990:	2000      	movs	r0, #0
 800f992:	f04f 0c0a 	mov.w	ip, #10
 800f996:	4621      	mov	r1, r4
 800f998:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f99c:	3b30      	subs	r3, #48	@ 0x30
 800f99e:	2b09      	cmp	r3, #9
 800f9a0:	d94b      	bls.n	800fa3a <_vfiprintf_r+0x1a2>
 800f9a2:	b1b0      	cbz	r0, 800f9d2 <_vfiprintf_r+0x13a>
 800f9a4:	9207      	str	r2, [sp, #28]
 800f9a6:	e014      	b.n	800f9d2 <_vfiprintf_r+0x13a>
 800f9a8:	eba0 0308 	sub.w	r3, r0, r8
 800f9ac:	fa09 f303 	lsl.w	r3, r9, r3
 800f9b0:	4313      	orrs	r3, r2
 800f9b2:	9304      	str	r3, [sp, #16]
 800f9b4:	46a2      	mov	sl, r4
 800f9b6:	e7d2      	b.n	800f95e <_vfiprintf_r+0xc6>
 800f9b8:	9b03      	ldr	r3, [sp, #12]
 800f9ba:	1d19      	adds	r1, r3, #4
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	9103      	str	r1, [sp, #12]
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	bfbb      	ittet	lt
 800f9c4:	425b      	neglt	r3, r3
 800f9c6:	f042 0202 	orrlt.w	r2, r2, #2
 800f9ca:	9307      	strge	r3, [sp, #28]
 800f9cc:	9307      	strlt	r3, [sp, #28]
 800f9ce:	bfb8      	it	lt
 800f9d0:	9204      	strlt	r2, [sp, #16]
 800f9d2:	7823      	ldrb	r3, [r4, #0]
 800f9d4:	2b2e      	cmp	r3, #46	@ 0x2e
 800f9d6:	d10a      	bne.n	800f9ee <_vfiprintf_r+0x156>
 800f9d8:	7863      	ldrb	r3, [r4, #1]
 800f9da:	2b2a      	cmp	r3, #42	@ 0x2a
 800f9dc:	d132      	bne.n	800fa44 <_vfiprintf_r+0x1ac>
 800f9de:	9b03      	ldr	r3, [sp, #12]
 800f9e0:	1d1a      	adds	r2, r3, #4
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	9203      	str	r2, [sp, #12]
 800f9e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f9ea:	3402      	adds	r4, #2
 800f9ec:	9305      	str	r3, [sp, #20]
 800f9ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fac4 <_vfiprintf_r+0x22c>
 800f9f2:	7821      	ldrb	r1, [r4, #0]
 800f9f4:	2203      	movs	r2, #3
 800f9f6:	4650      	mov	r0, sl
 800f9f8:	f7f0 fbea 	bl	80001d0 <memchr>
 800f9fc:	b138      	cbz	r0, 800fa0e <_vfiprintf_r+0x176>
 800f9fe:	9b04      	ldr	r3, [sp, #16]
 800fa00:	eba0 000a 	sub.w	r0, r0, sl
 800fa04:	2240      	movs	r2, #64	@ 0x40
 800fa06:	4082      	lsls	r2, r0
 800fa08:	4313      	orrs	r3, r2
 800fa0a:	3401      	adds	r4, #1
 800fa0c:	9304      	str	r3, [sp, #16]
 800fa0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa12:	4829      	ldr	r0, [pc, #164]	@ (800fab8 <_vfiprintf_r+0x220>)
 800fa14:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fa18:	2206      	movs	r2, #6
 800fa1a:	f7f0 fbd9 	bl	80001d0 <memchr>
 800fa1e:	2800      	cmp	r0, #0
 800fa20:	d03f      	beq.n	800faa2 <_vfiprintf_r+0x20a>
 800fa22:	4b26      	ldr	r3, [pc, #152]	@ (800fabc <_vfiprintf_r+0x224>)
 800fa24:	bb1b      	cbnz	r3, 800fa6e <_vfiprintf_r+0x1d6>
 800fa26:	9b03      	ldr	r3, [sp, #12]
 800fa28:	3307      	adds	r3, #7
 800fa2a:	f023 0307 	bic.w	r3, r3, #7
 800fa2e:	3308      	adds	r3, #8
 800fa30:	9303      	str	r3, [sp, #12]
 800fa32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa34:	443b      	add	r3, r7
 800fa36:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa38:	e76a      	b.n	800f910 <_vfiprintf_r+0x78>
 800fa3a:	fb0c 3202 	mla	r2, ip, r2, r3
 800fa3e:	460c      	mov	r4, r1
 800fa40:	2001      	movs	r0, #1
 800fa42:	e7a8      	b.n	800f996 <_vfiprintf_r+0xfe>
 800fa44:	2300      	movs	r3, #0
 800fa46:	3401      	adds	r4, #1
 800fa48:	9305      	str	r3, [sp, #20]
 800fa4a:	4619      	mov	r1, r3
 800fa4c:	f04f 0c0a 	mov.w	ip, #10
 800fa50:	4620      	mov	r0, r4
 800fa52:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fa56:	3a30      	subs	r2, #48	@ 0x30
 800fa58:	2a09      	cmp	r2, #9
 800fa5a:	d903      	bls.n	800fa64 <_vfiprintf_r+0x1cc>
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d0c6      	beq.n	800f9ee <_vfiprintf_r+0x156>
 800fa60:	9105      	str	r1, [sp, #20]
 800fa62:	e7c4      	b.n	800f9ee <_vfiprintf_r+0x156>
 800fa64:	fb0c 2101 	mla	r1, ip, r1, r2
 800fa68:	4604      	mov	r4, r0
 800fa6a:	2301      	movs	r3, #1
 800fa6c:	e7f0      	b.n	800fa50 <_vfiprintf_r+0x1b8>
 800fa6e:	ab03      	add	r3, sp, #12
 800fa70:	9300      	str	r3, [sp, #0]
 800fa72:	462a      	mov	r2, r5
 800fa74:	4b12      	ldr	r3, [pc, #72]	@ (800fac0 <_vfiprintf_r+0x228>)
 800fa76:	a904      	add	r1, sp, #16
 800fa78:	4630      	mov	r0, r6
 800fa7a:	f7fd fb3d 	bl	800d0f8 <_printf_float>
 800fa7e:	4607      	mov	r7, r0
 800fa80:	1c78      	adds	r0, r7, #1
 800fa82:	d1d6      	bne.n	800fa32 <_vfiprintf_r+0x19a>
 800fa84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fa86:	07d9      	lsls	r1, r3, #31
 800fa88:	d405      	bmi.n	800fa96 <_vfiprintf_r+0x1fe>
 800fa8a:	89ab      	ldrh	r3, [r5, #12]
 800fa8c:	059a      	lsls	r2, r3, #22
 800fa8e:	d402      	bmi.n	800fa96 <_vfiprintf_r+0x1fe>
 800fa90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fa92:	f7fe f897 	bl	800dbc4 <__retarget_lock_release_recursive>
 800fa96:	89ab      	ldrh	r3, [r5, #12]
 800fa98:	065b      	lsls	r3, r3, #25
 800fa9a:	f53f af1f 	bmi.w	800f8dc <_vfiprintf_r+0x44>
 800fa9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800faa0:	e71e      	b.n	800f8e0 <_vfiprintf_r+0x48>
 800faa2:	ab03      	add	r3, sp, #12
 800faa4:	9300      	str	r3, [sp, #0]
 800faa6:	462a      	mov	r2, r5
 800faa8:	4b05      	ldr	r3, [pc, #20]	@ (800fac0 <_vfiprintf_r+0x228>)
 800faaa:	a904      	add	r1, sp, #16
 800faac:	4630      	mov	r0, r6
 800faae:	f7fd fdbb 	bl	800d628 <_printf_i>
 800fab2:	e7e4      	b.n	800fa7e <_vfiprintf_r+0x1e6>
 800fab4:	08011611 	.word	0x08011611
 800fab8:	0801161b 	.word	0x0801161b
 800fabc:	0800d0f9 	.word	0x0800d0f9
 800fac0:	0800f873 	.word	0x0800f873
 800fac4:	08011617 	.word	0x08011617

0800fac8 <__swbuf_r>:
 800fac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800faca:	460e      	mov	r6, r1
 800facc:	4614      	mov	r4, r2
 800face:	4605      	mov	r5, r0
 800fad0:	b118      	cbz	r0, 800fada <__swbuf_r+0x12>
 800fad2:	6a03      	ldr	r3, [r0, #32]
 800fad4:	b90b      	cbnz	r3, 800fada <__swbuf_r+0x12>
 800fad6:	f7fd ff87 	bl	800d9e8 <__sinit>
 800fada:	69a3      	ldr	r3, [r4, #24]
 800fadc:	60a3      	str	r3, [r4, #8]
 800fade:	89a3      	ldrh	r3, [r4, #12]
 800fae0:	071a      	lsls	r2, r3, #28
 800fae2:	d501      	bpl.n	800fae8 <__swbuf_r+0x20>
 800fae4:	6923      	ldr	r3, [r4, #16]
 800fae6:	b943      	cbnz	r3, 800fafa <__swbuf_r+0x32>
 800fae8:	4621      	mov	r1, r4
 800faea:	4628      	mov	r0, r5
 800faec:	f000 f82a 	bl	800fb44 <__swsetup_r>
 800faf0:	b118      	cbz	r0, 800fafa <__swbuf_r+0x32>
 800faf2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800faf6:	4638      	mov	r0, r7
 800faf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fafa:	6823      	ldr	r3, [r4, #0]
 800fafc:	6922      	ldr	r2, [r4, #16]
 800fafe:	1a98      	subs	r0, r3, r2
 800fb00:	6963      	ldr	r3, [r4, #20]
 800fb02:	b2f6      	uxtb	r6, r6
 800fb04:	4283      	cmp	r3, r0
 800fb06:	4637      	mov	r7, r6
 800fb08:	dc05      	bgt.n	800fb16 <__swbuf_r+0x4e>
 800fb0a:	4621      	mov	r1, r4
 800fb0c:	4628      	mov	r0, r5
 800fb0e:	f7ff f94d 	bl	800edac <_fflush_r>
 800fb12:	2800      	cmp	r0, #0
 800fb14:	d1ed      	bne.n	800faf2 <__swbuf_r+0x2a>
 800fb16:	68a3      	ldr	r3, [r4, #8]
 800fb18:	3b01      	subs	r3, #1
 800fb1a:	60a3      	str	r3, [r4, #8]
 800fb1c:	6823      	ldr	r3, [r4, #0]
 800fb1e:	1c5a      	adds	r2, r3, #1
 800fb20:	6022      	str	r2, [r4, #0]
 800fb22:	701e      	strb	r6, [r3, #0]
 800fb24:	6962      	ldr	r2, [r4, #20]
 800fb26:	1c43      	adds	r3, r0, #1
 800fb28:	429a      	cmp	r2, r3
 800fb2a:	d004      	beq.n	800fb36 <__swbuf_r+0x6e>
 800fb2c:	89a3      	ldrh	r3, [r4, #12]
 800fb2e:	07db      	lsls	r3, r3, #31
 800fb30:	d5e1      	bpl.n	800faf6 <__swbuf_r+0x2e>
 800fb32:	2e0a      	cmp	r6, #10
 800fb34:	d1df      	bne.n	800faf6 <__swbuf_r+0x2e>
 800fb36:	4621      	mov	r1, r4
 800fb38:	4628      	mov	r0, r5
 800fb3a:	f7ff f937 	bl	800edac <_fflush_r>
 800fb3e:	2800      	cmp	r0, #0
 800fb40:	d0d9      	beq.n	800faf6 <__swbuf_r+0x2e>
 800fb42:	e7d6      	b.n	800faf2 <__swbuf_r+0x2a>

0800fb44 <__swsetup_r>:
 800fb44:	b538      	push	{r3, r4, r5, lr}
 800fb46:	4b29      	ldr	r3, [pc, #164]	@ (800fbec <__swsetup_r+0xa8>)
 800fb48:	4605      	mov	r5, r0
 800fb4a:	6818      	ldr	r0, [r3, #0]
 800fb4c:	460c      	mov	r4, r1
 800fb4e:	b118      	cbz	r0, 800fb58 <__swsetup_r+0x14>
 800fb50:	6a03      	ldr	r3, [r0, #32]
 800fb52:	b90b      	cbnz	r3, 800fb58 <__swsetup_r+0x14>
 800fb54:	f7fd ff48 	bl	800d9e8 <__sinit>
 800fb58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb5c:	0719      	lsls	r1, r3, #28
 800fb5e:	d422      	bmi.n	800fba6 <__swsetup_r+0x62>
 800fb60:	06da      	lsls	r2, r3, #27
 800fb62:	d407      	bmi.n	800fb74 <__swsetup_r+0x30>
 800fb64:	2209      	movs	r2, #9
 800fb66:	602a      	str	r2, [r5, #0]
 800fb68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb6c:	81a3      	strh	r3, [r4, #12]
 800fb6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fb72:	e033      	b.n	800fbdc <__swsetup_r+0x98>
 800fb74:	0758      	lsls	r0, r3, #29
 800fb76:	d512      	bpl.n	800fb9e <__swsetup_r+0x5a>
 800fb78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fb7a:	b141      	cbz	r1, 800fb8e <__swsetup_r+0x4a>
 800fb7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fb80:	4299      	cmp	r1, r3
 800fb82:	d002      	beq.n	800fb8a <__swsetup_r+0x46>
 800fb84:	4628      	mov	r0, r5
 800fb86:	f7ff fdd3 	bl	800f730 <_free_r>
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	6363      	str	r3, [r4, #52]	@ 0x34
 800fb8e:	89a3      	ldrh	r3, [r4, #12]
 800fb90:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fb94:	81a3      	strh	r3, [r4, #12]
 800fb96:	2300      	movs	r3, #0
 800fb98:	6063      	str	r3, [r4, #4]
 800fb9a:	6923      	ldr	r3, [r4, #16]
 800fb9c:	6023      	str	r3, [r4, #0]
 800fb9e:	89a3      	ldrh	r3, [r4, #12]
 800fba0:	f043 0308 	orr.w	r3, r3, #8
 800fba4:	81a3      	strh	r3, [r4, #12]
 800fba6:	6923      	ldr	r3, [r4, #16]
 800fba8:	b94b      	cbnz	r3, 800fbbe <__swsetup_r+0x7a>
 800fbaa:	89a3      	ldrh	r3, [r4, #12]
 800fbac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fbb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fbb4:	d003      	beq.n	800fbbe <__swsetup_r+0x7a>
 800fbb6:	4621      	mov	r1, r4
 800fbb8:	4628      	mov	r0, r5
 800fbba:	f000 f83f 	bl	800fc3c <__smakebuf_r>
 800fbbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fbc2:	f013 0201 	ands.w	r2, r3, #1
 800fbc6:	d00a      	beq.n	800fbde <__swsetup_r+0x9a>
 800fbc8:	2200      	movs	r2, #0
 800fbca:	60a2      	str	r2, [r4, #8]
 800fbcc:	6962      	ldr	r2, [r4, #20]
 800fbce:	4252      	negs	r2, r2
 800fbd0:	61a2      	str	r2, [r4, #24]
 800fbd2:	6922      	ldr	r2, [r4, #16]
 800fbd4:	b942      	cbnz	r2, 800fbe8 <__swsetup_r+0xa4>
 800fbd6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fbda:	d1c5      	bne.n	800fb68 <__swsetup_r+0x24>
 800fbdc:	bd38      	pop	{r3, r4, r5, pc}
 800fbde:	0799      	lsls	r1, r3, #30
 800fbe0:	bf58      	it	pl
 800fbe2:	6962      	ldrpl	r2, [r4, #20]
 800fbe4:	60a2      	str	r2, [r4, #8]
 800fbe6:	e7f4      	b.n	800fbd2 <__swsetup_r+0x8e>
 800fbe8:	2000      	movs	r0, #0
 800fbea:	e7f7      	b.n	800fbdc <__swsetup_r+0x98>
 800fbec:	20000034 	.word	0x20000034

0800fbf0 <__swhatbuf_r>:
 800fbf0:	b570      	push	{r4, r5, r6, lr}
 800fbf2:	460c      	mov	r4, r1
 800fbf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbf8:	2900      	cmp	r1, #0
 800fbfa:	b096      	sub	sp, #88	@ 0x58
 800fbfc:	4615      	mov	r5, r2
 800fbfe:	461e      	mov	r6, r3
 800fc00:	da0d      	bge.n	800fc1e <__swhatbuf_r+0x2e>
 800fc02:	89a3      	ldrh	r3, [r4, #12]
 800fc04:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fc08:	f04f 0100 	mov.w	r1, #0
 800fc0c:	bf14      	ite	ne
 800fc0e:	2340      	movne	r3, #64	@ 0x40
 800fc10:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fc14:	2000      	movs	r0, #0
 800fc16:	6031      	str	r1, [r6, #0]
 800fc18:	602b      	str	r3, [r5, #0]
 800fc1a:	b016      	add	sp, #88	@ 0x58
 800fc1c:	bd70      	pop	{r4, r5, r6, pc}
 800fc1e:	466a      	mov	r2, sp
 800fc20:	f000 f89c 	bl	800fd5c <_fstat_r>
 800fc24:	2800      	cmp	r0, #0
 800fc26:	dbec      	blt.n	800fc02 <__swhatbuf_r+0x12>
 800fc28:	9901      	ldr	r1, [sp, #4]
 800fc2a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fc2e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fc32:	4259      	negs	r1, r3
 800fc34:	4159      	adcs	r1, r3
 800fc36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fc3a:	e7eb      	b.n	800fc14 <__swhatbuf_r+0x24>

0800fc3c <__smakebuf_r>:
 800fc3c:	898b      	ldrh	r3, [r1, #12]
 800fc3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc40:	079d      	lsls	r5, r3, #30
 800fc42:	4606      	mov	r6, r0
 800fc44:	460c      	mov	r4, r1
 800fc46:	d507      	bpl.n	800fc58 <__smakebuf_r+0x1c>
 800fc48:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fc4c:	6023      	str	r3, [r4, #0]
 800fc4e:	6123      	str	r3, [r4, #16]
 800fc50:	2301      	movs	r3, #1
 800fc52:	6163      	str	r3, [r4, #20]
 800fc54:	b003      	add	sp, #12
 800fc56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc58:	ab01      	add	r3, sp, #4
 800fc5a:	466a      	mov	r2, sp
 800fc5c:	f7ff ffc8 	bl	800fbf0 <__swhatbuf_r>
 800fc60:	9f00      	ldr	r7, [sp, #0]
 800fc62:	4605      	mov	r5, r0
 800fc64:	4639      	mov	r1, r7
 800fc66:	4630      	mov	r0, r6
 800fc68:	f7fe ff9c 	bl	800eba4 <_malloc_r>
 800fc6c:	b948      	cbnz	r0, 800fc82 <__smakebuf_r+0x46>
 800fc6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc72:	059a      	lsls	r2, r3, #22
 800fc74:	d4ee      	bmi.n	800fc54 <__smakebuf_r+0x18>
 800fc76:	f023 0303 	bic.w	r3, r3, #3
 800fc7a:	f043 0302 	orr.w	r3, r3, #2
 800fc7e:	81a3      	strh	r3, [r4, #12]
 800fc80:	e7e2      	b.n	800fc48 <__smakebuf_r+0xc>
 800fc82:	89a3      	ldrh	r3, [r4, #12]
 800fc84:	6020      	str	r0, [r4, #0]
 800fc86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc8a:	81a3      	strh	r3, [r4, #12]
 800fc8c:	9b01      	ldr	r3, [sp, #4]
 800fc8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fc92:	b15b      	cbz	r3, 800fcac <__smakebuf_r+0x70>
 800fc94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fc98:	4630      	mov	r0, r6
 800fc9a:	f000 f83b 	bl	800fd14 <_isatty_r>
 800fc9e:	b128      	cbz	r0, 800fcac <__smakebuf_r+0x70>
 800fca0:	89a3      	ldrh	r3, [r4, #12]
 800fca2:	f023 0303 	bic.w	r3, r3, #3
 800fca6:	f043 0301 	orr.w	r3, r3, #1
 800fcaa:	81a3      	strh	r3, [r4, #12]
 800fcac:	89a3      	ldrh	r3, [r4, #12]
 800fcae:	431d      	orrs	r5, r3
 800fcb0:	81a5      	strh	r5, [r4, #12]
 800fcb2:	e7cf      	b.n	800fc54 <__smakebuf_r+0x18>

0800fcb4 <_raise_r>:
 800fcb4:	291f      	cmp	r1, #31
 800fcb6:	b538      	push	{r3, r4, r5, lr}
 800fcb8:	4605      	mov	r5, r0
 800fcba:	460c      	mov	r4, r1
 800fcbc:	d904      	bls.n	800fcc8 <_raise_r+0x14>
 800fcbe:	2316      	movs	r3, #22
 800fcc0:	6003      	str	r3, [r0, #0]
 800fcc2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fcc6:	bd38      	pop	{r3, r4, r5, pc}
 800fcc8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fcca:	b112      	cbz	r2, 800fcd2 <_raise_r+0x1e>
 800fccc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fcd0:	b94b      	cbnz	r3, 800fce6 <_raise_r+0x32>
 800fcd2:	4628      	mov	r0, r5
 800fcd4:	f000 f840 	bl	800fd58 <_getpid_r>
 800fcd8:	4622      	mov	r2, r4
 800fcda:	4601      	mov	r1, r0
 800fcdc:	4628      	mov	r0, r5
 800fcde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fce2:	f000 b827 	b.w	800fd34 <_kill_r>
 800fce6:	2b01      	cmp	r3, #1
 800fce8:	d00a      	beq.n	800fd00 <_raise_r+0x4c>
 800fcea:	1c59      	adds	r1, r3, #1
 800fcec:	d103      	bne.n	800fcf6 <_raise_r+0x42>
 800fcee:	2316      	movs	r3, #22
 800fcf0:	6003      	str	r3, [r0, #0]
 800fcf2:	2001      	movs	r0, #1
 800fcf4:	e7e7      	b.n	800fcc6 <_raise_r+0x12>
 800fcf6:	2100      	movs	r1, #0
 800fcf8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fcfc:	4620      	mov	r0, r4
 800fcfe:	4798      	blx	r3
 800fd00:	2000      	movs	r0, #0
 800fd02:	e7e0      	b.n	800fcc6 <_raise_r+0x12>

0800fd04 <raise>:
 800fd04:	4b02      	ldr	r3, [pc, #8]	@ (800fd10 <raise+0xc>)
 800fd06:	4601      	mov	r1, r0
 800fd08:	6818      	ldr	r0, [r3, #0]
 800fd0a:	f7ff bfd3 	b.w	800fcb4 <_raise_r>
 800fd0e:	bf00      	nop
 800fd10:	20000034 	.word	0x20000034

0800fd14 <_isatty_r>:
 800fd14:	b538      	push	{r3, r4, r5, lr}
 800fd16:	4d06      	ldr	r5, [pc, #24]	@ (800fd30 <_isatty_r+0x1c>)
 800fd18:	2300      	movs	r3, #0
 800fd1a:	4604      	mov	r4, r0
 800fd1c:	4608      	mov	r0, r1
 800fd1e:	602b      	str	r3, [r5, #0]
 800fd20:	f7f5 f8ee 	bl	8004f00 <_isatty>
 800fd24:	1c43      	adds	r3, r0, #1
 800fd26:	d102      	bne.n	800fd2e <_isatty_r+0x1a>
 800fd28:	682b      	ldr	r3, [r5, #0]
 800fd2a:	b103      	cbz	r3, 800fd2e <_isatty_r+0x1a>
 800fd2c:	6023      	str	r3, [r4, #0]
 800fd2e:	bd38      	pop	{r3, r4, r5, pc}
 800fd30:	200054c8 	.word	0x200054c8

0800fd34 <_kill_r>:
 800fd34:	b538      	push	{r3, r4, r5, lr}
 800fd36:	4d07      	ldr	r5, [pc, #28]	@ (800fd54 <_kill_r+0x20>)
 800fd38:	2300      	movs	r3, #0
 800fd3a:	4604      	mov	r4, r0
 800fd3c:	4608      	mov	r0, r1
 800fd3e:	4611      	mov	r1, r2
 800fd40:	602b      	str	r3, [r5, #0]
 800fd42:	f7f5 f86d 	bl	8004e20 <_kill>
 800fd46:	1c43      	adds	r3, r0, #1
 800fd48:	d102      	bne.n	800fd50 <_kill_r+0x1c>
 800fd4a:	682b      	ldr	r3, [r5, #0]
 800fd4c:	b103      	cbz	r3, 800fd50 <_kill_r+0x1c>
 800fd4e:	6023      	str	r3, [r4, #0]
 800fd50:	bd38      	pop	{r3, r4, r5, pc}
 800fd52:	bf00      	nop
 800fd54:	200054c8 	.word	0x200054c8

0800fd58 <_getpid_r>:
 800fd58:	f7f5 b85a 	b.w	8004e10 <_getpid>

0800fd5c <_fstat_r>:
 800fd5c:	b538      	push	{r3, r4, r5, lr}
 800fd5e:	4d07      	ldr	r5, [pc, #28]	@ (800fd7c <_fstat_r+0x20>)
 800fd60:	2300      	movs	r3, #0
 800fd62:	4604      	mov	r4, r0
 800fd64:	4608      	mov	r0, r1
 800fd66:	4611      	mov	r1, r2
 800fd68:	602b      	str	r3, [r5, #0]
 800fd6a:	f7f5 f8b9 	bl	8004ee0 <_fstat>
 800fd6e:	1c43      	adds	r3, r0, #1
 800fd70:	d102      	bne.n	800fd78 <_fstat_r+0x1c>
 800fd72:	682b      	ldr	r3, [r5, #0]
 800fd74:	b103      	cbz	r3, 800fd78 <_fstat_r+0x1c>
 800fd76:	6023      	str	r3, [r4, #0]
 800fd78:	bd38      	pop	{r3, r4, r5, pc}
 800fd7a:	bf00      	nop
 800fd7c:	200054c8 	.word	0x200054c8

0800fd80 <fabsf>:
 800fd80:	ee10 3a10 	vmov	r3, s0
 800fd84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fd88:	ee00 3a10 	vmov	s0, r3
 800fd8c:	4770      	bx	lr
	...

0800fd90 <tanf>:
 800fd90:	ee10 3a10 	vmov	r3, s0
 800fd94:	b507      	push	{r0, r1, r2, lr}
 800fd96:	4a12      	ldr	r2, [pc, #72]	@ (800fde0 <tanf+0x50>)
 800fd98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fd9c:	4293      	cmp	r3, r2
 800fd9e:	d807      	bhi.n	800fdb0 <tanf+0x20>
 800fda0:	eddf 0a10 	vldr	s1, [pc, #64]	@ 800fde4 <tanf+0x54>
 800fda4:	2001      	movs	r0, #1
 800fda6:	b003      	add	sp, #12
 800fda8:	f85d eb04 	ldr.w	lr, [sp], #4
 800fdac:	f000 b81c 	b.w	800fde8 <__kernel_tanf>
 800fdb0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800fdb4:	d304      	bcc.n	800fdc0 <tanf+0x30>
 800fdb6:	ee30 0a40 	vsub.f32	s0, s0, s0
 800fdba:	b003      	add	sp, #12
 800fdbc:	f85d fb04 	ldr.w	pc, [sp], #4
 800fdc0:	4668      	mov	r0, sp
 800fdc2:	f000 f91f 	bl	8010004 <__ieee754_rem_pio2f>
 800fdc6:	0040      	lsls	r0, r0, #1
 800fdc8:	f000 0002 	and.w	r0, r0, #2
 800fdcc:	eddd 0a01 	vldr	s1, [sp, #4]
 800fdd0:	ed9d 0a00 	vldr	s0, [sp]
 800fdd4:	f1c0 0001 	rsb	r0, r0, #1
 800fdd8:	f000 f806 	bl	800fde8 <__kernel_tanf>
 800fddc:	e7ed      	b.n	800fdba <tanf+0x2a>
 800fdde:	bf00      	nop
 800fde0:	3f490fda 	.word	0x3f490fda
 800fde4:	00000000 	.word	0x00000000

0800fde8 <__kernel_tanf>:
 800fde8:	b508      	push	{r3, lr}
 800fdea:	ee10 3a10 	vmov	r3, s0
 800fdee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800fdf2:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 800fdf6:	eef0 7a40 	vmov.f32	s15, s0
 800fdfa:	d217      	bcs.n	800fe2c <__kernel_tanf+0x44>
 800fdfc:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 800fe00:	ee17 1a10 	vmov	r1, s14
 800fe04:	bb41      	cbnz	r1, 800fe58 <__kernel_tanf+0x70>
 800fe06:	1c43      	adds	r3, r0, #1
 800fe08:	4313      	orrs	r3, r2
 800fe0a:	d108      	bne.n	800fe1e <__kernel_tanf+0x36>
 800fe0c:	f7ff ffb8 	bl	800fd80 <fabsf>
 800fe10:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fe14:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800fe18:	eeb0 0a67 	vmov.f32	s0, s15
 800fe1c:	bd08      	pop	{r3, pc}
 800fe1e:	2801      	cmp	r0, #1
 800fe20:	d0fa      	beq.n	800fe18 <__kernel_tanf+0x30>
 800fe22:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800fe26:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800fe2a:	e7f5      	b.n	800fe18 <__kernel_tanf+0x30>
 800fe2c:	494c      	ldr	r1, [pc, #304]	@ (800ff60 <__kernel_tanf+0x178>)
 800fe2e:	428a      	cmp	r2, r1
 800fe30:	d312      	bcc.n	800fe58 <__kernel_tanf+0x70>
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 800ff64 <__kernel_tanf+0x17c>
 800fe38:	bfb8      	it	lt
 800fe3a:	eef1 7a40 	vneglt.f32	s15, s0
 800fe3e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fe42:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800ff68 <__kernel_tanf+0x180>
 800fe46:	bfb8      	it	lt
 800fe48:	eef1 0a60 	vneglt.f32	s1, s1
 800fe4c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800fe50:	eddf 0a46 	vldr	s1, [pc, #280]	@ 800ff6c <__kernel_tanf+0x184>
 800fe54:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fe58:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800fe5c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800ff70 <__kernel_tanf+0x188>
 800fe60:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 800ff74 <__kernel_tanf+0x18c>
 800fe64:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 800ff78 <__kernel_tanf+0x190>
 800fe68:	493d      	ldr	r1, [pc, #244]	@ (800ff60 <__kernel_tanf+0x178>)
 800fe6a:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800fe6e:	428a      	cmp	r2, r1
 800fe70:	eea7 6a25 	vfma.f32	s12, s14, s11
 800fe74:	eddf 5a41 	vldr	s11, [pc, #260]	@ 800ff7c <__kernel_tanf+0x194>
 800fe78:	eee6 5a07 	vfma.f32	s11, s12, s14
 800fe7c:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 800ff80 <__kernel_tanf+0x198>
 800fe80:	eea5 6a87 	vfma.f32	s12, s11, s14
 800fe84:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800ff84 <__kernel_tanf+0x19c>
 800fe88:	eee6 5a07 	vfma.f32	s11, s12, s14
 800fe8c:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 800ff88 <__kernel_tanf+0x1a0>
 800fe90:	eea5 6a87 	vfma.f32	s12, s11, s14
 800fe94:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 800ff8c <__kernel_tanf+0x1a4>
 800fe98:	eee7 5a05 	vfma.f32	s11, s14, s10
 800fe9c:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800ff90 <__kernel_tanf+0x1a8>
 800fea0:	eea5 5a87 	vfma.f32	s10, s11, s14
 800fea4:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800ff94 <__kernel_tanf+0x1ac>
 800fea8:	eee5 5a07 	vfma.f32	s11, s10, s14
 800feac:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800ff98 <__kernel_tanf+0x1b0>
 800feb0:	eea5 5a87 	vfma.f32	s10, s11, s14
 800feb4:	eddf 5a39 	vldr	s11, [pc, #228]	@ 800ff9c <__kernel_tanf+0x1b4>
 800feb8:	eee5 5a07 	vfma.f32	s11, s10, s14
 800febc:	eeb0 7a46 	vmov.f32	s14, s12
 800fec0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800fec4:	ee27 5aa6 	vmul.f32	s10, s15, s13
 800fec8:	eeb0 6a60 	vmov.f32	s12, s1
 800fecc:	eea7 6a05 	vfma.f32	s12, s14, s10
 800fed0:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800ffa0 <__kernel_tanf+0x1b8>
 800fed4:	eee6 0a26 	vfma.f32	s1, s12, s13
 800fed8:	eee5 0a07 	vfma.f32	s1, s10, s14
 800fedc:	ee37 6aa0 	vadd.f32	s12, s15, s1
 800fee0:	d31d      	bcc.n	800ff1e <__kernel_tanf+0x136>
 800fee2:	ee07 0a10 	vmov	s14, r0
 800fee6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800feea:	ee26 5a06 	vmul.f32	s10, s12, s12
 800feee:	ee36 6a07 	vadd.f32	s12, s12, s14
 800fef2:	179b      	asrs	r3, r3, #30
 800fef4:	eec5 5a06 	vdiv.f32	s11, s10, s12
 800fef8:	f003 0302 	and.w	r3, r3, #2
 800fefc:	f1c3 0301 	rsb	r3, r3, #1
 800ff00:	ee06 3a90 	vmov	s13, r3
 800ff04:	ee35 6ae0 	vsub.f32	s12, s11, s1
 800ff08:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800ff0c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ff10:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800ff14:	eea7 7ac6 	vfms.f32	s14, s15, s12
 800ff18:	ee66 7a87 	vmul.f32	s15, s13, s14
 800ff1c:	e77c      	b.n	800fe18 <__kernel_tanf+0x30>
 800ff1e:	2801      	cmp	r0, #1
 800ff20:	d01b      	beq.n	800ff5a <__kernel_tanf+0x172>
 800ff22:	4b20      	ldr	r3, [pc, #128]	@ (800ffa4 <__kernel_tanf+0x1bc>)
 800ff24:	ee16 2a10 	vmov	r2, s12
 800ff28:	401a      	ands	r2, r3
 800ff2a:	ee05 2a90 	vmov	s11, r2
 800ff2e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800ff32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ff36:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800ff3a:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 800ff3e:	eec7 6a86 	vdiv.f32	s13, s15, s12
 800ff42:	ee16 2a90 	vmov	r2, s13
 800ff46:	4013      	ands	r3, r2
 800ff48:	ee07 3a90 	vmov	s15, r3
 800ff4c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800ff50:	eea0 7aa7 	vfma.f32	s14, s1, s15
 800ff54:	eee7 7a26 	vfma.f32	s15, s14, s13
 800ff58:	e75e      	b.n	800fe18 <__kernel_tanf+0x30>
 800ff5a:	eef0 7a46 	vmov.f32	s15, s12
 800ff5e:	e75b      	b.n	800fe18 <__kernel_tanf+0x30>
 800ff60:	3f2ca140 	.word	0x3f2ca140
 800ff64:	3f490fda 	.word	0x3f490fda
 800ff68:	33222168 	.word	0x33222168
 800ff6c:	00000000 	.word	0x00000000
 800ff70:	b79bae5f 	.word	0xb79bae5f
 800ff74:	38a3f445 	.word	0x38a3f445
 800ff78:	37d95384 	.word	0x37d95384
 800ff7c:	3a1a26c8 	.word	0x3a1a26c8
 800ff80:	3b6b6916 	.word	0x3b6b6916
 800ff84:	3cb327a4 	.word	0x3cb327a4
 800ff88:	3e088889 	.word	0x3e088889
 800ff8c:	3895c07a 	.word	0x3895c07a
 800ff90:	398137b9 	.word	0x398137b9
 800ff94:	3abede48 	.word	0x3abede48
 800ff98:	3c11371f 	.word	0x3c11371f
 800ff9c:	3d5d0dd1 	.word	0x3d5d0dd1
 800ffa0:	3eaaaaab 	.word	0x3eaaaaab
 800ffa4:	fffff000 	.word	0xfffff000

0800ffa8 <lroundf>:
 800ffa8:	ee10 1a10 	vmov	r1, s0
 800ffac:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800ffb0:	2900      	cmp	r1, #0
 800ffb2:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800ffb6:	bfac      	ite	ge
 800ffb8:	2001      	movge	r0, #1
 800ffba:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 800ffbe:	2a1e      	cmp	r2, #30
 800ffc0:	dc1a      	bgt.n	800fff8 <lroundf+0x50>
 800ffc2:	2a00      	cmp	r2, #0
 800ffc4:	da03      	bge.n	800ffce <lroundf+0x26>
 800ffc6:	3201      	adds	r2, #1
 800ffc8:	bf18      	it	ne
 800ffca:	2000      	movne	r0, #0
 800ffcc:	4770      	bx	lr
 800ffce:	2a16      	cmp	r2, #22
 800ffd0:	bfd8      	it	le
 800ffd2:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800ffd6:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800ffda:	bfd8      	it	le
 800ffdc:	4113      	asrle	r3, r2
 800ffde:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800ffe2:	bfcd      	iteet	gt
 800ffe4:	3b96      	subgt	r3, #150	@ 0x96
 800ffe6:	185b      	addle	r3, r3, r1
 800ffe8:	f1c2 0217 	rsble	r2, r2, #23
 800ffec:	fa01 f303 	lslgt.w	r3, r1, r3
 800fff0:	bfd8      	it	le
 800fff2:	40d3      	lsrle	r3, r2
 800fff4:	4358      	muls	r0, r3
 800fff6:	4770      	bx	lr
 800fff8:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800fffc:	ee17 0a90 	vmov	r0, s15
 8010000:	4770      	bx	lr
	...

08010004 <__ieee754_rem_pio2f>:
 8010004:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010006:	ee10 6a10 	vmov	r6, s0
 801000a:	4b88      	ldr	r3, [pc, #544]	@ (801022c <__ieee754_rem_pio2f+0x228>)
 801000c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8010010:	429d      	cmp	r5, r3
 8010012:	b087      	sub	sp, #28
 8010014:	4604      	mov	r4, r0
 8010016:	d805      	bhi.n	8010024 <__ieee754_rem_pio2f+0x20>
 8010018:	2300      	movs	r3, #0
 801001a:	ed80 0a00 	vstr	s0, [r0]
 801001e:	6043      	str	r3, [r0, #4]
 8010020:	2000      	movs	r0, #0
 8010022:	e022      	b.n	801006a <__ieee754_rem_pio2f+0x66>
 8010024:	4b82      	ldr	r3, [pc, #520]	@ (8010230 <__ieee754_rem_pio2f+0x22c>)
 8010026:	429d      	cmp	r5, r3
 8010028:	d83a      	bhi.n	80100a0 <__ieee754_rem_pio2f+0x9c>
 801002a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801002e:	2e00      	cmp	r6, #0
 8010030:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8010234 <__ieee754_rem_pio2f+0x230>
 8010034:	4a80      	ldr	r2, [pc, #512]	@ (8010238 <__ieee754_rem_pio2f+0x234>)
 8010036:	f023 030f 	bic.w	r3, r3, #15
 801003a:	dd18      	ble.n	801006e <__ieee754_rem_pio2f+0x6a>
 801003c:	4293      	cmp	r3, r2
 801003e:	ee70 7a47 	vsub.f32	s15, s0, s14
 8010042:	bf09      	itett	eq
 8010044:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 801023c <__ieee754_rem_pio2f+0x238>
 8010048:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8010240 <__ieee754_rem_pio2f+0x23c>
 801004c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8010244 <__ieee754_rem_pio2f+0x240>
 8010050:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8010054:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8010058:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801005c:	ed80 7a00 	vstr	s14, [r0]
 8010060:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010064:	edc0 7a01 	vstr	s15, [r0, #4]
 8010068:	2001      	movs	r0, #1
 801006a:	b007      	add	sp, #28
 801006c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801006e:	4293      	cmp	r3, r2
 8010070:	ee70 7a07 	vadd.f32	s15, s0, s14
 8010074:	bf09      	itett	eq
 8010076:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 801023c <__ieee754_rem_pio2f+0x238>
 801007a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8010240 <__ieee754_rem_pio2f+0x23c>
 801007e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8010244 <__ieee754_rem_pio2f+0x240>
 8010082:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8010086:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801008a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801008e:	ed80 7a00 	vstr	s14, [r0]
 8010092:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010096:	edc0 7a01 	vstr	s15, [r0, #4]
 801009a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801009e:	e7e4      	b.n	801006a <__ieee754_rem_pio2f+0x66>
 80100a0:	4b69      	ldr	r3, [pc, #420]	@ (8010248 <__ieee754_rem_pio2f+0x244>)
 80100a2:	429d      	cmp	r5, r3
 80100a4:	d873      	bhi.n	801018e <__ieee754_rem_pio2f+0x18a>
 80100a6:	f7ff fe6b 	bl	800fd80 <fabsf>
 80100aa:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 801024c <__ieee754_rem_pio2f+0x248>
 80100ae:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80100b2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80100b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80100ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80100be:	ee17 0a90 	vmov	r0, s15
 80100c2:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8010234 <__ieee754_rem_pio2f+0x230>
 80100c6:	eea7 0a67 	vfms.f32	s0, s14, s15
 80100ca:	281f      	cmp	r0, #31
 80100cc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8010240 <__ieee754_rem_pio2f+0x23c>
 80100d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80100d4:	eeb1 6a47 	vneg.f32	s12, s14
 80100d8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80100dc:	ee16 1a90 	vmov	r1, s13
 80100e0:	dc09      	bgt.n	80100f6 <__ieee754_rem_pio2f+0xf2>
 80100e2:	4a5b      	ldr	r2, [pc, #364]	@ (8010250 <__ieee754_rem_pio2f+0x24c>)
 80100e4:	1e47      	subs	r7, r0, #1
 80100e6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80100ea:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80100ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80100f2:	4293      	cmp	r3, r2
 80100f4:	d107      	bne.n	8010106 <__ieee754_rem_pio2f+0x102>
 80100f6:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80100fa:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80100fe:	2a08      	cmp	r2, #8
 8010100:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8010104:	dc14      	bgt.n	8010130 <__ieee754_rem_pio2f+0x12c>
 8010106:	6021      	str	r1, [r4, #0]
 8010108:	ed94 7a00 	vldr	s14, [r4]
 801010c:	ee30 0a47 	vsub.f32	s0, s0, s14
 8010110:	2e00      	cmp	r6, #0
 8010112:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010116:	ed84 0a01 	vstr	s0, [r4, #4]
 801011a:	daa6      	bge.n	801006a <__ieee754_rem_pio2f+0x66>
 801011c:	eeb1 7a47 	vneg.f32	s14, s14
 8010120:	eeb1 0a40 	vneg.f32	s0, s0
 8010124:	ed84 7a00 	vstr	s14, [r4]
 8010128:	ed84 0a01 	vstr	s0, [r4, #4]
 801012c:	4240      	negs	r0, r0
 801012e:	e79c      	b.n	801006a <__ieee754_rem_pio2f+0x66>
 8010130:	eddf 5a42 	vldr	s11, [pc, #264]	@ 801023c <__ieee754_rem_pio2f+0x238>
 8010134:	eef0 6a40 	vmov.f32	s13, s0
 8010138:	eee6 6a25 	vfma.f32	s13, s12, s11
 801013c:	ee70 7a66 	vsub.f32	s15, s0, s13
 8010140:	eee6 7a25 	vfma.f32	s15, s12, s11
 8010144:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8010244 <__ieee754_rem_pio2f+0x240>
 8010148:	eed7 7a25 	vfnms.f32	s15, s14, s11
 801014c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8010150:	ee15 2a90 	vmov	r2, s11
 8010154:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8010158:	1a5b      	subs	r3, r3, r1
 801015a:	2b19      	cmp	r3, #25
 801015c:	dc04      	bgt.n	8010168 <__ieee754_rem_pio2f+0x164>
 801015e:	edc4 5a00 	vstr	s11, [r4]
 8010162:	eeb0 0a66 	vmov.f32	s0, s13
 8010166:	e7cf      	b.n	8010108 <__ieee754_rem_pio2f+0x104>
 8010168:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8010254 <__ieee754_rem_pio2f+0x250>
 801016c:	eeb0 0a66 	vmov.f32	s0, s13
 8010170:	eea6 0a25 	vfma.f32	s0, s12, s11
 8010174:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8010178:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8010258 <__ieee754_rem_pio2f+0x254>
 801017c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8010180:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8010184:	ee30 7a67 	vsub.f32	s14, s0, s15
 8010188:	ed84 7a00 	vstr	s14, [r4]
 801018c:	e7bc      	b.n	8010108 <__ieee754_rem_pio2f+0x104>
 801018e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8010192:	d306      	bcc.n	80101a2 <__ieee754_rem_pio2f+0x19e>
 8010194:	ee70 7a40 	vsub.f32	s15, s0, s0
 8010198:	edc0 7a01 	vstr	s15, [r0, #4]
 801019c:	edc0 7a00 	vstr	s15, [r0]
 80101a0:	e73e      	b.n	8010020 <__ieee754_rem_pio2f+0x1c>
 80101a2:	15ea      	asrs	r2, r5, #23
 80101a4:	3a86      	subs	r2, #134	@ 0x86
 80101a6:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80101aa:	ee07 3a90 	vmov	s15, r3
 80101ae:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80101b2:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 801025c <__ieee754_rem_pio2f+0x258>
 80101b6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80101ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80101be:	ed8d 7a03 	vstr	s14, [sp, #12]
 80101c2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80101c6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80101ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80101ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80101d2:	ed8d 7a04 	vstr	s14, [sp, #16]
 80101d6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80101da:	eef5 7a40 	vcmp.f32	s15, #0.0
 80101de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101e2:	edcd 7a05 	vstr	s15, [sp, #20]
 80101e6:	d11e      	bne.n	8010226 <__ieee754_rem_pio2f+0x222>
 80101e8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80101ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101f0:	bf0c      	ite	eq
 80101f2:	2301      	moveq	r3, #1
 80101f4:	2302      	movne	r3, #2
 80101f6:	491a      	ldr	r1, [pc, #104]	@ (8010260 <__ieee754_rem_pio2f+0x25c>)
 80101f8:	9101      	str	r1, [sp, #4]
 80101fa:	2102      	movs	r1, #2
 80101fc:	9100      	str	r1, [sp, #0]
 80101fe:	a803      	add	r0, sp, #12
 8010200:	4621      	mov	r1, r4
 8010202:	f000 f82f 	bl	8010264 <__kernel_rem_pio2f>
 8010206:	2e00      	cmp	r6, #0
 8010208:	f6bf af2f 	bge.w	801006a <__ieee754_rem_pio2f+0x66>
 801020c:	edd4 7a00 	vldr	s15, [r4]
 8010210:	eef1 7a67 	vneg.f32	s15, s15
 8010214:	edc4 7a00 	vstr	s15, [r4]
 8010218:	edd4 7a01 	vldr	s15, [r4, #4]
 801021c:	eef1 7a67 	vneg.f32	s15, s15
 8010220:	edc4 7a01 	vstr	s15, [r4, #4]
 8010224:	e782      	b.n	801012c <__ieee754_rem_pio2f+0x128>
 8010226:	2303      	movs	r3, #3
 8010228:	e7e5      	b.n	80101f6 <__ieee754_rem_pio2f+0x1f2>
 801022a:	bf00      	nop
 801022c:	3f490fd8 	.word	0x3f490fd8
 8010230:	4016cbe3 	.word	0x4016cbe3
 8010234:	3fc90f80 	.word	0x3fc90f80
 8010238:	3fc90fd0 	.word	0x3fc90fd0
 801023c:	37354400 	.word	0x37354400
 8010240:	37354443 	.word	0x37354443
 8010244:	2e85a308 	.word	0x2e85a308
 8010248:	43490f80 	.word	0x43490f80
 801024c:	3f22f984 	.word	0x3f22f984
 8010250:	080118c0 	.word	0x080118c0
 8010254:	2e85a300 	.word	0x2e85a300
 8010258:	248d3132 	.word	0x248d3132
 801025c:	43800000 	.word	0x43800000
 8010260:	08011940 	.word	0x08011940

08010264 <__kernel_rem_pio2f>:
 8010264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010268:	ed2d 8b04 	vpush	{d8-d9}
 801026c:	b0d9      	sub	sp, #356	@ 0x164
 801026e:	4690      	mov	r8, r2
 8010270:	9001      	str	r0, [sp, #4]
 8010272:	4ab6      	ldr	r2, [pc, #728]	@ (801054c <__kernel_rem_pio2f+0x2e8>)
 8010274:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8010276:	f118 0f04 	cmn.w	r8, #4
 801027a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 801027e:	460f      	mov	r7, r1
 8010280:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8010284:	db26      	blt.n	80102d4 <__kernel_rem_pio2f+0x70>
 8010286:	f1b8 0203 	subs.w	r2, r8, #3
 801028a:	bf48      	it	mi
 801028c:	f108 0204 	addmi.w	r2, r8, #4
 8010290:	10d2      	asrs	r2, r2, #3
 8010292:	1c55      	adds	r5, r2, #1
 8010294:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8010296:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 801055c <__kernel_rem_pio2f+0x2f8>
 801029a:	00e8      	lsls	r0, r5, #3
 801029c:	eba2 060b 	sub.w	r6, r2, fp
 80102a0:	9002      	str	r0, [sp, #8]
 80102a2:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80102a6:	eb0a 0c0b 	add.w	ip, sl, fp
 80102aa:	ac1c      	add	r4, sp, #112	@ 0x70
 80102ac:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80102b0:	2000      	movs	r0, #0
 80102b2:	4560      	cmp	r0, ip
 80102b4:	dd10      	ble.n	80102d8 <__kernel_rem_pio2f+0x74>
 80102b6:	a91c      	add	r1, sp, #112	@ 0x70
 80102b8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80102bc:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80102c0:	2600      	movs	r6, #0
 80102c2:	4556      	cmp	r6, sl
 80102c4:	dc24      	bgt.n	8010310 <__kernel_rem_pio2f+0xac>
 80102c6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80102ca:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 801055c <__kernel_rem_pio2f+0x2f8>
 80102ce:	4684      	mov	ip, r0
 80102d0:	2400      	movs	r4, #0
 80102d2:	e016      	b.n	8010302 <__kernel_rem_pio2f+0x9e>
 80102d4:	2200      	movs	r2, #0
 80102d6:	e7dc      	b.n	8010292 <__kernel_rem_pio2f+0x2e>
 80102d8:	42c6      	cmn	r6, r0
 80102da:	bf5d      	ittte	pl
 80102dc:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80102e0:	ee07 1a90 	vmovpl	s15, r1
 80102e4:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80102e8:	eef0 7a47 	vmovmi.f32	s15, s14
 80102ec:	ece4 7a01 	vstmia	r4!, {s15}
 80102f0:	3001      	adds	r0, #1
 80102f2:	e7de      	b.n	80102b2 <__kernel_rem_pio2f+0x4e>
 80102f4:	ecfe 6a01 	vldmia	lr!, {s13}
 80102f8:	ed3c 7a01 	vldmdb	ip!, {s14}
 80102fc:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010300:	3401      	adds	r4, #1
 8010302:	455c      	cmp	r4, fp
 8010304:	ddf6      	ble.n	80102f4 <__kernel_rem_pio2f+0x90>
 8010306:	ece9 7a01 	vstmia	r9!, {s15}
 801030a:	3601      	adds	r6, #1
 801030c:	3004      	adds	r0, #4
 801030e:	e7d8      	b.n	80102c2 <__kernel_rem_pio2f+0x5e>
 8010310:	a908      	add	r1, sp, #32
 8010312:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010316:	9104      	str	r1, [sp, #16]
 8010318:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 801031a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8010558 <__kernel_rem_pio2f+0x2f4>
 801031e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8010554 <__kernel_rem_pio2f+0x2f0>
 8010322:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8010326:	9203      	str	r2, [sp, #12]
 8010328:	4654      	mov	r4, sl
 801032a:	00a2      	lsls	r2, r4, #2
 801032c:	9205      	str	r2, [sp, #20]
 801032e:	aa58      	add	r2, sp, #352	@ 0x160
 8010330:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8010334:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8010338:	a944      	add	r1, sp, #272	@ 0x110
 801033a:	aa08      	add	r2, sp, #32
 801033c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8010340:	4694      	mov	ip, r2
 8010342:	4626      	mov	r6, r4
 8010344:	2e00      	cmp	r6, #0
 8010346:	dc4c      	bgt.n	80103e2 <__kernel_rem_pio2f+0x17e>
 8010348:	4628      	mov	r0, r5
 801034a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801034e:	f000 fa35 	bl	80107bc <scalbnf>
 8010352:	eeb0 8a40 	vmov.f32	s16, s0
 8010356:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 801035a:	ee28 0a00 	vmul.f32	s0, s16, s0
 801035e:	f000 f9e9 	bl	8010734 <floorf>
 8010362:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8010366:	eea0 8a67 	vfms.f32	s16, s0, s15
 801036a:	2d00      	cmp	r5, #0
 801036c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010370:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8010374:	ee17 9a90 	vmov	r9, s15
 8010378:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801037c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8010380:	dd41      	ble.n	8010406 <__kernel_rem_pio2f+0x1a2>
 8010382:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8010386:	a908      	add	r1, sp, #32
 8010388:	f1c5 0e08 	rsb	lr, r5, #8
 801038c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8010390:	fa46 f00e 	asr.w	r0, r6, lr
 8010394:	4481      	add	r9, r0
 8010396:	fa00 f00e 	lsl.w	r0, r0, lr
 801039a:	1a36      	subs	r6, r6, r0
 801039c:	f1c5 0007 	rsb	r0, r5, #7
 80103a0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80103a4:	4106      	asrs	r6, r0
 80103a6:	2e00      	cmp	r6, #0
 80103a8:	dd3c      	ble.n	8010424 <__kernel_rem_pio2f+0x1c0>
 80103aa:	f04f 0e00 	mov.w	lr, #0
 80103ae:	f109 0901 	add.w	r9, r9, #1
 80103b2:	4670      	mov	r0, lr
 80103b4:	4574      	cmp	r4, lr
 80103b6:	dc68      	bgt.n	801048a <__kernel_rem_pio2f+0x226>
 80103b8:	2d00      	cmp	r5, #0
 80103ba:	dd03      	ble.n	80103c4 <__kernel_rem_pio2f+0x160>
 80103bc:	2d01      	cmp	r5, #1
 80103be:	d074      	beq.n	80104aa <__kernel_rem_pio2f+0x246>
 80103c0:	2d02      	cmp	r5, #2
 80103c2:	d07d      	beq.n	80104c0 <__kernel_rem_pio2f+0x25c>
 80103c4:	2e02      	cmp	r6, #2
 80103c6:	d12d      	bne.n	8010424 <__kernel_rem_pio2f+0x1c0>
 80103c8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80103cc:	ee30 8a48 	vsub.f32	s16, s0, s16
 80103d0:	b340      	cbz	r0, 8010424 <__kernel_rem_pio2f+0x1c0>
 80103d2:	4628      	mov	r0, r5
 80103d4:	9306      	str	r3, [sp, #24]
 80103d6:	f000 f9f1 	bl	80107bc <scalbnf>
 80103da:	9b06      	ldr	r3, [sp, #24]
 80103dc:	ee38 8a40 	vsub.f32	s16, s16, s0
 80103e0:	e020      	b.n	8010424 <__kernel_rem_pio2f+0x1c0>
 80103e2:	ee60 7a28 	vmul.f32	s15, s0, s17
 80103e6:	3e01      	subs	r6, #1
 80103e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80103ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80103f0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80103f4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80103f8:	ecac 0a01 	vstmia	ip!, {s0}
 80103fc:	ed30 0a01 	vldmdb	r0!, {s0}
 8010400:	ee37 0a80 	vadd.f32	s0, s15, s0
 8010404:	e79e      	b.n	8010344 <__kernel_rem_pio2f+0xe0>
 8010406:	d105      	bne.n	8010414 <__kernel_rem_pio2f+0x1b0>
 8010408:	1e60      	subs	r0, r4, #1
 801040a:	a908      	add	r1, sp, #32
 801040c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8010410:	11f6      	asrs	r6, r6, #7
 8010412:	e7c8      	b.n	80103a6 <__kernel_rem_pio2f+0x142>
 8010414:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010418:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801041c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010420:	da31      	bge.n	8010486 <__kernel_rem_pio2f+0x222>
 8010422:	2600      	movs	r6, #0
 8010424:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8010428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801042c:	f040 8098 	bne.w	8010560 <__kernel_rem_pio2f+0x2fc>
 8010430:	1e60      	subs	r0, r4, #1
 8010432:	2200      	movs	r2, #0
 8010434:	4550      	cmp	r0, sl
 8010436:	da4b      	bge.n	80104d0 <__kernel_rem_pio2f+0x26c>
 8010438:	2a00      	cmp	r2, #0
 801043a:	d065      	beq.n	8010508 <__kernel_rem_pio2f+0x2a4>
 801043c:	3c01      	subs	r4, #1
 801043e:	ab08      	add	r3, sp, #32
 8010440:	3d08      	subs	r5, #8
 8010442:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8010446:	2b00      	cmp	r3, #0
 8010448:	d0f8      	beq.n	801043c <__kernel_rem_pio2f+0x1d8>
 801044a:	4628      	mov	r0, r5
 801044c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010450:	f000 f9b4 	bl	80107bc <scalbnf>
 8010454:	1c63      	adds	r3, r4, #1
 8010456:	aa44      	add	r2, sp, #272	@ 0x110
 8010458:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8010558 <__kernel_rem_pio2f+0x2f4>
 801045c:	0099      	lsls	r1, r3, #2
 801045e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8010462:	4623      	mov	r3, r4
 8010464:	2b00      	cmp	r3, #0
 8010466:	f280 80a9 	bge.w	80105bc <__kernel_rem_pio2f+0x358>
 801046a:	4623      	mov	r3, r4
 801046c:	2b00      	cmp	r3, #0
 801046e:	f2c0 80c7 	blt.w	8010600 <__kernel_rem_pio2f+0x39c>
 8010472:	aa44      	add	r2, sp, #272	@ 0x110
 8010474:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8010478:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8010550 <__kernel_rem_pio2f+0x2ec>
 801047c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 801055c <__kernel_rem_pio2f+0x2f8>
 8010480:	2000      	movs	r0, #0
 8010482:	1ae2      	subs	r2, r4, r3
 8010484:	e0b1      	b.n	80105ea <__kernel_rem_pio2f+0x386>
 8010486:	2602      	movs	r6, #2
 8010488:	e78f      	b.n	80103aa <__kernel_rem_pio2f+0x146>
 801048a:	f852 1b04 	ldr.w	r1, [r2], #4
 801048e:	b948      	cbnz	r0, 80104a4 <__kernel_rem_pio2f+0x240>
 8010490:	b121      	cbz	r1, 801049c <__kernel_rem_pio2f+0x238>
 8010492:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8010496:	f842 1c04 	str.w	r1, [r2, #-4]
 801049a:	2101      	movs	r1, #1
 801049c:	f10e 0e01 	add.w	lr, lr, #1
 80104a0:	4608      	mov	r0, r1
 80104a2:	e787      	b.n	80103b4 <__kernel_rem_pio2f+0x150>
 80104a4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80104a8:	e7f5      	b.n	8010496 <__kernel_rem_pio2f+0x232>
 80104aa:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80104ae:	aa08      	add	r2, sp, #32
 80104b0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80104b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80104b8:	a908      	add	r1, sp, #32
 80104ba:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80104be:	e781      	b.n	80103c4 <__kernel_rem_pio2f+0x160>
 80104c0:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80104c4:	aa08      	add	r2, sp, #32
 80104c6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80104ca:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80104ce:	e7f3      	b.n	80104b8 <__kernel_rem_pio2f+0x254>
 80104d0:	a908      	add	r1, sp, #32
 80104d2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80104d6:	3801      	subs	r0, #1
 80104d8:	430a      	orrs	r2, r1
 80104da:	e7ab      	b.n	8010434 <__kernel_rem_pio2f+0x1d0>
 80104dc:	3201      	adds	r2, #1
 80104de:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80104e2:	2e00      	cmp	r6, #0
 80104e4:	d0fa      	beq.n	80104dc <__kernel_rem_pio2f+0x278>
 80104e6:	9905      	ldr	r1, [sp, #20]
 80104e8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80104ec:	eb0d 0001 	add.w	r0, sp, r1
 80104f0:	18e6      	adds	r6, r4, r3
 80104f2:	a91c      	add	r1, sp, #112	@ 0x70
 80104f4:	f104 0c01 	add.w	ip, r4, #1
 80104f8:	384c      	subs	r0, #76	@ 0x4c
 80104fa:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80104fe:	4422      	add	r2, r4
 8010500:	4562      	cmp	r2, ip
 8010502:	da04      	bge.n	801050e <__kernel_rem_pio2f+0x2aa>
 8010504:	4614      	mov	r4, r2
 8010506:	e710      	b.n	801032a <__kernel_rem_pio2f+0xc6>
 8010508:	9804      	ldr	r0, [sp, #16]
 801050a:	2201      	movs	r2, #1
 801050c:	e7e7      	b.n	80104de <__kernel_rem_pio2f+0x27a>
 801050e:	9903      	ldr	r1, [sp, #12]
 8010510:	f8dd e004 	ldr.w	lr, [sp, #4]
 8010514:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8010518:	9105      	str	r1, [sp, #20]
 801051a:	ee07 1a90 	vmov	s15, r1
 801051e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010522:	2400      	movs	r4, #0
 8010524:	ece6 7a01 	vstmia	r6!, {s15}
 8010528:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 801055c <__kernel_rem_pio2f+0x2f8>
 801052c:	46b1      	mov	r9, r6
 801052e:	455c      	cmp	r4, fp
 8010530:	dd04      	ble.n	801053c <__kernel_rem_pio2f+0x2d8>
 8010532:	ece0 7a01 	vstmia	r0!, {s15}
 8010536:	f10c 0c01 	add.w	ip, ip, #1
 801053a:	e7e1      	b.n	8010500 <__kernel_rem_pio2f+0x29c>
 801053c:	ecfe 6a01 	vldmia	lr!, {s13}
 8010540:	ed39 7a01 	vldmdb	r9!, {s14}
 8010544:	3401      	adds	r4, #1
 8010546:	eee6 7a87 	vfma.f32	s15, s13, s14
 801054a:	e7f0      	b.n	801052e <__kernel_rem_pio2f+0x2ca>
 801054c:	08011c84 	.word	0x08011c84
 8010550:	08011c58 	.word	0x08011c58
 8010554:	43800000 	.word	0x43800000
 8010558:	3b800000 	.word	0x3b800000
 801055c:	00000000 	.word	0x00000000
 8010560:	9b02      	ldr	r3, [sp, #8]
 8010562:	eeb0 0a48 	vmov.f32	s0, s16
 8010566:	eba3 0008 	sub.w	r0, r3, r8
 801056a:	f000 f927 	bl	80107bc <scalbnf>
 801056e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8010554 <__kernel_rem_pio2f+0x2f0>
 8010572:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8010576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801057a:	db19      	blt.n	80105b0 <__kernel_rem_pio2f+0x34c>
 801057c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8010558 <__kernel_rem_pio2f+0x2f4>
 8010580:	ee60 7a27 	vmul.f32	s15, s0, s15
 8010584:	aa08      	add	r2, sp, #32
 8010586:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801058a:	3508      	adds	r5, #8
 801058c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010590:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8010594:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010598:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801059c:	ee10 3a10 	vmov	r3, s0
 80105a0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80105a4:	ee17 3a90 	vmov	r3, s15
 80105a8:	3401      	adds	r4, #1
 80105aa:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80105ae:	e74c      	b.n	801044a <__kernel_rem_pio2f+0x1e6>
 80105b0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80105b4:	aa08      	add	r2, sp, #32
 80105b6:	ee10 3a10 	vmov	r3, s0
 80105ba:	e7f6      	b.n	80105aa <__kernel_rem_pio2f+0x346>
 80105bc:	a808      	add	r0, sp, #32
 80105be:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80105c2:	9001      	str	r0, [sp, #4]
 80105c4:	ee07 0a90 	vmov	s15, r0
 80105c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80105cc:	3b01      	subs	r3, #1
 80105ce:	ee67 7a80 	vmul.f32	s15, s15, s0
 80105d2:	ee20 0a07 	vmul.f32	s0, s0, s14
 80105d6:	ed62 7a01 	vstmdb	r2!, {s15}
 80105da:	e743      	b.n	8010464 <__kernel_rem_pio2f+0x200>
 80105dc:	ecfc 6a01 	vldmia	ip!, {s13}
 80105e0:	ecb5 7a01 	vldmia	r5!, {s14}
 80105e4:	eee6 7a87 	vfma.f32	s15, s13, s14
 80105e8:	3001      	adds	r0, #1
 80105ea:	4550      	cmp	r0, sl
 80105ec:	dc01      	bgt.n	80105f2 <__kernel_rem_pio2f+0x38e>
 80105ee:	4290      	cmp	r0, r2
 80105f0:	ddf4      	ble.n	80105dc <__kernel_rem_pio2f+0x378>
 80105f2:	a858      	add	r0, sp, #352	@ 0x160
 80105f4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80105f8:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 80105fc:	3b01      	subs	r3, #1
 80105fe:	e735      	b.n	801046c <__kernel_rem_pio2f+0x208>
 8010600:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8010602:	2b02      	cmp	r3, #2
 8010604:	dc09      	bgt.n	801061a <__kernel_rem_pio2f+0x3b6>
 8010606:	2b00      	cmp	r3, #0
 8010608:	dc27      	bgt.n	801065a <__kernel_rem_pio2f+0x3f6>
 801060a:	d040      	beq.n	801068e <__kernel_rem_pio2f+0x42a>
 801060c:	f009 0007 	and.w	r0, r9, #7
 8010610:	b059      	add	sp, #356	@ 0x164
 8010612:	ecbd 8b04 	vpop	{d8-d9}
 8010616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801061a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 801061c:	2b03      	cmp	r3, #3
 801061e:	d1f5      	bne.n	801060c <__kernel_rem_pio2f+0x3a8>
 8010620:	aa30      	add	r2, sp, #192	@ 0xc0
 8010622:	1f0b      	subs	r3, r1, #4
 8010624:	4413      	add	r3, r2
 8010626:	461a      	mov	r2, r3
 8010628:	4620      	mov	r0, r4
 801062a:	2800      	cmp	r0, #0
 801062c:	dc50      	bgt.n	80106d0 <__kernel_rem_pio2f+0x46c>
 801062e:	4622      	mov	r2, r4
 8010630:	2a01      	cmp	r2, #1
 8010632:	dc5d      	bgt.n	80106f0 <__kernel_rem_pio2f+0x48c>
 8010634:	ab30      	add	r3, sp, #192	@ 0xc0
 8010636:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 801055c <__kernel_rem_pio2f+0x2f8>
 801063a:	440b      	add	r3, r1
 801063c:	2c01      	cmp	r4, #1
 801063e:	dc67      	bgt.n	8010710 <__kernel_rem_pio2f+0x4ac>
 8010640:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8010644:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8010648:	2e00      	cmp	r6, #0
 801064a:	d167      	bne.n	801071c <__kernel_rem_pio2f+0x4b8>
 801064c:	edc7 6a00 	vstr	s13, [r7]
 8010650:	ed87 7a01 	vstr	s14, [r7, #4]
 8010654:	edc7 7a02 	vstr	s15, [r7, #8]
 8010658:	e7d8      	b.n	801060c <__kernel_rem_pio2f+0x3a8>
 801065a:	ab30      	add	r3, sp, #192	@ 0xc0
 801065c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 801055c <__kernel_rem_pio2f+0x2f8>
 8010660:	440b      	add	r3, r1
 8010662:	4622      	mov	r2, r4
 8010664:	2a00      	cmp	r2, #0
 8010666:	da24      	bge.n	80106b2 <__kernel_rem_pio2f+0x44e>
 8010668:	b34e      	cbz	r6, 80106be <__kernel_rem_pio2f+0x45a>
 801066a:	eef1 7a47 	vneg.f32	s15, s14
 801066e:	edc7 7a00 	vstr	s15, [r7]
 8010672:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8010676:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801067a:	aa31      	add	r2, sp, #196	@ 0xc4
 801067c:	2301      	movs	r3, #1
 801067e:	429c      	cmp	r4, r3
 8010680:	da20      	bge.n	80106c4 <__kernel_rem_pio2f+0x460>
 8010682:	b10e      	cbz	r6, 8010688 <__kernel_rem_pio2f+0x424>
 8010684:	eef1 7a67 	vneg.f32	s15, s15
 8010688:	edc7 7a01 	vstr	s15, [r7, #4]
 801068c:	e7be      	b.n	801060c <__kernel_rem_pio2f+0x3a8>
 801068e:	ab30      	add	r3, sp, #192	@ 0xc0
 8010690:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 801055c <__kernel_rem_pio2f+0x2f8>
 8010694:	440b      	add	r3, r1
 8010696:	2c00      	cmp	r4, #0
 8010698:	da05      	bge.n	80106a6 <__kernel_rem_pio2f+0x442>
 801069a:	b10e      	cbz	r6, 80106a0 <__kernel_rem_pio2f+0x43c>
 801069c:	eef1 7a67 	vneg.f32	s15, s15
 80106a0:	edc7 7a00 	vstr	s15, [r7]
 80106a4:	e7b2      	b.n	801060c <__kernel_rem_pio2f+0x3a8>
 80106a6:	ed33 7a01 	vldmdb	r3!, {s14}
 80106aa:	3c01      	subs	r4, #1
 80106ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80106b0:	e7f1      	b.n	8010696 <__kernel_rem_pio2f+0x432>
 80106b2:	ed73 7a01 	vldmdb	r3!, {s15}
 80106b6:	3a01      	subs	r2, #1
 80106b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80106bc:	e7d2      	b.n	8010664 <__kernel_rem_pio2f+0x400>
 80106be:	eef0 7a47 	vmov.f32	s15, s14
 80106c2:	e7d4      	b.n	801066e <__kernel_rem_pio2f+0x40a>
 80106c4:	ecb2 7a01 	vldmia	r2!, {s14}
 80106c8:	3301      	adds	r3, #1
 80106ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80106ce:	e7d6      	b.n	801067e <__kernel_rem_pio2f+0x41a>
 80106d0:	ed72 7a01 	vldmdb	r2!, {s15}
 80106d4:	edd2 6a01 	vldr	s13, [r2, #4]
 80106d8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80106dc:	3801      	subs	r0, #1
 80106de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80106e2:	ed82 7a00 	vstr	s14, [r2]
 80106e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80106ea:	edc2 7a01 	vstr	s15, [r2, #4]
 80106ee:	e79c      	b.n	801062a <__kernel_rem_pio2f+0x3c6>
 80106f0:	ed73 7a01 	vldmdb	r3!, {s15}
 80106f4:	edd3 6a01 	vldr	s13, [r3, #4]
 80106f8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80106fc:	3a01      	subs	r2, #1
 80106fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010702:	ed83 7a00 	vstr	s14, [r3]
 8010706:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801070a:	edc3 7a01 	vstr	s15, [r3, #4]
 801070e:	e78f      	b.n	8010630 <__kernel_rem_pio2f+0x3cc>
 8010710:	ed33 7a01 	vldmdb	r3!, {s14}
 8010714:	3c01      	subs	r4, #1
 8010716:	ee77 7a87 	vadd.f32	s15, s15, s14
 801071a:	e78f      	b.n	801063c <__kernel_rem_pio2f+0x3d8>
 801071c:	eef1 6a66 	vneg.f32	s13, s13
 8010720:	eeb1 7a47 	vneg.f32	s14, s14
 8010724:	edc7 6a00 	vstr	s13, [r7]
 8010728:	ed87 7a01 	vstr	s14, [r7, #4]
 801072c:	eef1 7a67 	vneg.f32	s15, s15
 8010730:	e790      	b.n	8010654 <__kernel_rem_pio2f+0x3f0>
 8010732:	bf00      	nop

08010734 <floorf>:
 8010734:	ee10 3a10 	vmov	r3, s0
 8010738:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801073c:	3a7f      	subs	r2, #127	@ 0x7f
 801073e:	2a16      	cmp	r2, #22
 8010740:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010744:	dc2b      	bgt.n	801079e <floorf+0x6a>
 8010746:	2a00      	cmp	r2, #0
 8010748:	da12      	bge.n	8010770 <floorf+0x3c>
 801074a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80107b0 <floorf+0x7c>
 801074e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010752:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801075a:	dd06      	ble.n	801076a <floorf+0x36>
 801075c:	2b00      	cmp	r3, #0
 801075e:	da24      	bge.n	80107aa <floorf+0x76>
 8010760:	2900      	cmp	r1, #0
 8010762:	4b14      	ldr	r3, [pc, #80]	@ (80107b4 <floorf+0x80>)
 8010764:	bf08      	it	eq
 8010766:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801076a:	ee00 3a10 	vmov	s0, r3
 801076e:	4770      	bx	lr
 8010770:	4911      	ldr	r1, [pc, #68]	@ (80107b8 <floorf+0x84>)
 8010772:	4111      	asrs	r1, r2
 8010774:	420b      	tst	r3, r1
 8010776:	d0fa      	beq.n	801076e <floorf+0x3a>
 8010778:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80107b0 <floorf+0x7c>
 801077c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010780:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010788:	ddef      	ble.n	801076a <floorf+0x36>
 801078a:	2b00      	cmp	r3, #0
 801078c:	bfbe      	ittt	lt
 801078e:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8010792:	fa40 f202 	asrlt.w	r2, r0, r2
 8010796:	189b      	addlt	r3, r3, r2
 8010798:	ea23 0301 	bic.w	r3, r3, r1
 801079c:	e7e5      	b.n	801076a <floorf+0x36>
 801079e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80107a2:	d3e4      	bcc.n	801076e <floorf+0x3a>
 80107a4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80107a8:	4770      	bx	lr
 80107aa:	2300      	movs	r3, #0
 80107ac:	e7dd      	b.n	801076a <floorf+0x36>
 80107ae:	bf00      	nop
 80107b0:	7149f2ca 	.word	0x7149f2ca
 80107b4:	bf800000 	.word	0xbf800000
 80107b8:	007fffff 	.word	0x007fffff

080107bc <scalbnf>:
 80107bc:	ee10 3a10 	vmov	r3, s0
 80107c0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80107c4:	d02b      	beq.n	801081e <scalbnf+0x62>
 80107c6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80107ca:	d302      	bcc.n	80107d2 <scalbnf+0x16>
 80107cc:	ee30 0a00 	vadd.f32	s0, s0, s0
 80107d0:	4770      	bx	lr
 80107d2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80107d6:	d123      	bne.n	8010820 <scalbnf+0x64>
 80107d8:	4b24      	ldr	r3, [pc, #144]	@ (801086c <scalbnf+0xb0>)
 80107da:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8010870 <scalbnf+0xb4>
 80107de:	4298      	cmp	r0, r3
 80107e0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80107e4:	db17      	blt.n	8010816 <scalbnf+0x5a>
 80107e6:	ee10 3a10 	vmov	r3, s0
 80107ea:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80107ee:	3a19      	subs	r2, #25
 80107f0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80107f4:	4288      	cmp	r0, r1
 80107f6:	dd15      	ble.n	8010824 <scalbnf+0x68>
 80107f8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8010874 <scalbnf+0xb8>
 80107fc:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8010878 <scalbnf+0xbc>
 8010800:	ee10 3a10 	vmov	r3, s0
 8010804:	eeb0 7a67 	vmov.f32	s14, s15
 8010808:	2b00      	cmp	r3, #0
 801080a:	bfb8      	it	lt
 801080c:	eef0 7a66 	vmovlt.f32	s15, s13
 8010810:	ee27 0a87 	vmul.f32	s0, s15, s14
 8010814:	4770      	bx	lr
 8010816:	eddf 7a19 	vldr	s15, [pc, #100]	@ 801087c <scalbnf+0xc0>
 801081a:	ee27 0a80 	vmul.f32	s0, s15, s0
 801081e:	4770      	bx	lr
 8010820:	0dd2      	lsrs	r2, r2, #23
 8010822:	e7e5      	b.n	80107f0 <scalbnf+0x34>
 8010824:	4410      	add	r0, r2
 8010826:	28fe      	cmp	r0, #254	@ 0xfe
 8010828:	dce6      	bgt.n	80107f8 <scalbnf+0x3c>
 801082a:	2800      	cmp	r0, #0
 801082c:	dd06      	ble.n	801083c <scalbnf+0x80>
 801082e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010832:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010836:	ee00 3a10 	vmov	s0, r3
 801083a:	4770      	bx	lr
 801083c:	f110 0f16 	cmn.w	r0, #22
 8010840:	da09      	bge.n	8010856 <scalbnf+0x9a>
 8010842:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 801087c <scalbnf+0xc0>
 8010846:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8010880 <scalbnf+0xc4>
 801084a:	ee10 3a10 	vmov	r3, s0
 801084e:	eeb0 7a67 	vmov.f32	s14, s15
 8010852:	2b00      	cmp	r3, #0
 8010854:	e7d9      	b.n	801080a <scalbnf+0x4e>
 8010856:	3019      	adds	r0, #25
 8010858:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801085c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010860:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8010884 <scalbnf+0xc8>
 8010864:	ee07 3a90 	vmov	s15, r3
 8010868:	e7d7      	b.n	801081a <scalbnf+0x5e>
 801086a:	bf00      	nop
 801086c:	ffff3cb0 	.word	0xffff3cb0
 8010870:	4c000000 	.word	0x4c000000
 8010874:	7149f2ca 	.word	0x7149f2ca
 8010878:	f149f2ca 	.word	0xf149f2ca
 801087c:	0da24260 	.word	0x0da24260
 8010880:	8da24260 	.word	0x8da24260
 8010884:	33000000 	.word	0x33000000

08010888 <_init>:
 8010888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801088a:	bf00      	nop
 801088c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801088e:	bc08      	pop	{r3}
 8010890:	469e      	mov	lr, r3
 8010892:	4770      	bx	lr

08010894 <_fini>:
 8010894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010896:	bf00      	nop
 8010898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801089a:	bc08      	pop	{r3}
 801089c:	469e      	mov	lr, r3
 801089e:	4770      	bx	lr
