
UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002c0  08000130  08000130  00001130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  080003f0  080003f0  000013f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800042c  0800042c  0000143c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800042c  0800042c  0000142c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000434  0800043c  0000143c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000434  08000434  00001434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000438  08000438  00001438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  0000143c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  0800043c  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  0800043c  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000143c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000034c  00000000  00000000  00001465  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000001c7  00000000  00000000  000017b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000070  00000000  00000000  00001978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000004b  00000000  00000000  000019e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010928  00000000  00000000  00001a33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000008e5  00000000  00000000  0001235b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005737c  00000000  00000000  00012c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00069fbc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000012c  00000000  00000000  0006a000  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003b  00000000  00000000  0006a12c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	080003d8 	.word	0x080003d8

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	080003d8 	.word	0x080003d8

08000170 <strcmp>:
 8000170:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000174:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000178:	2a01      	cmp	r2, #1
 800017a:	bf28      	it	cs
 800017c:	429a      	cmpcs	r2, r3
 800017e:	d0f7      	beq.n	8000170 <strcmp>
 8000180:	1ad0      	subs	r0, r2, r3
 8000182:	4770      	bx	lr

08000184 <uart1_init>:
char uart1_read(void);
void uart1_write_string(const char *str);
void uart1_read_string(char *buf, int maxlen);

void uart1_init(void)
{
 8000184:	b480      	push	{r7}
 8000186:	af00      	add	r7, sp, #0
    /* 1. Enable clock cho GPIOA và USART1 */
    RCC->APB2ENR |= GPIOAEN;
 8000188:	4b1d      	ldr	r3, [pc, #116]	@ (8000200 <uart1_init+0x7c>)
 800018a:	699b      	ldr	r3, [r3, #24]
 800018c:	4a1c      	ldr	r2, [pc, #112]	@ (8000200 <uart1_init+0x7c>)
 800018e:	f043 0304 	orr.w	r3, r3, #4
 8000192:	6193      	str	r3, [r2, #24]
    RCC->APB2ENR |= UART1EN;
 8000194:	4b1a      	ldr	r3, [pc, #104]	@ (8000200 <uart1_init+0x7c>)
 8000196:	699b      	ldr	r3, [r3, #24]
 8000198:	4a19      	ldr	r2, [pc, #100]	@ (8000200 <uart1_init+0x7c>)
 800019a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800019e:	6193      	str	r3, [r2, #24]

    /* 2. Cấu hình PA9 TX & PA10 RX */
    GPIOA->CRH &= ~(0xFF << 4);    // clear PA9 PA10
 80001a0:	4b18      	ldr	r3, [pc, #96]	@ (8000204 <uart1_init+0x80>)
 80001a2:	685b      	ldr	r3, [r3, #4]
 80001a4:	4a17      	ldr	r2, [pc, #92]	@ (8000204 <uart1_init+0x80>)
 80001a6:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80001aa:	6053      	str	r3, [r2, #4]
    GPIOA->CRH |=  (0xB << 4);     // PA9 TX: AF push-pull (0xB)
 80001ac:	4b15      	ldr	r3, [pc, #84]	@ (8000204 <uart1_init+0x80>)
 80001ae:	685b      	ldr	r3, [r3, #4]
 80001b0:	4a14      	ldr	r2, [pc, #80]	@ (8000204 <uart1_init+0x80>)
 80001b2:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80001b6:	6053      	str	r3, [r2, #4]
    GPIOA->CRH |=  (0x4 << 8);     // PA10 RX: input floating (0x4)
 80001b8:	4b12      	ldr	r3, [pc, #72]	@ (8000204 <uart1_init+0x80>)
 80001ba:	685b      	ldr	r3, [r3, #4]
 80001bc:	4a11      	ldr	r2, [pc, #68]	@ (8000204 <uart1_init+0x80>)
 80001be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80001c2:	6053      	str	r3, [r2, #4]

    /* 3. Baud = 9600 @ 8 MHz */
    USART1->BRR = 0x341;
 80001c4:	4b10      	ldr	r3, [pc, #64]	@ (8000208 <uart1_init+0x84>)
 80001c6:	f240 3241 	movw	r2, #833	@ 0x341
 80001ca:	609a      	str	r2, [r3, #8]

    /* 4. Enable UART */
    USART1->CR1 = 0;
 80001cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000208 <uart1_init+0x84>)
 80001ce:	2200      	movs	r2, #0
 80001d0:	60da      	str	r2, [r3, #12]
    USART1->CR1 |= (1U << 13);   // UE
 80001d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000208 <uart1_init+0x84>)
 80001d4:	68db      	ldr	r3, [r3, #12]
 80001d6:	4a0c      	ldr	r2, [pc, #48]	@ (8000208 <uart1_init+0x84>)
 80001d8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80001dc:	60d3      	str	r3, [r2, #12]
    USART1->CR1 |= (1U << 3);    // TE
 80001de:	4b0a      	ldr	r3, [pc, #40]	@ (8000208 <uart1_init+0x84>)
 80001e0:	68db      	ldr	r3, [r3, #12]
 80001e2:	4a09      	ldr	r2, [pc, #36]	@ (8000208 <uart1_init+0x84>)
 80001e4:	f043 0308 	orr.w	r3, r3, #8
 80001e8:	60d3      	str	r3, [r2, #12]
    USART1->CR1 |= (1U << 2);    // RE
 80001ea:	4b07      	ldr	r3, [pc, #28]	@ (8000208 <uart1_init+0x84>)
 80001ec:	68db      	ldr	r3, [r3, #12]
 80001ee:	4a06      	ldr	r2, [pc, #24]	@ (8000208 <uart1_init+0x84>)
 80001f0:	f043 0304 	orr.w	r3, r3, #4
 80001f4:	60d3      	str	r3, [r2, #12]
}
 80001f6:	bf00      	nop
 80001f8:	46bd      	mov	sp, r7
 80001fa:	bc80      	pop	{r7}
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	40021000 	.word	0x40021000
 8000204:	40010800 	.word	0x40010800
 8000208:	40013800 	.word	0x40013800

0800020c <uart1_write>:

void uart1_write(int ch)
{
 800020c:	b480      	push	{r7}
 800020e:	b083      	sub	sp, #12
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
    while (!(USART1->SR & SR_TXE)) {}
 8000214:	bf00      	nop
 8000216:	4b07      	ldr	r3, [pc, #28]	@ (8000234 <uart1_write+0x28>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800021e:	2b00      	cmp	r3, #0
 8000220:	d0f9      	beq.n	8000216 <uart1_write+0xa>
    USART1->DR = (ch & 0xFF);
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	4a03      	ldr	r2, [pc, #12]	@ (8000234 <uart1_write+0x28>)
 8000226:	b2db      	uxtb	r3, r3
 8000228:	6053      	str	r3, [r2, #4]
}
 800022a:	bf00      	nop
 800022c:	370c      	adds	r7, #12
 800022e:	46bd      	mov	sp, r7
 8000230:	bc80      	pop	{r7}
 8000232:	4770      	bx	lr
 8000234:	40013800 	.word	0x40013800

08000238 <uart1_read>:

char uart1_read(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
    while (!(USART1->SR & SR_RXNE)) {}
 800023c:	bf00      	nop
 800023e:	4b06      	ldr	r3, [pc, #24]	@ (8000258 <uart1_read+0x20>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	f003 0320 	and.w	r3, r3, #32
 8000246:	2b00      	cmp	r3, #0
 8000248:	d0f9      	beq.n	800023e <uart1_read+0x6>
    return (char)(USART1->DR & 0xFF);
 800024a:	4b03      	ldr	r3, [pc, #12]	@ (8000258 <uart1_read+0x20>)
 800024c:	685b      	ldr	r3, [r3, #4]
 800024e:	b2db      	uxtb	r3, r3
}
 8000250:	4618      	mov	r0, r3
 8000252:	46bd      	mov	sp, r7
 8000254:	bc80      	pop	{r7}
 8000256:	4770      	bx	lr
 8000258:	40013800 	.word	0x40013800

0800025c <uart1_write_string>:

void uart1_write_string(const char *str){
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
    while (*str){
 8000264:	e006      	b.n	8000274 <uart1_write_string+0x18>
        uart1_write(*str++);
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	1c5a      	adds	r2, r3, #1
 800026a:	607a      	str	r2, [r7, #4]
 800026c:	781b      	ldrb	r3, [r3, #0]
 800026e:	4618      	mov	r0, r3
 8000270:	f7ff ffcc 	bl	800020c <uart1_write>
    while (*str){
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	781b      	ldrb	r3, [r3, #0]
 8000278:	2b00      	cmp	r3, #0
 800027a:	d1f4      	bne.n	8000266 <uart1_write_string+0xa>
    }
}
 800027c:	bf00      	nop
 800027e:	bf00      	nop
 8000280:	3708      	adds	r7, #8
 8000282:	46bd      	mov	sp, r7
 8000284:	bd80      	pop	{r7, pc}

08000286 <uart1_read_string>:

void uart1_read_string(char *buf, int maxlen){
 8000286:	b580      	push	{r7, lr}
 8000288:	b084      	sub	sp, #16
 800028a:	af00      	add	r7, sp, #0
 800028c:	6078      	str	r0, [r7, #4]
 800028e:	6039      	str	r1, [r7, #0]
    int i = 0;
 8000290:	2300      	movs	r3, #0
 8000292:	60fb      	str	r3, [r7, #12]
    while (i < maxlen - 1){
 8000294:	e01b      	b.n	80002ce <uart1_read_string+0x48>
        char c = uart1_read();
 8000296:	f7ff ffcf 	bl	8000238 <uart1_read>
 800029a:	4603      	mov	r3, r0
 800029c:	72fb      	strb	r3, [r7, #11]
        	uart1_write(c);
 800029e:	7afb      	ldrb	r3, [r7, #11]
 80002a0:	4618      	mov	r0, r3
 80002a2:	f7ff ffb3 	bl	800020c <uart1_write>


        if (c == '\r' || c == '\n'){
 80002a6:	7afb      	ldrb	r3, [r7, #11]
 80002a8:	2b0d      	cmp	r3, #13
 80002aa:	d002      	beq.n	80002b2 <uart1_read_string+0x2c>
 80002ac:	7afb      	ldrb	r3, [r7, #11]
 80002ae:	2b0a      	cmp	r3, #10
 80002b0:	d105      	bne.n	80002be <uart1_read_string+0x38>
            buf[i] = '\0';
 80002b2:	68fb      	ldr	r3, [r7, #12]
 80002b4:	687a      	ldr	r2, [r7, #4]
 80002b6:	4413      	add	r3, r2
 80002b8:	2200      	movs	r2, #0
 80002ba:	701a      	strb	r2, [r3, #0]
            	break;
 80002bc:	e00d      	b.n	80002da <uart1_read_string+0x54>
        }

        buf[i++] = c;
 80002be:	68fb      	ldr	r3, [r7, #12]
 80002c0:	1c5a      	adds	r2, r3, #1
 80002c2:	60fa      	str	r2, [r7, #12]
 80002c4:	461a      	mov	r2, r3
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	4413      	add	r3, r2
 80002ca:	7afa      	ldrb	r2, [r7, #11]
 80002cc:	701a      	strb	r2, [r3, #0]
    while (i < maxlen - 1){
 80002ce:	683b      	ldr	r3, [r7, #0]
 80002d0:	3b01      	subs	r3, #1
 80002d2:	68fa      	ldr	r2, [r7, #12]
 80002d4:	429a      	cmp	r2, r3
 80002d6:	dbde      	blt.n	8000296 <uart1_read_string+0x10>
    }
}
 80002d8:	bf00      	nop
 80002da:	bf00      	nop
 80002dc:	3710      	adds	r7, #16
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}
	...

080002e4 <main>:

int main(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b086      	sub	sp, #24
 80002e8:	af00      	add	r7, sp, #0
    uart1_init();
 80002ea:	f7ff ff4b 	bl	8000184 <uart1_init>

    uart1_write_string("Nhap MSSV: ");
 80002ee:	480e      	ldr	r0, [pc, #56]	@ (8000328 <main+0x44>)
 80002f0:	f7ff ffb4 	bl	800025c <uart1_write_string>

    char buff[20];
    uart1_read_string(buff, 20);
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	2114      	movs	r1, #20
 80002f8:	4618      	mov	r0, r3
 80002fa:	f7ff ffc4 	bl	8000286 <uart1_read_string>

    uart1_write_string("\r\n");
 80002fe:	480b      	ldr	r0, [pc, #44]	@ (800032c <main+0x48>)
 8000300:	f7ff ffac 	bl	800025c <uart1_write_string>

    if (strcmp(buff, "24146199") == 0){
 8000304:	1d3b      	adds	r3, r7, #4
 8000306:	490a      	ldr	r1, [pc, #40]	@ (8000330 <main+0x4c>)
 8000308:	4618      	mov	r0, r3
 800030a:	f7ff ff31 	bl	8000170 <strcmp>
 800030e:	4603      	mov	r3, r0
 8000310:	2b00      	cmp	r3, #0
 8000312:	d103      	bne.n	800031c <main+0x38>
        uart1_write_string("Nguyen Dang Khoa\r\n");
 8000314:	4807      	ldr	r0, [pc, #28]	@ (8000334 <main+0x50>)
 8000316:	f7ff ffa1 	bl	800025c <uart1_write_string>
 800031a:	e003      	b.n	8000324 <main+0x40>
    }
    else{
        uart1_write_string("Sai MSSV!\r\n");
 800031c:	4806      	ldr	r0, [pc, #24]	@ (8000338 <main+0x54>)
 800031e:	f7ff ff9d 	bl	800025c <uart1_write_string>
    }

    while (1) {}
 8000322:	bf00      	nop
 8000324:	bf00      	nop
 8000326:	e7fd      	b.n	8000324 <main+0x40>
 8000328:	080003f0 	.word	0x080003f0
 800032c:	080003fc 	.word	0x080003fc
 8000330:	08000400 	.word	0x08000400
 8000334:	0800040c 	.word	0x0800040c
 8000338:	08000420 	.word	0x08000420

0800033c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800033c:	480d      	ldr	r0, [pc, #52]	@ (8000374 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800033e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000340:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000344:	480c      	ldr	r0, [pc, #48]	@ (8000378 <LoopForever+0x6>)
  ldr r1, =_edata
 8000346:	490d      	ldr	r1, [pc, #52]	@ (800037c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000348:	4a0d      	ldr	r2, [pc, #52]	@ (8000380 <LoopForever+0xe>)
  movs r3, #0
 800034a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800034c:	e002      	b.n	8000354 <LoopCopyDataInit>

0800034e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800034e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000350:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000352:	3304      	adds	r3, #4

08000354 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000354:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000356:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000358:	d3f9      	bcc.n	800034e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800035a:	4a0a      	ldr	r2, [pc, #40]	@ (8000384 <LoopForever+0x12>)
  ldr r4, =_ebss
 800035c:	4c0a      	ldr	r4, [pc, #40]	@ (8000388 <LoopForever+0x16>)
  movs r3, #0
 800035e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000360:	e001      	b.n	8000366 <LoopFillZerobss>

08000362 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000362:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000364:	3204      	adds	r2, #4

08000366 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000366:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000368:	d3fb      	bcc.n	8000362 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800036a:	f000 f811 	bl	8000390 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800036e:	f7ff ffb9 	bl	80002e4 <main>

08000372 <LoopForever>:

LoopForever:
  b LoopForever
 8000372:	e7fe      	b.n	8000372 <LoopForever>
  ldr   r0, =_estack
 8000374:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000378:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800037c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000380:	0800043c 	.word	0x0800043c
  ldr r2, =_sbss
 8000384:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000388:	2000001c 	.word	0x2000001c

0800038c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800038c:	e7fe      	b.n	800038c <ADC1_2_IRQHandler>
	...

08000390 <__libc_init_array>:
 8000390:	b570      	push	{r4, r5, r6, lr}
 8000392:	2600      	movs	r6, #0
 8000394:	4d0c      	ldr	r5, [pc, #48]	@ (80003c8 <__libc_init_array+0x38>)
 8000396:	4c0d      	ldr	r4, [pc, #52]	@ (80003cc <__libc_init_array+0x3c>)
 8000398:	1b64      	subs	r4, r4, r5
 800039a:	10a4      	asrs	r4, r4, #2
 800039c:	42a6      	cmp	r6, r4
 800039e:	d109      	bne.n	80003b4 <__libc_init_array+0x24>
 80003a0:	f000 f81a 	bl	80003d8 <_init>
 80003a4:	2600      	movs	r6, #0
 80003a6:	4d0a      	ldr	r5, [pc, #40]	@ (80003d0 <__libc_init_array+0x40>)
 80003a8:	4c0a      	ldr	r4, [pc, #40]	@ (80003d4 <__libc_init_array+0x44>)
 80003aa:	1b64      	subs	r4, r4, r5
 80003ac:	10a4      	asrs	r4, r4, #2
 80003ae:	42a6      	cmp	r6, r4
 80003b0:	d105      	bne.n	80003be <__libc_init_array+0x2e>
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80003b8:	4798      	blx	r3
 80003ba:	3601      	adds	r6, #1
 80003bc:	e7ee      	b.n	800039c <__libc_init_array+0xc>
 80003be:	f855 3b04 	ldr.w	r3, [r5], #4
 80003c2:	4798      	blx	r3
 80003c4:	3601      	adds	r6, #1
 80003c6:	e7f2      	b.n	80003ae <__libc_init_array+0x1e>
 80003c8:	08000434 	.word	0x08000434
 80003cc:	08000434 	.word	0x08000434
 80003d0:	08000434 	.word	0x08000434
 80003d4:	08000438 	.word	0x08000438

080003d8 <_init>:
 80003d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003da:	bf00      	nop
 80003dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003de:	bc08      	pop	{r3}
 80003e0:	469e      	mov	lr, r3
 80003e2:	4770      	bx	lr

080003e4 <_fini>:
 80003e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003e6:	bf00      	nop
 80003e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ea:	bc08      	pop	{r3}
 80003ec:	469e      	mov	lr, r3
 80003ee:	4770      	bx	lr
