{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742832926382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742832926393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 12:15:26 2025 " "Processing started: Mon Mar 24 12:15:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742832926393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832926393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832926393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742832927107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742832927107 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Video_In_Subsystem.qsys " "Elaborating Platform Designer system entity \"Video_In_Subsystem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742832937299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:41 Progress: Loading verilog/Video_In_Subsystem.qsys " "2025.03.24.12:15:41 Progress: Loading verilog/Video_In_Subsystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832941615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:42 Progress: Reading input file " "2025.03.24.12:15:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832942071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:42 Progress: Adding Edge_Detection_Subsystem \[Edge_Detection_Subsystem 1.0\] " "2025.03.24.12:15:42 Progress: Adding Edge_Detection_Subsystem \[Edge_Detection_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832942165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:42 Progress: Reading input file " "2025.03.24.12:15:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832942321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:42 Progress: Adding Chroma_Filter \[altera_up_avalon_video_chroma_resampler 18.0\] " "2025.03.24.12:15:42 Progress: Adding Chroma_Filter \[altera_up_avalon_video_chroma_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832942321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Parameterizing module Chroma_Filter " "2025.03.24.12:15:43 Progress: Parameterizing module Chroma_Filter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Adding Chroma_Upsampler \[altera_up_avalon_video_chroma_resampler 18.0\] " "2025.03.24.12:15:43 Progress: Adding Chroma_Upsampler \[altera_up_avalon_video_chroma_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Parameterizing module Chroma_Upsampler " "2025.03.24.12:15:43 Progress: Parameterizing module Chroma_Upsampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Adding Edge_Detection \[altera_up_avalon_video_edge_detection 18.0\] " "2025.03.24.12:15:43 Progress: Adding Edge_Detection \[altera_up_avalon_video_edge_detection 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Parameterizing module Edge_Detection " "2025.03.24.12:15:43 Progress: Parameterizing module Edge_Detection" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Adding Edge_Detection_Router_Controller \[altera_avalon_pio 18.1\] " "2025.03.24.12:15:43 Progress: Adding Edge_Detection_Router_Controller \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Parameterizing module Edge_Detection_Router_Controller " "2025.03.24.12:15:43 Progress: Parameterizing module Edge_Detection_Router_Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Adding Sys_Clk \[clock_source 18.1\] " "2025.03.24.12:15:43 Progress: Adding Sys_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Parameterizing module Sys_Clk " "2025.03.24.12:15:43 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Adding Video_Stream_Merger \[altera_up_avalon_video_stream_router 18.0\] " "2025.03.24.12:15:43 Progress: Adding Video_Stream_Merger \[altera_up_avalon_video_stream_router 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Parameterizing module Video_Stream_Merger " "2025.03.24.12:15:43 Progress: Parameterizing module Video_Stream_Merger" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Adding Video_Stream_Splitter \[altera_up_avalon_video_stream_router 18.0\] " "2025.03.24.12:15:43 Progress: Adding Video_Stream_Splitter \[altera_up_avalon_video_stream_router 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Parameterizing module Video_Stream_Splitter " "2025.03.24.12:15:43 Progress: Parameterizing module Video_Stream_Splitter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Building connections " "2025.03.24.12:15:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Parameterizing connections " "2025.03.24.12:15:43 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:43 Progress: Validating " "2025.03.24.12:15:43 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832943978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Done reading input file " "2025.03.24.12:15:44 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Parameterizing module Edge_Detection_Subsystem " "2025.03.24.12:15:44 Progress: Parameterizing module Edge_Detection_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Adding Sys_Clk \[clock_source 18.1\] " "2025.03.24.12:15:44 Progress: Adding Sys_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Parameterizing module Sys_Clk " "2025.03.24.12:15:44 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Adding Video_In \[altera_up_avalon_video_decoder 18.0\] " "2025.03.24.12:15:44 Progress: Adding Video_In \[altera_up_avalon_video_decoder 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Parameterizing module Video_In " "2025.03.24.12:15:44 Progress: Parameterizing module Video_In" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Adding Video_In_CSC \[altera_up_avalon_video_csc 18.0\] " "2025.03.24.12:15:44 Progress: Adding Video_In_CSC \[altera_up_avalon_video_csc 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Parameterizing module Video_In_CSC " "2025.03.24.12:15:44 Progress: Parameterizing module Video_In_CSC" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Adding Video_In_Chroma_Resampler \[altera_up_avalon_video_chroma_resampler 18.0\] " "2025.03.24.12:15:44 Progress: Adding Video_In_Chroma_Resampler \[altera_up_avalon_video_chroma_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Parameterizing module Video_In_Chroma_Resampler " "2025.03.24.12:15:44 Progress: Parameterizing module Video_In_Chroma_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 18.0\] " "2025.03.24.12:15:44 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Parameterizing module Video_In_Clipper " "2025.03.24.12:15:44 Progress: Parameterizing module Video_In_Clipper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 18.0\] " "2025.03.24.12:15:44 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Parameterizing module Video_In_DMA " "2025.03.24.12:15:44 Progress: Parameterizing module Video_In_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\] " "2025.03.24.12:15:44 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Parameterizing module Video_In_RGB_Resampler " "2025.03.24.12:15:44 Progress: Parameterizing module Video_In_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 18.0\] " "2025.03.24.12:15:44 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Parameterizing module Video_In_Scaler " "2025.03.24.12:15:44 Progress: Parameterizing module Video_In_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Building connections " "2025.03.24.12:15:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Parameterizing connections " "2025.03.24.12:15:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Validating " "2025.03.24.12:15:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:15:44 Progress: Done reading input file " "2025.03.24.12:15:44 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832944910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes) " "Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832945331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes) " "Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832945331 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In_Subsystem.Edge_Detection_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem. " "Video_In_Subsystem.Edge_Detection_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832945331 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem. " "Video_In_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832945331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2) " "Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832945331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB) " "Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832945331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes) " "Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832945331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240 " "Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832945331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes) " "Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832945331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240 " "Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832945331 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master " "Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832945331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem: Generating Video_In_Subsystem \"Video_In_Subsystem\" for QUARTUS_SYNTH " "Video_In_Subsystem: Generating Video_In_Subsystem \"Video_In_Subsystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832946188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Subsystem: \"Video_In_Subsystem\" instantiated Edge_Detection_Subsystem \"Edge_Detection_Subsystem\" " "Edge_Detection_Subsystem: \"Video_In_Subsystem\" instantiated Edge_Detection_Subsystem \"Edge_Detection_Subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In: Starting Generation of Video In Decoder " "Video_In: Starting Generation of Video In Decoder" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\" " "Video_In: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_CSC: Starting Generation of Colour Space Converter " "Video_In_CSC: Starting Generation of Colour Space Converter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_CSC: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_csc \"Video_In_CSC\" " "Video_In_CSC: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_csc \"Video_In_CSC\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler " "Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Chroma_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Video_In_Chroma_Resampler\" " "Video_In_Chroma_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Video_In_Chroma_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Clipper: Starting generation of the video clipper " "Video_In_Clipper: Starting generation of the video clipper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Clipper: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\" " "Video_In_Clipper: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_DMA: Starting Generation of Video DMA Controller " "Video_In_DMA: Starting Generation of Video DMA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_DMA: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\" " "Video_In_DMA: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler " "Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_RGB_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\" " "Video_In_RGB_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Scaler: Starting Generation of Video Scaler " "Video_In_Scaler: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Scaler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\" " "Video_In_Scaler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Video_In_Subsystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Video_In_Subsystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Filter: Starting Generation of Chroma Resampler " "Chroma_Filter: Starting Generation of Chroma Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Filter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Filter\" " "Chroma_Filter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Filter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Upsampler: Starting Generation of Chroma Resampler " "Chroma_Upsampler: Starting Generation of Chroma Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832947972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Upsampler: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Upsampler\" " "Chroma_Upsampler: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Upsampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832948019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection: Starting Generation of Video In Edge Detection " "Edge_Detection: Starting Generation of Video In Edge Detection" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832948019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_edge_detection \"Edge_Detection\" " "Edge_Detection: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_edge_detection \"Edge_Detection\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832948066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller: Starting RTL generation for module 'Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller' " "Edge_Detection_Router_Controller: Starting RTL generation for module 'Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832948082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_3791463791506951904.dir/0013_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_3791463791506951904.dir/0013_Edge_Detection_Router_Controller_gen//Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  \] " "Edge_Detection_Router_Controller:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_3791463791506951904.dir/0013_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_3791463791506951904.dir/0013_Edge_Detection_Router_Controller_gen//Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832948082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller: Done RTL generation for module 'Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller' " "Edge_Detection_Router_Controller: Done RTL generation for module 'Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832957091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller: \"Edge_Detection_Subsystem\" instantiated altera_avalon_pio \"Edge_Detection_Router_Controller\" " "Edge_Detection_Router_Controller: \"Edge_Detection_Subsystem\" instantiated altera_avalon_pio \"Edge_Detection_Router_Controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832957107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Merger: Starting Generation of Video In Stream Router " "Video_Stream_Merger: Starting Generation of Video In Stream Router" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832957107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Merger: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Merger\" " "Video_Stream_Merger: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Merger\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832957138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Splitter: Starting Generation of Video In Stream Router " "Video_Stream_Splitter: Starting Generation of Video In Stream Router" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832957154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Splitter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Splitter\" " "Video_Stream_Splitter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Splitter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832957170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem: Done \"Video_In_Subsystem\" with 16 modules, 39 files " "Video_In_Subsystem: Done \"Video_In_Subsystem\" with 16 modules, 39 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832957170 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Video_In_Subsystem.qsys " "Finished elaborating Platform Designer system entity \"Video_In_Subsystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742832957970 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "VGA_Subsystem.qsys " "Elaborating Platform Designer system entity \"VGA_Subsystem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742832957986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:02 Progress: Loading verilog/VGA_Subsystem.qsys " "2025.03.24.12:16:02 Progress: Loading verilog/VGA_Subsystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832962420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:02 Progress: Reading input file " "2025.03.24.12:16:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832962845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:02 Progress: Adding Sys_Clk \[clock_source 18.1\] " "2025.03.24.12:16:02 Progress: Adding Sys_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832962923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:03 Progress: Parameterizing module Sys_Clk " "2025.03.24.12:16:03 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832963713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:03 Progress: Adding VGA_Alpha_Blender \[altera_up_avalon_video_alpha_blender 18.0\] " "2025.03.24.12:16:03 Progress: Adding VGA_Alpha_Blender \[altera_up_avalon_video_alpha_blender 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832963713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Parameterizing module VGA_Alpha_Blender " "2025.03.24.12:16:04 Progress: Parameterizing module VGA_Alpha_Blender" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Adding VGA_Char_Buffer \[altera_up_avalon_video_character_buffer_with_dma 18.0\] " "2025.03.24.12:16:04 Progress: Adding VGA_Char_Buffer \[altera_up_avalon_video_character_buffer_with_dma 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Parameterizing module VGA_Char_Buffer " "2025.03.24.12:16:04 Progress: Parameterizing module VGA_Char_Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Adding VGA_Controller \[altera_up_avalon_video_vga_controller 18.1\] " "2025.03.24.12:16:04 Progress: Adding VGA_Controller \[altera_up_avalon_video_vga_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964763 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1 " "Altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Parameterizing module VGA_Controller " "2025.03.24.12:16:04 Progress: Parameterizing module VGA_Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Adding VGA_Dual_Clock_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2025.03.24.12:16:04 Progress: Adding VGA_Dual_Clock_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Parameterizing module VGA_Dual_Clock_FIFO " "2025.03.24.12:16:04 Progress: Parameterizing module VGA_Dual_Clock_FIFO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Adding VGA_PLL \[altera_up_avalon_video_pll 18.0\] " "2025.03.24.12:16:04 Progress: Adding VGA_PLL \[altera_up_avalon_video_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Parameterizing module VGA_PLL " "2025.03.24.12:16:04 Progress: Parameterizing module VGA_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Adding VGA_Pixel_DMA \[altera_up_avalon_video_pixel_buffer_dma 18.0\] " "2025.03.24.12:16:04 Progress: Adding VGA_Pixel_DMA \[altera_up_avalon_video_pixel_buffer_dma 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Parameterizing module VGA_Pixel_DMA " "2025.03.24.12:16:04 Progress: Parameterizing module VGA_Pixel_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Adding VGA_Pixel_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2025.03.24.12:16:04 Progress: Adding VGA_Pixel_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Parameterizing module VGA_Pixel_FIFO " "2025.03.24.12:16:04 Progress: Parameterizing module VGA_Pixel_FIFO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Adding VGA_Pixel_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\] " "2025.03.24.12:16:04 Progress: Adding VGA_Pixel_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Parameterizing module VGA_Pixel_RGB_Resampler " "2025.03.24.12:16:04 Progress: Parameterizing module VGA_Pixel_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:04 Progress: Adding VGA_Pixel_Scaler \[altera_up_avalon_video_scaler 18.0\] " "2025.03.24.12:16:04 Progress: Adding VGA_Pixel_Scaler \[altera_up_avalon_video_scaler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832964998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:05 Progress: Parameterizing module VGA_Pixel_Scaler " "2025.03.24.12:16:05 Progress: Parameterizing module VGA_Pixel_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832965013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:05 Progress: Building connections " "2025.03.24.12:16:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832965013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:05 Progress: Parameterizing connections " "2025.03.24.12:16:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832965045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:05 Progress: Validating " "2025.03.24.12:16:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832965045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:11 Progress: Done reading input file " "2025.03.24.12:16:11 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832971380 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem. " "VGA_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832972091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60 " "VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832972091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832972091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes) " "VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832972091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480 " "VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832972091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832972091 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master " "VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832972091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem: Generating VGA_Subsystem \"VGA_Subsystem\" for QUARTUS_SYNTH " "VGA_Subsystem: Generating VGA_Subsystem \"VGA_Subsystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832972824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832973827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Alpha_Blender: Starting Generation of the Alpha Blender " "VGA_Alpha_Blender: Starting Generation of the Alpha Blender" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832974719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\" " "VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832974798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Char_Buffer: Starting Generation of Character Buffer " "VGA_Char_Buffer: Starting Generation of Character Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832974813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\" " "VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832974891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Controller: Starting Generation of VGA Controller " "VGA_Controller: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832974891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\" " "VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832974954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer " "VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832974954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\" " "VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832975001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\" " "VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832975752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer " "VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832975768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\" " "VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832975804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer " "VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832975804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\" " "VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832975835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler " "VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832975835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\" " "VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832975851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_Scaler: Starting Generation of Video Scaler " "VGA_Pixel_Scaler: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832975851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_Scaler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_scaler \"VGA_Pixel_Scaler\" " "VGA_Pixel_Scaler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_scaler \"VGA_Pixel_Scaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832975882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"VGA_Subsystem\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"VGA_Subsystem\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832976161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"VGA_Subsystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"VGA_Subsystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832976161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\" " "Video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832976255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"VGA_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"VGA_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832976271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832976286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem: Done \"VGA_Subsystem\" with 15 modules, 28 files " "VGA_Subsystem: Done \"VGA_Subsystem\" with 15 modules, 28 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832976286 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "VGA_Subsystem.qsys " "Finished elaborating Platform Designer system entity \"VGA_Subsystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742832977215 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Edge_Detection_Subsystem.qsys " "Elaborating Platform Designer system entity \"Edge_Detection_Subsystem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742832977224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:21 Progress: Loading verilog/Edge_Detection_Subsystem.qsys " "2025.03.24.12:16:21 Progress: Loading verilog/Edge_Detection_Subsystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832981838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:22 Progress: Reading input file " "2025.03.24.12:16:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832982338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:22 Progress: Adding Chroma_Filter \[altera_up_avalon_video_chroma_resampler 18.0\] " "2025.03.24.12:16:22 Progress: Adding Chroma_Filter \[altera_up_avalon_video_chroma_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832982452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:23 Progress: Parameterizing module Chroma_Filter " "2025.03.24.12:16:23 Progress: Parameterizing module Chroma_Filter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832983869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:23 Progress: Adding Chroma_Upsampler \[altera_up_avalon_video_chroma_resampler 18.0\] " "2025.03.24.12:16:23 Progress: Adding Chroma_Upsampler \[altera_up_avalon_video_chroma_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832983869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:23 Progress: Parameterizing module Chroma_Upsampler " "2025.03.24.12:16:23 Progress: Parameterizing module Chroma_Upsampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832983869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:23 Progress: Adding Edge_Detection \[altera_up_avalon_video_edge_detection 18.0\] " "2025.03.24.12:16:23 Progress: Adding Edge_Detection \[altera_up_avalon_video_edge_detection 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832983869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:23 Progress: Parameterizing module Edge_Detection " "2025.03.24.12:16:23 Progress: Parameterizing module Edge_Detection" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832983900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:23 Progress: Adding Edge_Detection_Router_Controller \[altera_avalon_pio 18.1\] " "2025.03.24.12:16:23 Progress: Adding Edge_Detection_Router_Controller \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832983900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:23 Progress: Parameterizing module Edge_Detection_Router_Controller " "2025.03.24.12:16:23 Progress: Parameterizing module Edge_Detection_Router_Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832983931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:23 Progress: Adding Sys_Clk \[clock_source 18.1\] " "2025.03.24.12:16:23 Progress: Adding Sys_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832983931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:24 Progress: Parameterizing module Sys_Clk " "2025.03.24.12:16:24 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832984087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:24 Progress: Adding Video_Stream_Merger \[altera_up_avalon_video_stream_router 18.0\] " "2025.03.24.12:16:24 Progress: Adding Video_Stream_Merger \[altera_up_avalon_video_stream_router 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832984087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:24 Progress: Parameterizing module Video_Stream_Merger " "2025.03.24.12:16:24 Progress: Parameterizing module Video_Stream_Merger" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832984115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:24 Progress: Adding Video_Stream_Splitter \[altera_up_avalon_video_stream_router 18.0\] " "2025.03.24.12:16:24 Progress: Adding Video_Stream_Splitter \[altera_up_avalon_video_stream_router 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832984118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:24 Progress: Parameterizing module Video_Stream_Splitter " "2025.03.24.12:16:24 Progress: Parameterizing module Video_Stream_Splitter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832984118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:24 Progress: Building connections " "2025.03.24.12:16:24 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832984118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:24 Progress: Parameterizing connections " "2025.03.24.12:16:24 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832984186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:24 Progress: Validating " "2025.03.24.12:16:24 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832984186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:24 Progress: Done reading input file " "2025.03.24.12:16:24 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832984704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes) " "Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832984935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes) " "Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832984935 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Edge_Detection_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem. " "Edge_Detection_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832984935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Subsystem: Generating Edge_Detection_Subsystem \"Edge_Detection_Subsystem\" for QUARTUS_SYNTH " "Edge_Detection_Subsystem: Generating Edge_Detection_Subsystem \"Edge_Detection_Subsystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832985783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Filter: Starting Generation of Chroma Resampler " "Chroma_Filter: Starting Generation of Chroma Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832986337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Filter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Filter\" " "Chroma_Filter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Filter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832986404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Upsampler: Starting Generation of Chroma Resampler " "Chroma_Upsampler: Starting Generation of Chroma Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832986404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Upsampler: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Upsampler\" " "Chroma_Upsampler: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Upsampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832986467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection: Starting Generation of Video In Edge Detection " "Edge_Detection: Starting Generation of Video In Edge Detection" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832986467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_edge_detection \"Edge_Detection\" " "Edge_Detection: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_edge_detection \"Edge_Detection\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832986529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller: Starting RTL generation for module 'Edge_Detection_Subsystem_Edge_Detection_Router_Controller' " "Edge_Detection_Router_Controller: Starting RTL generation for module 'Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832986545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_3851899163957719839.dir/0005_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_3851899163957719839.dir/0005_Edge_Detection_Router_Controller_gen//Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  \] " "Edge_Detection_Router_Controller:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_3851899163957719839.dir/0005_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_3851899163957719839.dir/0005_Edge_Detection_Router_Controller_gen//Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832986545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller: Done RTL generation for module 'Edge_Detection_Subsystem_Edge_Detection_Router_Controller' " "Edge_Detection_Router_Controller: Done RTL generation for module 'Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832987541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller: \"Edge_Detection_Subsystem\" instantiated altera_avalon_pio \"Edge_Detection_Router_Controller\" " "Edge_Detection_Router_Controller: \"Edge_Detection_Subsystem\" instantiated altera_avalon_pio \"Edge_Detection_Router_Controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832987557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Merger: Starting Generation of Video In Stream Router " "Video_Stream_Merger: Starting Generation of Video In Stream Router" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832987557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Merger: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Merger\" " "Video_Stream_Merger: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Merger\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832987604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Splitter: Starting Generation of Video In Stream Router " "Video_Stream_Splitter: Starting Generation of Video In Stream Router" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832987604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Splitter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Splitter\" " "Video_Stream_Splitter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Splitter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832987635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Edge_Detection_Subsystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Edge_Detection_Subsystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832987635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Subsystem: Done \"Edge_Detection_Subsystem\" with 8 modules, 16 files " "Edge_Detection_Subsystem: Done \"Edge_Detection_Subsystem\" with 8 modules, 16 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832987635 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Edge_Detection_Subsystem.qsys " "Finished elaborating Platform Designer system entity \"Edge_Detection_Subsystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742832988806 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "D5M_Subsystem.qsys " "Elaborating Platform Designer system entity \"D5M_Subsystem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742832988828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:33 Progress: Loading verilog/D5M_Subsystem.qsys " "2025.03.24.12:16:33 Progress: Loading verilog/D5M_Subsystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832993202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:33 Progress: Reading input file " "2025.03.24.12:16:33 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832993657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:33 Progress: Adding Bayer_Resampler \[altera_up_avalon_video_bayer_resampler 18.0\] " "2025.03.24.12:16:33 Progress: Adding Bayer_Resampler \[altera_up_avalon_video_bayer_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832993735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:35 Progress: Parameterizing module Bayer_Resampler " "2025.03.24.12:16:35 Progress: Parameterizing module Bayer_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832995183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:35 Progress: Adding D5M_Config \[altera_up_avalon_audio_and_video_config 18.0\] " "2025.03.24.12:16:35 Progress: Adding D5M_Config \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832995183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:35 Progress: Parameterizing module D5M_Config " "2025.03.24.12:16:35 Progress: Parameterizing module D5M_Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832995778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:35 Progress: Adding Sys_Clk \[clock_source 18.1\] " "2025.03.24.12:16:35 Progress: Adding Sys_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832995779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:35 Progress: Parameterizing module Sys_Clk " "2025.03.24.12:16:35 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832995885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:35 Progress: Adding Video_In \[altera_up_avalon_video_decoder 18.0\] " "2025.03.24.12:16:35 Progress: Adding Video_In \[altera_up_avalon_video_decoder 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832995885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:35 Progress: Parameterizing module Video_In " "2025.03.24.12:16:35 Progress: Parameterizing module Video_In" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832995916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:35 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 18.0\] " "2025.03.24.12:16:35 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832995916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:35 Progress: Parameterizing module Video_In_Clipper " "2025.03.24.12:16:35 Progress: Parameterizing module Video_In_Clipper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832995947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:35 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 18.0\] " "2025.03.24.12:16:35 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832995947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:35 Progress: Parameterizing module Video_In_DMA " "2025.03.24.12:16:35 Progress: Parameterizing module Video_In_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832995963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:35 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\] " "2025.03.24.12:16:35 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832995963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:35 Progress: Parameterizing module Video_In_RGB_Resampler " "2025.03.24.12:16:35 Progress: Parameterizing module Video_In_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832995994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:35 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 18.0\] " "2025.03.24.12:16:35 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832995994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:36 Progress: Parameterizing module Video_In_Scaler " "2025.03.24.12:16:36 Progress: Parameterizing module Video_In_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832996025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:36 Progress: Building connections " "2025.03.24.12:16:36 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832996025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:36 Progress: Parameterizing connections " "2025.03.24.12:16:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832996056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:36 Progress: Validating " "2025.03.24.12:16:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832996056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:36 Progress: Done reading input file " "2025.03.24.12:16:36 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832996185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem.Bayer_Resampler: Change in Resolution: 2592 x 1944 -> 1296 x 972 " "D5M_Subsystem.Bayer_Resampler: Change in Resolution: 2592 x 1944 -> 1296 x 972" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832996417 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "D5M_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem. " "D5M_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832996417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem.Video_In: Video In Stream: Format: 2592 x 1944 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern) " "D5M_Subsystem.Video_In: Video In Stream: Format: 2592 x 1944 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832996417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem.Video_In_Clipper: Change in Resolution: 1296 x 972 -> 1280 x 960 " "D5M_Subsystem.Video_In_Clipper: Change in Resolution: 1296 x 972 -> 1280 x 960" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832996417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes) " "D5M_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832996417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem.Video_In_Scaler: Change in Resolution: 1280 x 960 -> 320 x 240 " "D5M_Subsystem.Video_In_Scaler: Change in Resolution: 1280 x 960 -> 320 x 240" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832996417 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "D5M_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master " "D5M_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832996417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem: Generating D5M_Subsystem \"D5M_Subsystem\" for QUARTUS_SYNTH " "D5M_Subsystem: Generating D5M_Subsystem \"D5M_Subsystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832997296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bayer_Resampler: Starting Generation of Video Bayer Pattern Resampler " "Bayer_Resampler: Starting Generation of Video Bayer Pattern Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832997906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bayer_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_bayer_resampler \"Bayer_Resampler\" " "Bayer_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_bayer_resampler \"Bayer_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832998000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Config: Starting Generation of Audio and Video Config " "D5M_Config: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832998000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Config: \"D5M_Subsystem\" instantiated altera_up_avalon_audio_and_video_config \"D5M_Config\" " "D5M_Config: \"D5M_Subsystem\" instantiated altera_up_avalon_audio_and_video_config \"D5M_Config\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832998109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In: Starting Generation of Video In Decoder " "Video_In: Starting Generation of Video In Decoder" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832998125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In: \"D5M_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\" " "Video_In: \"D5M_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832998172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Clipper: Starting generation of the video clipper " "Video_In_Clipper: Starting generation of the video clipper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832998172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Clipper: \"D5M_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\" " "Video_In_Clipper: \"D5M_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832998219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_DMA: Starting Generation of Video DMA Controller " "Video_In_DMA: Starting Generation of Video DMA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832998219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_DMA: \"D5M_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\" " "Video_In_DMA: \"D5M_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832998250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler " "Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832998250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_RGB_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\" " "Video_In_RGB_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832998305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Scaler: Starting Generation of Video Scaler " "Video_In_Scaler: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832998305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Scaler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\" " "Video_In_Scaler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832998337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"D5M_Subsystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"D5M_Subsystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832998337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem: Done \"D5M_Subsystem\" with 9 modules, 38 files " "D5M_Subsystem: Done \"D5M_Subsystem\" with 9 modules, 38 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742832998337 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "D5M_Subsystem.qsys " "Finished elaborating Platform Designer system entity \"D5M_Subsystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742832999129 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Computer_System.qsys " "Elaborating Platform Designer system entity \"Computer_System.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742832999211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:43 Progress: Loading verilog/Computer_System.qsys " "2025.03.24.12:16:43 Progress: Loading verilog/Computer_System.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833003622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:44 Progress: Reading input file " "2025.03.24.12:16:44 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833004138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:44 Progress: Adding ADC \[altera_up_avalon_adc 18.0\] " "2025.03.24.12:16:44 Progress: Adding ADC \[altera_up_avalon_adc 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833004275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:45 Progress: Parameterizing module ADC " "2025.03.24.12:16:45 Progress: Parameterizing module ADC" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833005766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:45 Progress: Adding ARM_A9_HPS \[altera_hps 18.1\] " "2025.03.24.12:16:45 Progress: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833005771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:47 Progress: Parameterizing module ARM_A9_HPS " "2025.03.24.12:16:47 Progress: Parameterizing module ARM_A9_HPS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833007549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:47 Progress: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\] " "2025.03.24.12:16:47 Progress: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833007580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:47 Progress: Parameterizing module AV_Config " "2025.03.24.12:16:47 Progress: Parameterizing module AV_Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833007611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:47 Progress: Adding Audio_Subsystem \[Audio_Subsystem 1.0\] " "2025.03.24.12:16:47 Progress: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833007611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:47 Progress: Reading input file " "2025.03.24.12:16:47 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833007773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:47 Progress: Adding Audio \[altera_up_avalon_audio 18.0\] " "2025.03.24.12:16:47 Progress: Adding Audio \[altera_up_avalon_audio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833007775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:47 Progress: Parameterizing module Audio " "2025.03.24.12:16:47 Progress: Parameterizing module Audio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833007852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:47 Progress: Adding Audio_PLL \[altera_up_avalon_audio_pll 18.0\] " "2025.03.24.12:16:47 Progress: Adding Audio_PLL \[altera_up_avalon_audio_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833007852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:47 Progress: Parameterizing module Audio_PLL " "2025.03.24.12:16:47 Progress: Parameterizing module Audio_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833007914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:47 Progress: Adding Sys_Clk \[clock_source 18.1\] " "2025.03.24.12:16:47 Progress: Adding Sys_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833007914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:48 Progress: Parameterizing module Sys_Clk " "2025.03.24.12:16:48 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833008004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:48 Progress: Building connections " "2025.03.24.12:16:48 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833008004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:48 Progress: Parameterizing connections " "2025.03.24.12:16:48 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833008004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:48 Progress: Validating " "2025.03.24.12:16:48 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833008004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:51 Progress: Done reading input file " "2025.03.24.12:16:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833011705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Parameterizing module Audio_Subsystem " "2025.03.24.12:16:52 Progress: Parameterizing module Audio_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Adding D5M_Subsystem \[D5M_Subsystem 1.0\] " "2025.03.24.12:16:52 Progress: Adding D5M_Subsystem \[D5M_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Reading input file " "2025.03.24.12:16:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Adding Bayer_Resampler \[altera_up_avalon_video_bayer_resampler 18.0\] " "2025.03.24.12:16:52 Progress: Adding Bayer_Resampler \[altera_up_avalon_video_bayer_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Parameterizing module Bayer_Resampler " "2025.03.24.12:16:52 Progress: Parameterizing module Bayer_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Adding D5M_Config \[altera_up_avalon_audio_and_video_config 18.0\] " "2025.03.24.12:16:52 Progress: Adding D5M_Config \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Parameterizing module D5M_Config " "2025.03.24.12:16:52 Progress: Parameterizing module D5M_Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Adding Sys_Clk \[clock_source 18.1\] " "2025.03.24.12:16:52 Progress: Adding Sys_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Parameterizing module Sys_Clk " "2025.03.24.12:16:52 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Adding Video_In \[altera_up_avalon_video_decoder 18.0\] " "2025.03.24.12:16:52 Progress: Adding Video_In \[altera_up_avalon_video_decoder 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Parameterizing module Video_In " "2025.03.24.12:16:52 Progress: Parameterizing module Video_In" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 18.0\] " "2025.03.24.12:16:52 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Parameterizing module Video_In_Clipper " "2025.03.24.12:16:52 Progress: Parameterizing module Video_In_Clipper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 18.0\] " "2025.03.24.12:16:52 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Parameterizing module Video_In_DMA " "2025.03.24.12:16:52 Progress: Parameterizing module Video_In_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\] " "2025.03.24.12:16:52 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Parameterizing module Video_In_RGB_Resampler " "2025.03.24.12:16:52 Progress: Parameterizing module Video_In_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 18.0\] " "2025.03.24.12:16:52 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Parameterizing module Video_In_Scaler " "2025.03.24.12:16:52 Progress: Parameterizing module Video_In_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Building connections " "2025.03.24.12:16:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Parameterizing connections " "2025.03.24.12:16:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Validating " "2025.03.24.12:16:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:52 Progress: Done reading input file " "2025.03.24.12:16:52 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833012856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module D5M_Subsystem " "2025.03.24.12:16:53 Progress: Parameterizing module D5M_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding Expansion_JP1 \[altera_avalon_pio 18.1\] " "2025.03.24.12:16:53 Progress: Adding Expansion_JP1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module Expansion_JP1 " "2025.03.24.12:16:53 Progress: Parameterizing module Expansion_JP1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\] " "2025.03.24.12:16:53 Progress: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module F2H_Mem_Window_00000000 " "2025.03.24.12:16:53 Progress: Parameterizing module F2H_Mem_Window_00000000" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\] " "2025.03.24.12:16:53 Progress: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module F2H_Mem_Window_FF600000 " "2025.03.24.12:16:53 Progress: Parameterizing module F2H_Mem_Window_FF600000" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\] " "2025.03.24.12:16:53 Progress: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module F2H_Mem_Window_FF800000 " "2025.03.24.12:16:53 Progress: Parameterizing module F2H_Mem_Window_FF800000" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\] " "2025.03.24.12:16:53 Progress: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module HEX3_HEX0 " "2025.03.24.12:16:53 Progress: Parameterizing module HEX3_HEX0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\] " "2025.03.24.12:16:53 Progress: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module HEX5_HEX4 " "2025.03.24.12:16:53 Progress: Parameterizing module HEX5_HEX4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding Interval_Timer \[altera_avalon_timer 18.1\] " "2025.03.24.12:16:53 Progress: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module Interval_Timer " "2025.03.24.12:16:53 Progress: Parameterizing module Interval_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\] " "2025.03.24.12:16:53 Progress: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module Interval_Timer_2 " "2025.03.24.12:16:53 Progress: Parameterizing module Interval_Timer_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\] " "2025.03.24.12:16:53 Progress: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module Interval_Timer_2nd_Core " "2025.03.24.12:16:53 Progress: Parameterizing module Interval_Timer_2nd_Core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\] " "2025.03.24.12:16:53 Progress: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module Interval_Timer_2nd_Core_2 " "2025.03.24.12:16:53 Progress: Parameterizing module Interval_Timer_2nd_Core_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding IrDA \[altera_up_avalon_irda 18.0\] " "2025.03.24.12:16:53 Progress: Adding IrDA \[altera_up_avalon_irda 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module IrDA " "2025.03.24.12:16:53 Progress: Parameterizing module IrDA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\] " "2025.03.24.12:16:53 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module JTAG_UART " "2025.03.24.12:16:53 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\] " "2025.03.24.12:16:53 Progress: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module JTAG_UART_2nd_Core " "2025.03.24.12:16:53 Progress: Parameterizing module JTAG_UART_2nd_Core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\] " "2025.03.24.12:16:53 Progress: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module JTAG_UART_for_ARM_0 " "2025.03.24.12:16:53 Progress: Parameterizing module JTAG_UART_for_ARM_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\] " "2025.03.24.12:16:53 Progress: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module JTAG_UART_for_ARM_1 " "2025.03.24.12:16:53 Progress: Parameterizing module JTAG_UART_for_ARM_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\] " "2025.03.24.12:16:53 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module JTAG_to_FPGA_Bridge " "2025.03.24.12:16:53 Progress: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\] " "2025.03.24.12:16:53 Progress: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module JTAG_to_HPS_Bridge " "2025.03.24.12:16:53 Progress: Parameterizing module JTAG_to_HPS_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding LEDs \[altera_avalon_pio 18.1\] " "2025.03.24.12:16:53 Progress: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module LEDs " "2025.03.24.12:16:53 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding Nios2 \[altera_nios2_gen2 18.1\] " "2025.03.24.12:16:53 Progress: Adding Nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module Nios2 " "2025.03.24.12:16:53 Progress: Parameterizing module Nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\] " "2025.03.24.12:16:53 Progress: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module Nios2_2nd_Core " "2025.03.24.12:16:53 Progress: Parameterizing module Nios2_2nd_Core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\] " "2025.03.24.12:16:53 Progress: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module Nios2_Floating_Point " "2025.03.24.12:16:53 Progress: Parameterizing module Nios2_Floating_Point" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\] " "2025.03.24.12:16:53 Progress: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module Nios2_Floating_Point_2nd_Core " "2025.03.24.12:16:53 Progress: Parameterizing module Nios2_Floating_Point_2nd_Core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\] " "2025.03.24.12:16:53 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module Onchip_SRAM " "2025.03.24.12:16:53 Progress: Parameterizing module Onchip_SRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding PS2_Port \[altera_up_avalon_ps2 18.0\] " "2025.03.24.12:16:53 Progress: Adding PS2_Port \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module PS2_Port " "2025.03.24.12:16:53 Progress: Parameterizing module PS2_Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\] " "2025.03.24.12:16:53 Progress: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module PS2_Port_Dual " "2025.03.24.12:16:53 Progress: Parameterizing module PS2_Port_Dual" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\] " "2025.03.24.12:16:53 Progress: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module Pixel_DMA_Addr_Translation " "2025.03.24.12:16:53 Progress: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding Pushbuttons \[altera_avalon_pio 18.1\] " "2025.03.24.12:16:53 Progress: Adding Pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module Pushbuttons " "2025.03.24.12:16:53 Progress: Parameterizing module Pushbuttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\] " "2025.03.24.12:16:53 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module SDRAM " "2025.03.24.12:16:53 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding Slider_Switches \[altera_avalon_pio 18.1\] " "2025.03.24.12:16:53 Progress: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module Slider_Switches " "2025.03.24.12:16:53 Progress: Parameterizing module Slider_Switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding SysID \[altera_avalon_sysid_qsys 18.1\] " "2025.03.24.12:16:53 Progress: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module SysID " "2025.03.24.12:16:53 Progress: Parameterizing module SysID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\] " "2025.03.24.12:16:53 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module System_PLL " "2025.03.24.12:16:53 Progress: Parameterizing module System_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding VGA_Subsystem \[VGA_Subsystem 1.0\] " "2025.03.24.12:16:53 Progress: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Reading input file " "2025.03.24.12:16:53 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding Sys_Clk \[clock_source 18.1\] " "2025.03.24.12:16:53 Progress: Adding Sys_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module Sys_Clk " "2025.03.24.12:16:53 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding VGA_Alpha_Blender \[altera_up_avalon_video_alpha_blender 18.0\] " "2025.03.24.12:16:53 Progress: Adding VGA_Alpha_Blender \[altera_up_avalon_video_alpha_blender 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Parameterizing module VGA_Alpha_Blender " "2025.03.24.12:16:53 Progress: Parameterizing module VGA_Alpha_Blender" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:53 Progress: Adding VGA_Char_Buffer \[altera_up_avalon_video_character_buffer_with_dma 18.0\] " "2025.03.24.12:16:53 Progress: Adding VGA_Char_Buffer \[altera_up_avalon_video_character_buffer_with_dma 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833013996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Parameterizing module VGA_Char_Buffer " "2025.03.24.12:16:54 Progress: Parameterizing module VGA_Char_Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Adding VGA_Controller \[altera_up_avalon_video_vga_controller 18.1\] " "2025.03.24.12:16:54 Progress: Adding VGA_Controller \[altera_up_avalon_video_vga_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014011 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1 " "Altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Parameterizing module VGA_Controller " "2025.03.24.12:16:54 Progress: Parameterizing module VGA_Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Adding VGA_Dual_Clock_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2025.03.24.12:16:54 Progress: Adding VGA_Dual_Clock_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Parameterizing module VGA_Dual_Clock_FIFO " "2025.03.24.12:16:54 Progress: Parameterizing module VGA_Dual_Clock_FIFO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Adding VGA_PLL \[altera_up_avalon_video_pll 18.0\] " "2025.03.24.12:16:54 Progress: Adding VGA_PLL \[altera_up_avalon_video_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Parameterizing module VGA_PLL " "2025.03.24.12:16:54 Progress: Parameterizing module VGA_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Adding VGA_Pixel_DMA \[altera_up_avalon_video_pixel_buffer_dma 18.0\] " "2025.03.24.12:16:54 Progress: Adding VGA_Pixel_DMA \[altera_up_avalon_video_pixel_buffer_dma 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Parameterizing module VGA_Pixel_DMA " "2025.03.24.12:16:54 Progress: Parameterizing module VGA_Pixel_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Adding VGA_Pixel_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2025.03.24.12:16:54 Progress: Adding VGA_Pixel_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Parameterizing module VGA_Pixel_FIFO " "2025.03.24.12:16:54 Progress: Parameterizing module VGA_Pixel_FIFO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Adding VGA_Pixel_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\] " "2025.03.24.12:16:54 Progress: Adding VGA_Pixel_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Parameterizing module VGA_Pixel_RGB_Resampler " "2025.03.24.12:16:54 Progress: Parameterizing module VGA_Pixel_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Adding VGA_Pixel_Scaler \[altera_up_avalon_video_scaler 18.0\] " "2025.03.24.12:16:54 Progress: Adding VGA_Pixel_Scaler \[altera_up_avalon_video_scaler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Parameterizing module VGA_Pixel_Scaler " "2025.03.24.12:16:54 Progress: Parameterizing module VGA_Pixel_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Building connections " "2025.03.24.12:16:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Parameterizing connections " "2025.03.24.12:16:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Validating " "2025.03.24.12:16:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:54 Progress: Done reading input file " "2025.03.24.12:16:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833014479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:55 Progress: Parameterizing module VGA_Subsystem " "2025.03.24.12:16:55 Progress: Parameterizing module VGA_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833015039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:55 Progress: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\] " "2025.03.24.12:16:55 Progress: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833015039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:55 Progress: Parameterizing module Video_In_DMA_Addr_Translation " "2025.03.24.12:16:55 Progress: Parameterizing module Video_In_DMA_Addr_Translation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833015039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:55 Progress: Building connections " "2025.03.24.12:16:55 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833015039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:55 Progress: Parameterizing connections " "2025.03.24.12:16:55 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833015121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:16:55 Progress: Validating " "2025.03.24.12:16:55 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833015121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:17:06 Progress: Done reading input file " "2025.03.24.12:17:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833026885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63 " "Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39 " "Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.D5M_Subsystem.Bayer_Resampler: Change in Resolution: 2592 x 1944 -> 1296 x 972 " "Computer_System.D5M_Subsystem.Bayer_Resampler: Change in Resolution: 2592 x 1944 -> 1296 x 972" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.D5M_Subsystem.Video_In: Video In Stream: Format: 2592 x 1944 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern) " "Computer_System.D5M_Subsystem.Video_In: Video In Stream: Format: 2592 x 1944 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.D5M_Subsystem.Video_In_Clipper: Change in Resolution: 1296 x 972 -> 1280 x 960 " "Computer_System.D5M_Subsystem.Video_In_Clipper: Change in Resolution: 1296 x 972 -> 1280 x 960" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.D5M_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes) " "Computer_System.D5M_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.D5M_Subsystem.Video_In_Scaler: Change in Resolution: 1280 x 960 -> 320 x 240 " "Computer_System.D5M_Subsystem.Video_In_Scaler: Change in Resolution: 1280 x 960 -> 320 x 240" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.D5M_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master " "Computer_System.D5M_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.JTAG_UART_2nd_Core: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Computer_System.JTAG_UART_2nd_Core: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Computer_System.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Computer_System.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2) " "Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.SysID: Time stamp will be automatically updated when this component is generated. " "Computer_System.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.System_PLL: Refclk Freq: 50.0 " "Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60 " "Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes) " "Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480 " "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master " "Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2) " "Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833031855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH " "Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833035004 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender " "ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833052108 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender " "ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833052108 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender " "ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833052108 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender " "ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833052108 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\" " "Computer_System: \"No matching role found for Nios2_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833061191 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833061191 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833061191 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_2nd_Core_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\" " "Computer_System: \"No matching role found for Nios2_2nd_Core_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833061192 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_2nd_Core_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Computer_System: \"No matching role found for Nios2_2nd_Core_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833061192 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_2nd_Core_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Computer_System: \"No matching role found for Nios2_2nd_Core_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833061192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC: Starting Generation of ADC Controller for DE-series Board " "ADC: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833064994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC: C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0002_sopcgen/Computer_System_ADC.v " "ADC: C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0002_sopcgen/Computer_System_ADC.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833064995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC: \"Computer_System\" instantiated altera_up_avalon_adc \"ADC\" " "ADC: \"Computer_System\" instantiated altera_up_avalon_adc \"ADC\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833067752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\" " "ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833067752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63 " "ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833068418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39 " "ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833068847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\" " "ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833070211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AV_Config: Starting Generation of Audio and Video Config " "AV_Config: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833070228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\" " "AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833070260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_Subsystem: \"Computer_System\" instantiated Audio_Subsystem \"Audio_Subsystem\" " "Audio_Subsystem: \"Computer_System\" instantiated Audio_Subsystem \"Audio_Subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833071338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem: \"Computer_System\" instantiated D5M_Subsystem \"D5M_Subsystem\" " "D5M_Subsystem: \"Computer_System\" instantiated D5M_Subsystem \"D5M_Subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833071649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Expansion_JP1: Starting RTL generation for module 'Computer_System_Expansion_JP1' " "Expansion_JP1: Starting RTL generation for module 'Computer_System_Expansion_JP1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833071664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Expansion_JP1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Expansion_JP1 --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0006_Expansion_JP1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0006_Expansion_JP1_gen//Computer_System_Expansion_JP1_component_configuration.pl  --do_build_sim=0  \] " "Expansion_JP1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Expansion_JP1 --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0006_Expansion_JP1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0006_Expansion_JP1_gen//Computer_System_Expansion_JP1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833071664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Expansion_JP1: Done RTL generation for module 'Computer_System_Expansion_JP1' " "Expansion_JP1: Done RTL generation for module 'Computer_System_Expansion_JP1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833073518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Expansion_JP1: \"Computer_System\" instantiated altera_avalon_pio \"Expansion_JP1\" " "Expansion_JP1: \"Computer_System\" instantiated altera_avalon_pio \"Expansion_JP1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833073534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\" " "F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833073550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0' " "HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833073570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0008_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0008_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  \] " "HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0008_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0008_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833073570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0' " "HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833083901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\" " "HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833083916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4' " "HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833083916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0009_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0009_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  \] " "HEX5_HEX4:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0009_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0009_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833083916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4' " "HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833094283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4: \"Computer_System\" instantiated altera_avalon_pio \"HEX5_HEX4\" " "HEX5_HEX4: \"Computer_System\" instantiated altera_avalon_pio \"HEX5_HEX4\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833094298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Starting RTL generation for module 'Computer_System_Interval_Timer' " "Interval_Timer: Starting RTL generation for module 'Computer_System_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833094314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0010_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0010_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  \] " "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0010_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0010_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833094314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Done RTL generation for module 'Computer_System_Interval_Timer' " "Interval_Timer: Done RTL generation for module 'Computer_System_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833096112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: \"Computer_System\" instantiated altera_avalon_timer \"Interval_Timer\" " "Interval_Timer: \"Computer_System\" instantiated altera_avalon_timer \"Interval_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833096127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IrDA: Starting Generation of RS232 UART " "IrDA: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833096127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IrDA: \"Computer_System\" instantiated altera_up_avalon_irda \"IrDA\" " "IrDA: \"Computer_System\" instantiated altera_up_avalon_irda \"IrDA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833096190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'Computer_System_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'Computer_System_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833096190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0012_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0012_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0012_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0012_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833096190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'Computer_System_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'Computer_System_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833099273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"Computer_System\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"Computer_System\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833099289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_to_FPGA_Bridge: \"Computer_System\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\" " "JTAG_to_FPGA_Bridge: \"Computer_System\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833099630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'Computer_System_LEDs' " "LEDs: Starting RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833099646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0013_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0013_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0013_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0013_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833099646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'Computer_System_LEDs' " "LEDs: Done RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833100549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833100565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"Computer_System\" instantiated altera_nios2_gen2 \"Nios2\" " "Nios2: \"Computer_System\" instantiated altera_nios2_gen2 \"Nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833100871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_2nd_Core: \"Computer_System\" instantiated altera_nios2_gen2 \"Nios2_2nd_Core\" " "Nios2_2nd_Core: \"Computer_System\" instantiated altera_nios2_gen2 \"Nios2_2nd_Core\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833101155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_Floating_Point: \"Computer_System\" instantiated altera_nios_custom_instr_floating_point \"Nios2_Floating_Point\" " "Nios2_Floating_Point: \"Computer_System\" instantiated altera_nios_custom_instr_floating_point \"Nios2_Floating_Point\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833101170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM' " "Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833101170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0014_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0014_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \] " "Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0014_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0014_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833101170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM' " "Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833103361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\" " "Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833103393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PS2_Port: Starting Generation of PS2 Controller " "PS2_Port: Starting Generation of PS2 Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833103393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PS2_Port: \"Computer_System\" instantiated altera_up_avalon_ps2 \"PS2_Port\" " "PS2_Port: \"Computer_System\" instantiated altera_up_avalon_ps2 \"PS2_Port\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833103440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\" " "Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833103455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons' " "Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833103471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0017_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0017_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  \] " "Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0017_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0017_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833103471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons' " "Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833104271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\" " "Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833104287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'Computer_System_SDRAM' " "SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833104287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0018_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0018_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0018_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0018_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833104287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'Computer_System_SDRAM' " "SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833105809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833105840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches' " "Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833105840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0019_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0019_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  \] " "Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0019_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0019_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833105840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches' " "Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833106566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\" " "Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833106582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\" " "SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833106597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\" " "System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833107356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833108043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\" " "VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833108768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_custom_instruction_master_translator: \"Computer_System\" instantiated altera_customins_master_translator \"Nios2_custom_instruction_master_translator\" " "Nios2_custom_instruction_master_translator: \"Computer_System\" instantiated altera_customins_master_translator \"Nios2_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833108768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_custom_instruction_master_multi_xconnect: \"Computer_System\" instantiated altera_customins_xconnect \"Nios2_custom_instruction_master_multi_xconnect\" " "Nios2_custom_instruction_master_multi_xconnect: \"Computer_System\" instantiated altera_customins_xconnect \"Nios2_custom_instruction_master_multi_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833108799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_custom_instruction_master_multi_slave_translator0: \"Computer_System\" instantiated altera_customins_slave_translator \"Nios2_custom_instruction_master_multi_slave_translator0\" " "Nios2_custom_instruction_master_multi_slave_translator0: \"Computer_System\" instantiated altera_customins_slave_translator \"Nios2_custom_instruction_master_multi_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833108815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833118772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833118928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833119090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833119262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833119418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833119590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833119762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833120207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833120379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833120551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833120707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833120863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833121020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833121191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833121359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833121531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833121712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833121884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833122029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833122216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833122384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833122540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833122695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833122851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833123007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833123177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833123333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833123507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833123679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833123839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_030: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_030: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833123995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_031: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_031: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833124151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_032: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_032: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833124319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_033: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_033: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833124475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_034: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_034: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833124657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_035: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_035: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833124829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833132188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833133307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833133321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833133321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833133337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833133399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833133695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio: Starting Generation of Audio Controller " "Audio: Starting Generation of Audio Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833133695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\" " "Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833133754 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Overwriting different file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_sync_fifo.v " "Overwriting different file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_sync_fifo.v" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833133754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\" " "Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bayer_Resampler: Starting Generation of Video Bayer Pattern Resampler " "Bayer_Resampler: Starting Generation of Video Bayer Pattern Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bayer_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_bayer_resampler \"Bayer_Resampler\" " "Bayer_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_bayer_resampler \"Bayer_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Config: Starting Generation of Audio and Video Config " "D5M_Config: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Config: \"D5M_Subsystem\" instantiated altera_up_avalon_audio_and_video_config \"D5M_Config\" " "D5M_Config: \"D5M_Subsystem\" instantiated altera_up_avalon_audio_and_video_config \"D5M_Config\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_serial_bus_controller.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_serial_bus_controller.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_slow_clock_generator.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_slow_clock_generator.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_dc2.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_dc2.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_d5m.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_d5m.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_lcm.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_lcm.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ltm.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ltm.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de1_soc.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de2_115.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de2_115.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de2i_150.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de10_standard.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_audio.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_audio.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_adv7180.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_adv7180.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_adv7181.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_adv7181.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In: Starting Generation of Video In Decoder " "Video_In: Starting Generation of Video In Decoder" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In: \"D5M_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\" " "Video_In: \"D5M_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Clipper: Starting generation of the video clipper " "Video_In_Clipper: Starting generation of the video clipper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Clipper: \"D5M_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\" " "Video_In_Clipper: \"D5M_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_DMA: Starting Generation of Video DMA Controller " "Video_In_DMA: Starting Generation of Video DMA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_DMA: \"D5M_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\" " "Video_In_DMA: \"D5M_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler " "Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_RGB_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\" " "Video_In_RGB_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Scaler: Starting Generation of Video Scaler " "Video_In_Scaler: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Scaler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\" " "Video_In_Scaler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833134993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833135008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833135008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833135008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Computer_System_Nios2_cpu' " "Cpu: Starting RTL generation for module 'Computer_System_Nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833135040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_cpu --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0044_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0044_cpu_gen//Computer_System_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_cpu --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0044_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0044_cpu_gen//Computer_System_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833135040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:18:58 (*) Starting Nios II generation " "Cpu: # 2025.03.24 12:18:58 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:18:58 (*)   Checking for plaintext license. " "Cpu: # 2025.03.24 12:18:58 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:04 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.03.24 12:19:04 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.03.24 12:19:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:04 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.03.24 12:19:04 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:04 (*)   Plaintext license not found. " "Cpu: # 2025.03.24 12:19:04 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:04 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2025.03.24 12:19:04 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.03.24 12:19:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.03.24 12:19:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:14 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.03.24 12:19:14 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:14 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2025.03.24 12:19:14 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:14 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.03.24 12:19:14 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:14 (*)   Creating all objects for CPU " "Cpu: # 2025.03.24 12:19:14 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:14 (*)     Testbench " "Cpu: # 2025.03.24 12:19:14 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:15 (*)     Instruction decoding " "Cpu: # 2025.03.24 12:19:15 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:15 (*)       Instruction fields " "Cpu: # 2025.03.24 12:19:15 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:15 (*)       Instruction decodes " "Cpu: # 2025.03.24 12:19:15 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:15 (*)       Signals for RTL simulation waveforms " "Cpu: # 2025.03.24 12:19:15 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:15 (*)       Instruction controls " "Cpu: # 2025.03.24 12:19:15 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:15 (*)     Pipeline frontend " "Cpu: # 2025.03.24 12:19:15 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:15 (*)     Pipeline backend " "Cpu: # 2025.03.24 12:19:15 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:18 (*)   Generating RTL from CPU objects " "Cpu: # 2025.03.24 12:19:18 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:20 (*)   Creating encrypted RTL " "Cpu: # 2025.03.24 12:19:20 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:21 (*) Done Nios II generation " "Cpu: # 2025.03.24 12:19:21 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Computer_System_Nios2_cpu' " "Cpu: Done RTL generation for module 'Computer_System_Nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Nios2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Computer_System_Nios2_2nd_Core_cpu' " "Cpu: Starting RTL generation for module 'Computer_System_Nios2_2nd_Core_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_2nd_Core_cpu --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0045_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0045_cpu_gen//Computer_System_Nios2_2nd_Core_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_2nd_Core_cpu --dir=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0045_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0171_4531305439150340333.dir/0045_cpu_gen//Computer_System_Nios2_2nd_Core_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833161208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:32 (*) Starting Nios II generation " "Cpu: # 2025.03.24 12:19:32 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:32 (*)   Checking for plaintext license. " "Cpu: # 2025.03.24 12:19:32 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.03.24 12:19:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.03.24 12:19:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:33 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.03.24 12:19:33 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:33 (*)   Plaintext license not found. " "Cpu: # 2025.03.24 12:19:33 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:33 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2025.03.24 12:19:33 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:36 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.03.24 12:19:36 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.03.24 12:19:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:36 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.03.24 12:19:36 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:36 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2025.03.24 12:19:36 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:36 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.03.24 12:19:36 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:36 (*)   Creating all objects for CPU " "Cpu: # 2025.03.24 12:19:36 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:36 (*)     Testbench " "Cpu: # 2025.03.24 12:19:36 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:36 (*)     Instruction decoding " "Cpu: # 2025.03.24 12:19:36 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:36 (*)       Instruction fields " "Cpu: # 2025.03.24 12:19:36 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:36 (*)       Instruction decodes " "Cpu: # 2025.03.24 12:19:36 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:37 (*)       Signals for RTL simulation waveforms " "Cpu: # 2025.03.24 12:19:37 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:37 (*)       Instruction controls " "Cpu: # 2025.03.24 12:19:37 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:37 (*)     Pipeline frontend " "Cpu: # 2025.03.24 12:19:37 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:37 (*)     Pipeline backend " "Cpu: # 2025.03.24 12:19:37 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:39 (*)   Generating RTL from CPU objects " "Cpu: # 2025.03.24 12:19:39 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:41 (*)   Creating encrypted RTL " "Cpu: # 2025.03.24 12:19:41 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.24 12:19:42 (*) Done Nios II generation " "Cpu: # 2025.03.24 12:19:42 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Computer_System_Nios2_2nd_Core_cpu' " "Cpu: Done RTL generation for module 'Computer_System_Nios2_2nd_Core_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Nios2_2nd_Core\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Nios2_2nd_Core\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\" " "Sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Alpha_Blender: Starting Generation of the Alpha Blender " "VGA_Alpha_Blender: Starting Generation of the Alpha Blender" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\" " "VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Char_Buffer: Starting Generation of Character Buffer " "VGA_Char_Buffer: Starting Generation of Character Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\" " "VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Controller: Starting Generation of VGA Controller " "VGA_Controller: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\" " "VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer " "VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\" " "VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833182558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\" " "VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer " "VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\" " "VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer " "VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\" " "VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler " "VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\" " "VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_Scaler: Starting Generation of Video Scaler " "VGA_Pixel_Scaler: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_Scaler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_scaler \"VGA_Pixel_Scaler\" " "VGA_Pixel_Scaler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_scaler \"VGA_Pixel_Scaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_video_scaler_shrink.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_video_scaler_shrink.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_video_scaler_multiply_width.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_video_scaler_multiply_width.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_video_scaler_multiply_height.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_up_video_scaler_multiply_height.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"VGA_Subsystem\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"VGA_Subsystem\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC_adc_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ADC_adc_slave_translator\" " "ADC_adc_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ADC_adc_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_lw_axi_master_agent\" " "ARM_A9_HPS_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC_adc_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ADC_adc_slave_agent\" " "ADC_adc_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ADC_adc_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833183988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\" " "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\" " "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\" " "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\" " "Router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_027: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_027\" " "Router_027: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_027\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_029: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_029\" " "Router_029: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_029\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_034: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_034\" " "Router_034: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_034\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_035: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_035\" " "Router_035: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_035\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_036: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_036\" " "Router_036: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_036\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_037: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_037\" " "Router_037: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_037\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_038: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_038\" " "Router_038: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_038\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_039: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_039\" " "Router_039: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_039\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_040: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_040\" " "Router_040: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_040\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_043: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_043\" " "Router_043: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_043\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_044: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_044\" " "Router_044: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_044\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_047: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_047\" " "Router_047: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_047\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_048: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_048\" " "Router_048: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_048\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_lw_axi_master_wr_limiter\" " "ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC_adc_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ADC_adc_slave_burst_adapter\" " "ADC_adc_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ADC_adc_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\" " "Cmd_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_005\" " "Cmd_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_007\" " "Cmd_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_008: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_008\" " "Cmd_demux_008: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_010: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_010\" " "Cmd_demux_010: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_011\" " "Cmd_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_014: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_014\" " "Cmd_mux_014: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_014\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_016: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_016\" " "Cmd_mux_016: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_016\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_022: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_022\" " "Cmd_mux_022: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_022\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_024: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_024\" " "Cmd_mux_024: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_024\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_025: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_025\" " "Cmd_mux_025: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_025\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_027: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_027\" " "Cmd_mux_027: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_027\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_030: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_030\" " "Cmd_mux_030: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_030\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_014: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_014\" " "Rsp_demux_014: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_014\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_016: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_016\" " "Rsp_demux_016: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_016\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_022: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_022\" " "Rsp_demux_022: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_022\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_024: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_024\" " "Rsp_demux_024: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_024\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_025: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_025\" " "Rsp_demux_025: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_025\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_027: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_027\" " "Rsp_demux_027: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_027\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_004\" " "Rsp_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_005\" " "Rsp_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_007: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_007\" " "Rsp_mux_007: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_008: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_008\" " "Rsp_mux_008: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_011\" " "Rsp_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_to_VGA_Subsystem_char_buffer_slave_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Nios2_data_master_to_VGA_Subsystem_char_buffer_slave_cmd_width_adapter\" " "Nios2_data_master_to_VGA_Subsystem_char_buffer_slave_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Nios2_data_master_to_VGA_Subsystem_char_buffer_slave_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833184962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833185250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_022\" " "Avalon_st_adapter_022: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_022\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833185514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_024: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_024\" " "Avalon_st_adapter_024: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_024\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833185772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\" " "ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833185803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833185803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833185803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833185803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833185819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833185850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833185850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833185881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833185881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833185881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833185881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833185897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833232964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\" " "Audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833233089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\" " "Video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833233183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833233183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833233198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_022\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_022\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833233214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_024\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_024\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833233214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System: Done \"Computer_System\" with 148 modules, 291 files " "Computer_System: Done \"Computer_System\" with 148 modules, 291 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833233214 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Computer_System.qsys " "Finished elaborating Platform Designer system entity \"Computer_System.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833236569 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Audio_Subsystem.qsys " "Elaborating Platform Designer system entity \"Audio_Subsystem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833236647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:20:41 Progress: Loading verilog/Audio_Subsystem.qsys " "2025.03.24.12:20:41 Progress: Loading verilog/Audio_Subsystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833241716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:20:42 Progress: Reading input file " "2025.03.24.12:20:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833242295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:20:42 Progress: Adding Audio \[altera_up_avalon_audio 18.0\] " "2025.03.24.12:20:42 Progress: Adding Audio \[altera_up_avalon_audio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833242420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:20:43 Progress: Parameterizing module Audio " "2025.03.24.12:20:43 Progress: Parameterizing module Audio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833243795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:20:43 Progress: Adding Audio_PLL \[altera_up_avalon_audio_pll 18.0\] " "2025.03.24.12:20:43 Progress: Adding Audio_PLL \[altera_up_avalon_audio_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833243795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:20:43 Progress: Parameterizing module Audio_PLL " "2025.03.24.12:20:43 Progress: Parameterizing module Audio_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833243888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:20:43 Progress: Adding Sys_Clk \[clock_source 18.1\] " "2025.03.24.12:20:43 Progress: Adding Sys_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833243888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:20:44 Progress: Parameterizing module Sys_Clk " "2025.03.24.12:20:44 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833244091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:20:44 Progress: Building connections " "2025.03.24.12:20:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833244091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:20:44 Progress: Parameterizing connections " "2025.03.24.12:20:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833244123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:20:44 Progress: Validating " "2025.03.24.12:20:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833244123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.24.12:20:51 Progress: Done reading input file " "2025.03.24.12:20:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833251232 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Audio_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem. " "Audio_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833251951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_Subsystem: Generating Audio_Subsystem \"Audio_Subsystem\" for QUARTUS_SYNTH " "Audio_Subsystem: Generating Audio_Subsystem \"Audio_Subsystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833252638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio: Starting Generation of Audio Controller " "Audio: Starting Generation of Audio Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833254029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\" " "Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833254169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\" " "Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833254984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Audio_Subsystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Audio_Subsystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833255000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\" " "Audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833255093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"Audio_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"Audio_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833255093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_Subsystem: Done \"Audio_Subsystem\" with 6 modules, 14 files " "Audio_Subsystem: Done \"Audio_Subsystem\" with 6 modules, 14 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833255093 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Audio_Subsystem.qsys " "Finished elaborating Platform Designer system entity \"Audio_Subsystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833255968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_ece332_2021/lab2_ece332_2021/verilog/de1_soc_with_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_ece332_2021/lab2_ece332_2021/verilog/de1_soc_with_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_With_D5M " "Found entity 1: DE1_SoC_With_D5M" {  } { { "Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/DE1_SoC_With_D5M.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/DE1_SoC_With_D5M.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/video_in_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/video_in_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem " "Found entity 1: Video_In_Subsystem" {  } { { "db/ip/video_in_subsystem/video_in_subsystem.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/video_in_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Edge_Detection_Subsystem " "Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter " "Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_filter.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_filter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler " "Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection " "Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller " "Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger " "Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_merger.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_merger.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter " "Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Video_In " "Found entity 1: Video_In_Subsystem_Video_In" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_csc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_csc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Video_In_CSC " "Found entity 1: Video_In_Subsystem_Video_In_CSC" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_csc.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_csc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_chroma_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Video_In_Chroma_Resampler " "Found entity 1: Video_In_Subsystem_Video_In_Chroma_Resampler" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_chroma_resampler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_chroma_resampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Video_In_Clipper " "Found entity 1: Video_In_Subsystem_Video_In_Clipper" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_clipper.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Video_In_DMA " "Found entity 1: Video_In_Subsystem_Video_In_DMA" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_dma.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_dma.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Video_In_RGB_Resampler " "Found entity 1: Video_In_Subsystem_Video_In_RGB_Resampler" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_rgb_resampler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Video_In_Scaler " "Found entity 1: Video_In_Subsystem_Video_In_Scaler" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_scaler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833270995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833270995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/video_in_subsystem/submodules/altera_reset_controller.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/video_in_subsystem/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_rgb_to_ycrcb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_rgb_to_ycrcb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_rgb_to_ycrcb_converter.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_rgb_to_ycrcb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_ycrcb_to_rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_ycrcb_to_rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_ycrcb_to_rgb_converter.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_ycrcb_to_rgb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_data_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_data_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_data_shift_register " "Found entity 1: altera_up_edge_detection_data_shift_register" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_data_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_gaussian_smoothing_filter " "Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_hysteresis.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_hysteresis.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_hysteresis " "Found entity 1: altera_up_edge_detection_hysteresis" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_hysteresis.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_nonmaximum_suppression " "Found entity 1: altera_up_edge_detection_nonmaximum_suppression" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_pixel_info_shift_register " "Found entity 1: altera_up_edge_detection_pixel_info_shift_register" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_sobel_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_sobel_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_sobel_operator " "Found entity 1: altera_up_edge_detection_sobel_operator" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_sobel_operator.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_sobel_operator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/video_in_subsystem/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem " "Found entity 1: VGA_Subsystem" {  } { { "db/ip/vga_subsystem/vga_subsystem.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/vga_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Alpha_Blender " "Found entity 1: VGA_Subsystem_VGA_Alpha_Blender" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_alpha_blender.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/vga_subsystem_vga_alpha_blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_char_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_char_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Char_Buffer " "Found entity 1: VGA_Subsystem_VGA_Char_Buffer" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_char_buffer.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/vga_subsystem_vga_char_buffer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Controller " "Found entity 1: VGA_Subsystem_VGA_Controller" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_controller.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/vga_subsystem_vga_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Dual_Clock_FIFO " "Found entity 1: VGA_Subsystem_VGA_Dual_Clock_FIFO" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_dual_clock_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/vga_subsystem_vga_dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_PLL " "Found entity 1: VGA_Subsystem_VGA_PLL" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_PLL_video_pll " "Found entity 1: VGA_Subsystem_VGA_PLL_video_pll" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll_video_pll.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Pixel_DMA " "Found entity 1: VGA_Subsystem_VGA_Pixel_DMA" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_dma.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_dma.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Pixel_FIFO " "Found entity 1: VGA_Subsystem_VGA_Pixel_FIFO" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Pixel_RGB_Resampler " "Found entity 1: VGA_Subsystem_VGA_Pixel_RGB_Resampler" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_rgb_resampler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Pixel_Scaler " "Found entity 1: VGA_Subsystem_VGA_Pixel_Scaler" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_scaler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_avalon_st_adapter " "Found entity 1: VGA_Subsystem_avalon_st_adapter" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_avalon_st_adapter_channel_adapter_0 " "Found entity 1: VGA_Subsystem_avalon_st_adapter_channel_adapter_0" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/vga_subsystem/submodules/altera_reset_controller.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/vga_subsystem/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/vga_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "db/ip/vga_subsystem/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "db/ip/vga_subsystem/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "db/ip/vga_subsystem/submodules/altera_up_video_fb_color_rom.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "db/ip/vga_subsystem/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/vga_subsystem/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/edge_detection_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/edge_detection_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Detection_Subsystem " "Found entity 1: Edge_Detection_Subsystem" {  } { { "db/ip/edge_detection_subsystem/edge_detection_subsystem.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/edge_detection_subsystem/edge_detection_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Detection_Subsystem_Chroma_Filter " "Found entity 1: Edge_Detection_Subsystem_Chroma_Filter" {  } { { "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_filter.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_filter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Detection_Subsystem_Chroma_Upsampler " "Found entity 1: Edge_Detection_Subsystem_Chroma_Upsampler" {  } { { "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_upsampler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_upsampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Detection_Subsystem_Edge_Detection " "Found entity 1: Edge_Detection_Subsystem_Edge_Detection" {  } { { "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection_router_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection_router_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Detection_Subsystem_Edge_Detection_Router_Controller " "Found entity 1: Edge_Detection_Subsystem_Edge_Detection_Router_Controller" {  } { { "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection_router_controller.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection_router_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Detection_Subsystem_Video_Stream_Merger " "Found entity 1: Edge_Detection_Subsystem_Video_Stream_Merger" {  } { { "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_merger.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_merger.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Detection_Subsystem_Video_Stream_Splitter " "Found entity 1: Edge_Detection_Subsystem_Video_Stream_Splitter" {  } { { "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_splitter.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_splitter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_reset_controller.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/edge_detection_subsystem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/edge_detection_subsystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_data_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_data_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_data_shift_register " "Found entity 1: altera_up_edge_detection_data_shift_register" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_data_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_gaussian_smoothing_filter " "Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_hysteresis.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_hysteresis.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_hysteresis " "Found entity 1: altera_up_edge_detection_hysteresis" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_hysteresis.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_nonmaximum_suppression " "Found entity 1: altera_up_edge_detection_nonmaximum_suppression" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_pixel_info_shift_register " "Found entity 1: altera_up_edge_detection_pixel_info_shift_register" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_sobel_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_sobel_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_sobel_operator " "Found entity 1: altera_up_edge_detection_sobel_operator" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_sobel_operator.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_sobel_operator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/d5m_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/d5m_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem " "Found entity 1: D5M_Subsystem" {  } { { "db/ip/d5m_subsystem/d5m_subsystem.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/d5m_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/d5m_subsystem_bayer_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_bayer_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem_Bayer_Resampler " "Found entity 1: D5M_Subsystem_Bayer_Resampler" {  } { { "db/ip/d5m_subsystem/submodules/d5m_subsystem_bayer_resampler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/d5m_subsystem_bayer_resampler.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/d5m_subsystem_d5m_config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_d5m_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem_D5M_Config " "Found entity 1: D5M_Subsystem_D5M_Config" {  } { { "db/ip/d5m_subsystem/submodules/d5m_subsystem_d5m_config.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/d5m_subsystem_d5m_config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem_Video_In " "Found entity 1: D5M_Subsystem_Video_In" {  } { { "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem_Video_In_Clipper " "Found entity 1: D5M_Subsystem_Video_In_Clipper" {  } { { "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_clipper.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem_Video_In_DMA " "Found entity 1: D5M_Subsystem_Video_In_DMA" {  } { { "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_dma.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_dma.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833271995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833271995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem_Video_In_RGB_Resampler " "Found entity 1: D5M_Subsystem_Video_In_RGB_Resampler" {  } { { "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_rgb_resampler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem_Video_In_Scaler " "Found entity 1: D5M_Subsystem_Video_In_Scaler" {  } { { "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_scaler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/d5m_subsystem/submodules/altera_reset_controller.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/d5m_subsystem/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272058 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833272058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/d5m_subsystem/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "db/ip/computer_system/computer_system.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ADC " "Found entity 1: Computer_System_ADC" {  } { { "db/ip/computer_system/submodules/computer_system_adc.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_adc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_AV_Config " "Found entity 1: Computer_System_AV_Config" {  } { { "db/ip/computer_system/submodules/computer_system_av_config.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_av_config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_audio_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_audio_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem " "Found entity 1: Computer_System_Audio_Subsystem" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_audio_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio " "Found entity 1: Computer_System_Audio_Subsystem_Audio" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL_audio_pll " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem " "Found entity 1: Computer_System_D5M_Subsystem" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem_Bayer_Resampler " "Found entity 1: Computer_System_D5M_Subsystem_Bayer_Resampler" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem_D5M_Config " "Found entity 1: Computer_System_D5M_Subsystem_D5M_Config" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem_Video_In " "Found entity 1: Computer_System_D5M_Subsystem_Video_In" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem_Video_In_Clipper " "Found entity 1: Computer_System_D5M_Subsystem_Video_In_Clipper" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_clipper.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem_Video_In_DMA " "Found entity 1: Computer_System_D5M_Subsystem_Video_In_DMA" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem_Video_In_RGB_Resampler " "Found entity 1: Computer_System_D5M_Subsystem_Video_In_RGB_Resampler" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_rgb_resampler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem_Video_In_Scaler " "Found entity 1: Computer_System_D5M_Subsystem_Video_In_Scaler" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_scaler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_expansion_jp1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_expansion_jp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Expansion_JP1 " "Found entity 1: Computer_System_Expansion_JP1" {  } { { "db/ip/computer_system/submodules/computer_system_expansion_jp1.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_expansion_jp1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX3_HEX0 " "Found entity 1: Computer_System_HEX3_HEX0" {  } { { "db/ip/computer_system/submodules/computer_system_hex3_hex0.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_hex3_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX5_HEX4 " "Found entity 1: Computer_System_HEX5_HEX4" {  } { { "db/ip/computer_system/submodules/computer_system_hex5_hex4.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_hex5_hex4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Interval_Timer " "Found entity 1: Computer_System_Interval_Timer" {  } { { "db/ip/computer_system/submodules/computer_system_interval_timer.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_interval_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_irda.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_irda.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_IrDA " "Found entity 1: Computer_System_IrDA" {  } { { "db/ip/computer_system/submodules/computer_system_irda.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_irda.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833272980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833272980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_UART_sim_scfifo_w " "Found entity 1: Computer_System_JTAG_UART_sim_scfifo_w" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833273042 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_JTAG_UART_scfifo_w " "Found entity 2: Computer_System_JTAG_UART_scfifo_w" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833273042 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_JTAG_UART_sim_scfifo_r " "Found entity 3: Computer_System_JTAG_UART_sim_scfifo_r" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833273042 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_JTAG_UART_scfifo_r " "Found entity 4: Computer_System_JTAG_UART_scfifo_r" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833273042 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_JTAG_UART " "Found entity 5: Computer_System_JTAG_UART" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833273042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833273042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833273073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833273073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833273105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833273105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833273136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833273136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833273167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833273167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_LEDs " "Found entity 1: Computer_System_LEDs" {  } { { "db/ip/computer_system/submodules/computer_system_leds.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833273214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833273214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2 " "Found entity 1: Computer_System_Nios2" {  } { { "db/ip/computer_system/submodules/computer_system_nios2.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833273245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833273245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_2nd_core.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core " "Found entity 1: Computer_System_Nios2_2nd_Core" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833273276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833273276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_ic_data_module " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_ic_data_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_Nios2_2nd_Core_cpu_ic_tag_module " "Found entity 2: Computer_System_Nios2_2nd_Core_cpu_ic_tag_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_Nios2_2nd_Core_cpu_bht_module " "Found entity 3: Computer_System_Nios2_2nd_Core_cpu_bht_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module " "Found entity 4: Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module " "Found entity 5: Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "6 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug " "Found entity 6: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "7 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break " "Found entity 7: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "8 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk " "Found entity 8: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "9 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single " "Found entity 9: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 1205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "10 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired " "Found entity 10: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "11 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk " "Found entity 11: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "12 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace " "Found entity 12: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 1529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "13 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode " "Found entity 13: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 1886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "14 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace " "Found entity 14: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "15 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "16 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "17 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "18 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo " "Found entity 18: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "19 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib " "Found entity 19: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "20 Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "21 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im " "Found entity 21: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "22 Computer_System_Nios2_2nd_Core_cpu_nios2_performance_monitors " "Found entity 22: Computer_System_Nios2_2nd_Core_cpu_nios2_performance_monitors" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "23 Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg " "Found entity 23: Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "24 Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module " "Found entity 24: Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "25 Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem " "Found entity 25: Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "26 Computer_System_Nios2_2nd_Core_cpu_nios2_oci " "Found entity 26: Computer_System_Nios2_2nd_Core_cpu_nios2_oci" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""} { "Info" "ISGN_ENTITY_NAME" "27 Computer_System_Nios2_2nd_Core_cpu " "Found entity 27: Computer_System_Nios2_2nd_Core_cpu" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833274589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833274620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833274651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833274683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_mult_cell " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_mult_cell" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833274698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_test_bench " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_test_bench" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833274730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833274730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_ic_data_module " "Found entity 1: Computer_System_Nios2_cpu_ic_data_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_Nios2_cpu_ic_tag_module " "Found entity 2: Computer_System_Nios2_cpu_ic_tag_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_Nios2_cpu_bht_module " "Found entity 3: Computer_System_Nios2_cpu_bht_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_Nios2_cpu_register_bank_a_module " "Found entity 4: Computer_System_Nios2_cpu_register_bank_a_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_Nios2_cpu_register_bank_b_module " "Found entity 5: Computer_System_Nios2_cpu_register_bank_b_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "6 Computer_System_Nios2_cpu_nios2_oci_debug " "Found entity 6: Computer_System_Nios2_cpu_nios2_oci_debug" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "7 Computer_System_Nios2_cpu_nios2_oci_break " "Found entity 7: Computer_System_Nios2_cpu_nios2_oci_break" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "8 Computer_System_Nios2_cpu_nios2_oci_xbrk " "Found entity 8: Computer_System_Nios2_cpu_nios2_oci_xbrk" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "9 Computer_System_Nios2_cpu_nios2_oci_match_single " "Found entity 9: Computer_System_Nios2_cpu_nios2_oci_match_single" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "10 Computer_System_Nios2_cpu_nios2_oci_match_paired " "Found entity 10: Computer_System_Nios2_cpu_nios2_oci_match_paired" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "11 Computer_System_Nios2_cpu_nios2_oci_dbrk " "Found entity 11: Computer_System_Nios2_cpu_nios2_oci_dbrk" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "12 Computer_System_Nios2_cpu_nios2_oci_itrace " "Found entity 12: Computer_System_Nios2_cpu_nios2_oci_itrace" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "13 Computer_System_Nios2_cpu_nios2_oci_td_mode " "Found entity 13: Computer_System_Nios2_cpu_nios2_oci_td_mode" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "14 Computer_System_Nios2_cpu_nios2_oci_dtrace " "Found entity 14: Computer_System_Nios2_cpu_nios2_oci_dtrace" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "15 Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "16 Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "17 Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "18 Computer_System_Nios2_cpu_nios2_oci_fifo " "Found entity 18: Computer_System_Nios2_cpu_nios2_oci_fifo" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "19 Computer_System_Nios2_cpu_nios2_oci_pib " "Found entity 19: Computer_System_Nios2_cpu_nios2_oci_pib" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "20 Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "21 Computer_System_Nios2_cpu_nios2_oci_im " "Found entity 21: Computer_System_Nios2_cpu_nios2_oci_im" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "22 Computer_System_Nios2_cpu_nios2_performance_monitors " "Found entity 22: Computer_System_Nios2_cpu_nios2_performance_monitors" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "23 Computer_System_Nios2_cpu_nios2_avalon_reg " "Found entity 23: Computer_System_Nios2_cpu_nios2_avalon_reg" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "24 Computer_System_Nios2_cpu_ociram_sp_ram_module " "Found entity 24: Computer_System_Nios2_cpu_ociram_sp_ram_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "25 Computer_System_Nios2_cpu_nios2_ocimem " "Found entity 25: Computer_System_Nios2_cpu_nios2_ocimem" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "26 Computer_System_Nios2_cpu_nios2_oci " "Found entity 26: Computer_System_Nios2_cpu_nios2_oci" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""} { "Info" "ISGN_ENTITY_NAME" "27 Computer_System_Nios2_cpu " "Found entity 27: Computer_System_Nios2_cpu" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833275870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_sysclk " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_sysclk" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833275901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_tck " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_tck" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_tck.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833275917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_wrapper " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_wrapper" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833275948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_mult_cell " "Found entity 1: Computer_System_Nios2_cpu_mult_cell" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833275980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_test_bench " "Found entity 1: Computer_System_Nios2_cpu_test_bench" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_test_bench.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833275995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833275995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_custom_instruction_master_multi_xconnect " "Found entity 1: Computer_System_Nios2_custom_instruction_master_multi_xconnect" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Onchip_SRAM " "Found entity 1: Computer_System_Onchip_SRAM" {  } { { "db/ip/computer_system/submodules/computer_system_onchip_sram.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_onchip_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_ps2_port.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_ps2_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_PS2_Port " "Found entity 1: Computer_System_PS2_Port" {  } { { "db/ip/computer_system/submodules/computer_system_ps2_port.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_ps2_port.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Pushbuttons " "Found entity 1: Computer_System_Pushbuttons" {  } { { "db/ip/computer_system/submodules/computer_system_pushbuttons.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_input_efifo_module " "Found entity 1: Computer_System_SDRAM_input_efifo_module" {  } { { "db/ip/computer_system/submodules/computer_system_sdram.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276136 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM " "Found entity 2: Computer_System_SDRAM" {  } { { "db/ip/computer_system/submodules/computer_system_sdram.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276136 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "computer_system_sdram_test_component.v(236) " "Verilog HDL warning at computer_system_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/computer_system/submodules/computer_system_sdram_test_component.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742833276151 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "computer_system_sdram_test_component.v(237) " "Verilog HDL warning at computer_system_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/computer_system/submodules/computer_system_sdram_test_component.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742833276151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_test_component_ram_module " "Found entity 1: Computer_System_SDRAM_test_component_ram_module" {  } { { "db/ip/computer_system/submodules/computer_system_sdram_test_component.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276167 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM_test_component " "Found entity 2: Computer_System_SDRAM_test_component" {  } { { "db/ip/computer_system/submodules/computer_system_sdram_test_component.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Slider_Switches " "Found entity 1: Computer_System_Slider_Switches" {  } { { "db/ip/computer_system/submodules/computer_system_slider_switches.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_slider_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SysID " "Found entity 1: Computer_System_SysID" {  } { { "db/ip/computer_system/submodules/computer_system_sysid.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "db/ip/computer_system/submodules/computer_system_system_pll.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_system_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL_sys_pll " "Found entity 1: Computer_System_System_PLL_sys_pll" {  } { { "db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem " "Found entity 1: Computer_System_VGA_Subsystem" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_vga_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Alpha_Blender " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Alpha_Blender" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_char_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_char_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Char_Buffer " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Char_Buffer" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_char_buffer.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_char_buffer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Controller " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Controller" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_controller.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_PLL " "Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_PLL_video_pll " "Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_DMA " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_DMA" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_FIFO" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_Scaler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_Scaler" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_avalon_st_adapter " "Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 " "Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "db/ip/computer_system/submodules/computer_system_irq_mapper.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper_001 " "Found entity 1: Computer_System_irq_mapper_001" {  } { { "db/ip/computer_system/submodules/computer_system_irq_mapper_001.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_022 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_022" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_022_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_022_error_adapter_0" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022_error_adapter_0.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_024 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_024" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_024_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_024_error_adapter_0" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024_error_adapter_0.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_004 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_004" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833276995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833276995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_005 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_005" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_007 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_007" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_008 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_008" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_010 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_010" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_011 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_011" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_011.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_014.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_014 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_014" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_014.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_014.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_016 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_016" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_016.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_016.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_022.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_022 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_022" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_022.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_022.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_024.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_024 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_024" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_024.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_024.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_025.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_025.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_025 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_025" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_025.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_025.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_027.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_027 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_027" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_027.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_027.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_030.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_030.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_030 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_030" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_030.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_030.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277433 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277464 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277511 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_003 " "Found entity 2: Computer_System_mm_interconnect_0_router_003" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277573 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_004 " "Found entity 2: Computer_System_mm_interconnect_0_router_004" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_005_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277620 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_005 " "Found entity 2: Computer_System_mm_interconnect_0_router_005" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_006_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277651 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_006 " "Found entity 2: Computer_System_mm_interconnect_0_router_006" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_007_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277698 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_007 " "Found entity 2: Computer_System_mm_interconnect_0_router_007" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_008_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277745 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_008 " "Found entity 2: Computer_System_mm_interconnect_0_router_008" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_010_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_010_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277776 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_010 " "Found entity 2: Computer_System_mm_interconnect_0_router_010" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_011_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_011_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277792 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_011 " "Found entity 2: Computer_System_mm_interconnect_0_router_011" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_012_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_012_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277823 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_012 " "Found entity 2: Computer_System_mm_interconnect_0_router_012" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_013_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_013_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277870 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_013 " "Found entity 2: Computer_System_mm_interconnect_0_router_013" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_027.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_027.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_027.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_027.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_027_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_027_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277901 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_027 " "Found entity 2: Computer_System_mm_interconnect_0_router_027" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_029.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_029.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_029.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_029.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_029_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_029_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277933 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_029 " "Found entity 2: Computer_System_mm_interconnect_0_router_029" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_034.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_034.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_034.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_034.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_034_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_034_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277964 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_034 " "Found entity 2: Computer_System_mm_interconnect_0_router_034" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833277964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833277964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_035.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_035.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_035.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_035.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833277980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_035_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_035_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278011 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_035 " "Found entity 2: Computer_System_mm_interconnect_0_router_035" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_036.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_036.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_036.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_036.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_036_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_036_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278042 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_036 " "Found entity 2: Computer_System_mm_interconnect_0_router_036" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_037.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_037.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_037.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_037.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_037_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_037_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278089 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_037 " "Found entity 2: Computer_System_mm_interconnect_0_router_037" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_038.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_038.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_038.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_038.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_038_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_038_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278136 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_038 " "Found entity 2: Computer_System_mm_interconnect_0_router_038" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_039.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_039.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_039.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_039.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_039_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_039_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278167 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_039 " "Found entity 2: Computer_System_mm_interconnect_0_router_039" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_040.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_040.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_040.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_040.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_040_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_040_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278198 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_040 " "Found entity 2: Computer_System_mm_interconnect_0_router_040" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_043.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_043.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_043.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_043.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_043_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_043_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278214 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_043 " "Found entity 2: Computer_System_mm_interconnect_0_router_043" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_044.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_044.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_044.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_044.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_044_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_044_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278245 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_044 " "Found entity 2: Computer_System_mm_interconnect_0_router_044" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_047.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_047.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_047.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_047.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_047_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_047_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278261 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_047 " "Found entity 2: Computer_System_mm_interconnect_0_router_047" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_048.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_048.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_048.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_048.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_048_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_048_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278276 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_048 " "Found entity 2: Computer_System_mm_interconnect_0_router_048" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_014.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_014 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_014" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_014.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_014.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_016 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_016" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_016.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_016.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_022.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_022 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_022" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_022.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_022.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_024.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_024 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_024" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_024.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_024.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_025.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_025.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_025 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_025" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_025.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_025.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_027.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_027 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_027" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_027.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_027.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_004 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_004" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_004.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_005 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_005" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_007 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_007" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_008 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_008" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_011 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_011" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_011.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1 " "Found entity 1: Computer_System_mm_interconnect_1" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278855 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router " "Found entity 2: Computer_System_mm_interconnect_1_router" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833278855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_004_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278870 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_004 " "Found entity 2: Computer_System_mm_interconnect_1_router_004" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "db/ip/computer_system/submodules/altera_address_span_extender.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833278995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833278995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279120 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279120 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279120 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279120 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279120 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279120 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/computer_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/computer_system/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/computer_system/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/computer_system/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/computer_system/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279495 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279495 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/computer_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/computer_system/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/computer_system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279714 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279917 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279917 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279917 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279917 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833279933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833279980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833279980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/computer_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/computer_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280089 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/computer_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/computer_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/computer_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "db/ip/computer_system/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "db/ip/computer_system/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "db/ip/computer_system/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280355 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833280355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/computer_system/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "db/ip/computer_system/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "db/ip/computer_system/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "db/ip/computer_system/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_irda_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_irda_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_counters " "Found entity 1: altera_up_irda_counters" {  } { { "db/ip/computer_system/submodules/altera_up_irda_counters.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_irda_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_irda_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_irda_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_in_deserializer " "Found entity 1: altera_up_irda_in_deserializer" {  } { { "db/ip/computer_system/submodules/altera_up_irda_in_deserializer.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_irda_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_irda_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_irda_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_out_serializer " "Found entity 1: altera_up_irda_out_serializer" {  } { { "db/ip/computer_system/submodules/altera_up_irda_out_serializer.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_irda_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "db/ip/computer_system/submodules/altera_up_ps2.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_ps2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "db/ip/computer_system/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_ps2_command_out.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "db/ip/computer_system/submodules/altera_up_ps2_data_in.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_ps2_data_in.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "db/ip/computer_system/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/computer_system/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "db/ip/computer_system/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "db/ip/computer_system/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833280995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833280995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "db/ip/computer_system/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "db/ip/computer_system/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "db/ip/computer_system/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "db/ip/computer_system/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "db/ip/computer_system/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "db/ip/computer_system/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "db/ip/computer_system/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "db/ip/computer_system/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "db/ip/computer_system/submodules/altera_up_video_fb_color_rom.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "db/ip/computer_system/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "db/ip/computer_system/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "db/ip/computer_system/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742833281339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/fpoint_hw_qsys.v 36 36 " "Found 36 design units, including 36 entities, in source file db/ip/computer_system/submodules/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 5152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Found entity 35: fpoint_hw_qsys_div_single" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 5718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Found entity 36: fpoint_hw_qsys" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833281980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833281980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/fpoint_qsys.v 23 23 " "Found 23 design units, including 23 entities, in source file db/ip/computer_system/submodules/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Found entity 1: fpoint_qsys_mult_single" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Found entity 22: fpoint_qsys_addsub_single" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Found entity 23: fpoint_qsys" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_qsys.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/fpoint_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Found entity 1: fpoint_wrapper" {  } { { "db/ip/computer_system/submodules/fpoint_wrapper.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/computer_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/audio_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/audio_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Subsystem " "Found entity 1: Audio_Subsystem" {  } { { "db/ip/audio_subsystem/audio_subsystem.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/audio_subsystem/audio_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/audio_subsystem_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/audio_subsystem_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Subsystem_Audio " "Found entity 1: Audio_Subsystem_Audio" {  } { { "db/ip/audio_subsystem/submodules/audio_subsystem_audio.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/audio_subsystem/submodules/audio_subsystem_audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Subsystem_Audio_PLL " "Found entity 1: Audio_Subsystem_Audio_PLL" {  } { { "db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Subsystem_Audio_PLL_audio_pll " "Found entity 1: Audio_Subsystem_Audio_PLL_audio_pll" {  } { { "db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll_audio_pll.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/audio_subsystem/submodules/altera_reset_controller.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/audio_subsystem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/audio_subsystem/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/audio_subsystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "db/ip/audio_subsystem/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/audio_subsystem/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "db/ip/audio_subsystem/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/audio_subsystem/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "db/ip/audio_subsystem/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/audio_subsystem/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/audio_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/audio_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "db/ip/audio_subsystem/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/audio_subsystem/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/audio_subsystem/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/audio_subsystem/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833282989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833282989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833282989 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "computer_system_sdram.v(318) " "Verilog HDL or VHDL warning at computer_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/computer_system/submodules/computer_system_sdram.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1742833283208 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "computer_system_sdram.v(328) " "Verilog HDL or VHDL warning at computer_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/computer_system/submodules/computer_system_sdram.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1742833283208 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "computer_system_sdram.v(338) " "Verilog HDL or VHDL warning at computer_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/computer_system/submodules/computer_system_sdram.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1742833283208 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "computer_system_sdram.v(682) " "Verilog HDL or VHDL warning at computer_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/computer_system/submodules/computer_system_sdram.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1742833283208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_With_D5M " "Elaborating entity \"DE1_SoC_With_D5M\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742833291893 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SoC_With_D5M.v(261) " "Output port \"TD_RESET_N\" at DE1_SoC_With_D5M.v(261) has no driver" {  } { { "Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/DE1_SoC_With_D5M.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/DE1_SoC_With_D5M.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742833291893 "|DE1_SoC_With_D5M"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/DE1_SoC_With_D5M.v" "The_System" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/DE1_SoC_With_D5M.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833291940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ADC Computer_System:The_System\|Computer_System_ADC:adc " "Elaborating entity \"Computer_System_ADC\" for hierarchy \"Computer_System:The_System\|Computer_System_ADC:adc\"" {  } { { "db/ip/computer_system/computer_system.v" "adc" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833292205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "db/ip/computer_system/submodules/computer_system_adc.v" "ADC_CTRL" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_adc.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833292268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "db/ip/computer_system/computer_system.v" "arm_a9_hps" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833292393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" "fpga_interfaces" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833292440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" "hps_io" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833292518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v" "border" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833292565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833292627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "pll" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833292705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742833292705 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/computer_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742833292705 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "p0" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833292768 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833292783 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833292846 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1742833292846 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833292846 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1742833292862 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742833292862 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833293002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742833293002 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742833293002 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833293080 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742833293096 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742833293096 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742833293096 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742833293096 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833293174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833294299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833294399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833294462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833294540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833294977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833294993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833294993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833294993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833294993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833294993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833294993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833294993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833294993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833294993 ""}  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833294993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833295133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833295133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833295165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833295290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833295368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833295415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "seq" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833296008 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "seq" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1742833296008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "c0" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833296068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833296099 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833296099 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833296099 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833296099 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833296099 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833296099 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "oct" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833296498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "dll" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833296577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_AV_Config Computer_System:The_System\|Computer_System_AV_Config:av_config " "Elaborating entity \"Computer_System_AV_Config\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\"" {  } { { "db/ip/computer_system/computer_system.v" "av_config" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833296686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "db/ip/computer_system/submodules/computer_system_av_config.v" "AV_Config_Auto_Init" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_av_config.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833296764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833296764 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "db/ip/computer_system/submodules/computer_system_av_config.v" "Auto_Init_OB_Devices_ROM" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_av_config.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833296827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833296873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833296952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/computer_system/submodules/computer_system_av_config.v" "Serial_Bus_Controller" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_av_config.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833297030 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833297030 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833297093 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/computer_system/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833297093 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem " "Elaborating entity \"Computer_System_Audio_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\"" {  } { { "db/ip/computer_system/computer_system.v" "audio_subsystem" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833297171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\"" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem.v" "audio" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_audio_subsystem.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833297202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v" "Bit_Clock_Edges" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833297249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v" "Audio_In_Deserializer" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833297374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "db/ip/computer_system/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833297437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "db/ip/computer_system/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833297499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/computer_system/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833298321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/computer_system/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833298321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833298321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833298321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833298321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833298321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833298321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833298321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833298321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833298321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833298321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833298321 ""}  } { { "db/ip/computer_system/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833298321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833298477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833298477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833298509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833298571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833298571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833298603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833298712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833298712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833298759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833298868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833298868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833298946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833299009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833299118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833299118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833299181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833299274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833299274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833299353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833299446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833299446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833299493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v" "Audio_Out_Serializer" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833300554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio_PLL Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\"" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem.v" "audio_pll" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_audio_subsystem.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833302147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio_PLL_audio_pll Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL_audio_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\"" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll.v" "audio_pll" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833302178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" "altera_pll_i" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833302382 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1742833302397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833302397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833302397 ""}  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833302397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll.v" "reset_from_locked" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833302460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem.v" "rst_controller" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_audio_subsystem.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833302553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/computer_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833302600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/computer_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833302678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_D5M_Subsystem Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem " "Elaborating entity \"Computer_System_D5M_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\"" {  } { { "db/ip/computer_system/computer_system.v" "d5m_subsystem" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833302788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_D5M_Subsystem_Bayer_Resampler Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler " "Elaborating entity \"Computer_System_D5M_Subsystem_Bayer_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" "bayer_resampler" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833302819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 computer_system_d5m_subsystem_bayer_resampler.v(184) " "Verilog HDL assignment warning at computer_system_d5m_subsystem_bayer_resampler.v(184): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833302819 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_D5M_Subsystem:d5m_subsystem|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" "bayern_pattern_shift_reg" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" 246 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1742833303257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" "bayern_pattern_shift_reg" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833303272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" 246 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833303288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833303288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833303288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833303288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 2592 " "Parameter \"tap_distance\" = \"2592\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833303288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833303288 ""}  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" 246 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833303288 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_v321.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/shift_taps_v321.tdf" 49 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833303413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v321.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v321.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v321 " "Found entity 1: shift_taps_v321" {  } { { "db/shift_taps_v321.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/shift_taps_v321.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833303413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833303413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_v321 Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated " "Elaborating entity \"shift_taps_v321\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833303428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8qg1 " "Found entity 1: altsyncram_8qg1" {  } { { "db/altsyncram_8qg1.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altsyncram_8qg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833303522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833303522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8qg1 Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated\|altsyncram_8qg1:altsyncram2 " "Elaborating entity \"altsyncram_8qg1\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated\|altsyncram_8qg1:altsyncram2\"" {  } { { "db/shift_taps_v321.tdf" "altsyncram2" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/shift_taps_v321.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833303569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6of " "Found entity 1: cntr_6of" {  } { { "db/cntr_6of.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cntr_6of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833303694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833303694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6of Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated\|cntr_6of:cntr1 " "Elaborating entity \"cntr_6of\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated\|cntr_6of:cntr1\"" {  } { { "db/shift_taps_v321.tdf" "cntr1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/shift_taps_v321.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833303725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rac " "Found entity 1: cmpr_rac" {  } { { "db/cmpr_rac.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cmpr_rac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833303850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833303850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rac Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated\|cntr_6of:cntr1\|cmpr_rac:cmpr4 " "Elaborating entity \"cmpr_rac\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Bayer_Resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_v321:auto_generated\|cntr_6of:cntr1\|cmpr_rac:cmpr4\"" {  } { { "db/cntr_6of.tdf" "cmpr4" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cntr_6of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833303897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_D5M_Subsystem_D5M_Config Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_D5M_Config:d5m_config " "Elaborating entity \"Computer_System_D5M_Subsystem_D5M_Config\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_D5M_Config:d5m_config\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" "d5m_config" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833304007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_D5M_Config:d5m_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_D5M_Config:d5m_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v" "AV_Config_Auto_Init" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833304069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833304069 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_D5M_Subsystem:d5m_subsystem|Computer_System_D5M_Subsystem_D5M_Config:d5m_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_d5m Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_D5M_Config:d5m_config\|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM " "Elaborating entity \"altera_up_av_config_auto_init_d5m\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_D5M_Config:d5m_config\|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v" "Auto_Init_D5M_ROM" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833304132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_D5M_Config:d5m_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_D5M_Config:d5m_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v" "Serial_Bus_Controller" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833304225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (6)" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833304225 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_D5M_Subsystem:d5m_subsystem|Computer_System_D5M_Subsystem_D5M_Config:d5m_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_D5M_Subsystem_Video_In Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in " "Elaborating entity \"Computer_System_D5M_Subsystem_Video_In\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" "video_in" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833304350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_camera_decoder Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_camera_decoder:Camera_Decoder " "Elaborating entity \"altera_up_video_camera_decoder\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_camera_decoder:Camera_Decoder\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in.v" "Camera_Decoder" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833304382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in.v" "Video_In_Dual_Clock_FIFO" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833304444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833305439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833305439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833305439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833305439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833305439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833305439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833305439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833305439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833305439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833305439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833305439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833305439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833305439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833305439 ""}  } { { "db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833305439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3dr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3dr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3dr1 " "Found entity 1: dcfifo_3dr1" {  } { { "db/dcfifo_3dr1.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/dcfifo_3dr1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833305657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833305657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3dr1 Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated " "Elaborating entity \"dcfifo_3dr1\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833305673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_gray2bin_f9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833305751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833305751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|a_gray2bin_f9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|a_gray2bin_f9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3dr1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/dcfifo_3dr1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833305798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_graycounter_cg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833306049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833306049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_3dr1.tdf" "rdptr_g1p" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/dcfifo_3dr1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833306080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_graycounter_8ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833306189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833306189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_3dr1.tdf" "wrptr_g1p" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/dcfifo_3dr1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833306236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ra81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ra81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ra81 " "Found entity 1: altsyncram_ra81" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altsyncram_ra81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833306346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833306346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ra81 Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|altsyncram_ra81:fifo_ram " "Elaborating entity \"altsyncram_ra81\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|altsyncram_ra81:fifo_ram\"" {  } { { "db/dcfifo_3dr1.tdf" "fifo_ram" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/dcfifo_3dr1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833306377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833306455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833306455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|dffpipe_0v8:rs_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|dffpipe_0v8:rs_brp\"" {  } { { "db/dcfifo_3dr1.tdf" "rs_brp" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/dcfifo_3dr1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833306486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833306611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833306611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_3dr1.tdf" "rs_dgwp" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/dcfifo_3dr1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833306658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833306721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833306721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe13 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe13\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe13" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833306783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833306971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833306971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_3dr1.tdf" "ws_dgrp" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/dcfifo_3dr1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833307002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833307076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833307076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833307123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0v5 " "Found entity 1: cmpr_0v5" {  } { { "db/cmpr_0v5.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cmpr_0v5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833307217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833307217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0v5 Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|cmpr_0v5:rdempty_eq_comp " "Elaborating entity \"cmpr_0v5\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_3dr1:auto_generated\|cmpr_0v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_3dr1.tdf" "rdempty_eq_comp" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/dcfifo_3dr1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833307264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_D5M_Subsystem_Video_In_Clipper Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_Clipper:video_in_clipper " "Elaborating entity \"Computer_System_D5M_Subsystem_Video_In_Clipper\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_Clipper:video_in_clipper\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" "video_in_clipper" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833307501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_clipper.v" "Clipper_Drop" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_clipper.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833307548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "db/ip/computer_system/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833307594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/computer_system/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833307594 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_D5M_Subsystem:d5m_subsystem|Computer_System_D5M_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/computer_system/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833307594 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_D5M_Subsystem:d5m_subsystem|Computer_System_D5M_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_clipper.v" "Clipper_Add" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_clipper.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833307673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "db/ip/computer_system/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833307719 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/computer_system/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833307719 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_D5M_Subsystem:d5m_subsystem|Computer_System_D5M_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/computer_system/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833307719 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_D5M_Subsystem:d5m_subsystem|Computer_System_D5M_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_D5M_Subsystem_Video_In_DMA Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_DMA:video_in_dma " "Elaborating entity \"Computer_System_D5M_Subsystem_Video_In_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_DMA:video_in_dma\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" "video_in_dma" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833307798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 computer_system_d5m_subsystem_video_in_dma.v(172) " "Verilog HDL assignment warning at computer_system_d5m_subsystem_video_in_dma.v(172): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833307798 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_D5M_Subsystem:d5m_subsystem|Computer_System_D5M_Subsystem_Video_In_DMA:video_in_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 computer_system_d5m_subsystem_video_in_dma.v(175) " "Verilog HDL assignment warning at computer_system_d5m_subsystem_video_in_dma.v(175): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833307798 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_D5M_Subsystem:d5m_subsystem|Computer_System_D5M_Subsystem_Video_In_DMA:video_in_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v" "DMA_Control_Slave" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833307844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833307844 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_D5M_Subsystem:d5m_subsystem|Computer_System_D5M_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833307844 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_D5M_Subsystem:d5m_subsystem|Computer_System_D5M_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v" "From_Stream_to_Memory" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833307954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_D5M_Subsystem_Video_In_RGB_Resampler Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler " "Elaborating entity \"Computer_System_D5M_Subsystem_Video_In_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" "video_in_rgb_resampler" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833308016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a computer_system_d5m_subsystem_video_in_rgb_resampler.v(118) " "Verilog HDL or VHDL warning at computer_system_d5m_subsystem_video_in_rgb_resampler.v(118): object \"a\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_rgb_resampler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_rgb_resampler.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742833308016 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_D5M_Subsystem:d5m_subsystem|Computer_System_D5M_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 computer_system_d5m_subsystem_video_in_rgb_resampler.v(167) " "Verilog HDL assignment warning at computer_system_d5m_subsystem_video_in_rgb_resampler.v(167): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_rgb_resampler.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_rgb_resampler.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833308016 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_D5M_Subsystem:d5m_subsystem|Computer_System_D5M_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_D5M_Subsystem_Video_In_Scaler Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_Scaler:video_in_scaler " "Elaborating entity \"Computer_System_D5M_Subsystem_Video_In_Scaler\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_Scaler:video_in_scaler\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" "video_in_scaler" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833308063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"Computer_System:The_System\|Computer_System_D5M_Subsystem:d5m_subsystem\|Computer_System_D5M_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_scaler.v" "Shrink_Frame" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_scaler.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833308110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_scaler_shrink.v(196) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(196): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833308110 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_D5M_Subsystem:d5m_subsystem|Computer_System_D5M_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(209) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(209): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833308110 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_D5M_Subsystem:d5m_subsystem|Computer_System_D5M_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Expansion_JP1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1 " "Elaborating entity \"Computer_System_Expansion_JP1\" for hierarchy \"Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\"" {  } { { "db/ip/computer_system/computer_system.v" "expansion_jp1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833308329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_00000000 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_00000000\"" {  } { { "db/ip/computer_system/computer_system.v" "f2h_mem_window_00000000" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833308423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff600000 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff600000\"" {  } { { "db/ip/computer_system/computer_system.v" "f2h_mem_window_ff600000" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833308501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff800000 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff800000\"" {  } { { "db/ip/computer_system/computer_system.v" "f2h_mem_window_ff800000" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833308579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_HEX3_HEX0 Computer_System:The_System\|Computer_System_HEX3_HEX0:hex3_hex0 " "Elaborating entity \"Computer_System_HEX3_HEX0\" for hierarchy \"Computer_System:The_System\|Computer_System_HEX3_HEX0:hex3_hex0\"" {  } { { "db/ip/computer_system/computer_system.v" "hex3_hex0" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833308641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_HEX5_HEX4 Computer_System:The_System\|Computer_System_HEX5_HEX4:hex5_hex4 " "Elaborating entity \"Computer_System_HEX5_HEX4\" for hierarchy \"Computer_System:The_System\|Computer_System_HEX5_HEX4:hex5_hex4\"" {  } { { "db/ip/computer_system/computer_system.v" "hex5_hex4" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833308704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Interval_Timer Computer_System:The_System\|Computer_System_Interval_Timer:interval_timer " "Elaborating entity \"Computer_System_Interval_Timer\" for hierarchy \"Computer_System:The_System\|Computer_System_Interval_Timer:interval_timer\"" {  } { { "db/ip/computer_system/computer_system.v" "interval_timer" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833308766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_IrDA Computer_System:The_System\|Computer_System_IrDA:irda " "Elaborating entity \"Computer_System_IrDA\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\"" {  } { { "db/ip/computer_system/computer_system.v" "irda" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833308907 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity computer_system_irda.v(106) " "Verilog HDL or VHDL warning at computer_system_irda.v(106): object \"write_data_parity\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/computer_system_irda.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_irda.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742833308907 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_IrDA:irda"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_irda_in_deserializer Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer " "Elaborating entity \"altera_up_irda_in_deserializer\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\"" {  } { { "db/ip/computer_system/submodules/computer_system_irda.v" "IrDA_In_Deserializer" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_irda.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833308954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_irda_counters Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_irda_counters:IrDA_In_Counters " "Elaborating entity \"altera_up_irda_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_irda_counters:IrDA_In_Counters\"" {  } { { "db/ip/computer_system/submodules/altera_up_irda_in_deserializer.v" "IrDA_In_Counters" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_irda_in_deserializer.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833308985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_irda_counters.v(148) " "Verilog HDL assignment warning at altera_up_irda_counters.v(148): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/computer_system/submodules/altera_up_irda_counters.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_irda_counters.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833308985 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\"" {  } { { "db/ip/computer_system/submodules/altera_up_irda_in_deserializer.v" "IrDA_In_FIFO" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_irda_in_deserializer.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833309063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/computer_system/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833309423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/computer_system/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833309438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833309438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833309438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833309438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833309438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833309438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833309438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833309438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833309438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833309438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833309438 ""}  } { { "db/ip/computer_system/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833309438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_r9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_r9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_r9a1 " "Found entity 1: scfifo_r9a1" {  } { { "db/scfifo_r9a1.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/scfifo_r9a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833309626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833309626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_r9a1 Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated " "Elaborating entity \"scfifo_r9a1\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833309657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e1a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e1a1 " "Found entity 1: a_dpfifo_e1a1" {  } { { "db/a_dpfifo_e1a1.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_dpfifo_e1a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833309813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833309813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e1a1 Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo " "Elaborating entity \"a_dpfifo_e1a1\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo\"" {  } { { "db/scfifo_r9a1.tdf" "dpfifo" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/scfifo_r9a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833309876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v0i1 " "Found entity 1: altsyncram_v0i1" {  } { { "db/altsyncram_v0i1.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altsyncram_v0i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833309985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833309985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v0i1 Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo\|altsyncram_v0i1:FIFOram " "Elaborating entity \"altsyncram_v0i1\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo\|altsyncram_v0i1:FIFOram\"" {  } { { "db/a_dpfifo_e1a1.tdf" "FIFOram" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_dpfifo_e1a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833310048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_irda_out_serializer Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_out_serializer:IrDA_Out_Serializer " "Elaborating entity \"altera_up_irda_out_serializer\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_out_serializer:IrDA_Out_Serializer\"" {  } { { "db/ip/computer_system/submodules/computer_system_irda.v" "IrDA_Out_Serializer" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_irda.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833310485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_UART Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart " "Elaborating entity \"Computer_System_JTAG_UART\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\"" {  } { { "db/ip/computer_system/computer_system.v" "jtag_uart" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833311419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_UART_scfifo_w Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w " "Elaborating entity \"Computer_System_JTAG_UART_scfifo_w\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "the_Computer_System_JTAG_UART_scfifo_w" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833311450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "wfifo" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833311747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833311747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833311747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833311747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833311747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833311747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833311747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833311747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833311747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833311747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833311747 ""}  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833311747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833311903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833311903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833311935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833311997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833311997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833312028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833312107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833312107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833312153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833312263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833312263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833312341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833312450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833312450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833312497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833312591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833312591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833312669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_UART_scfifo_r Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r " "Elaborating entity \"Computer_System_JTAG_UART_scfifo_r\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "the_Computer_System_JTAG_UART_scfifo_r" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833312825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "Computer_System_JTAG_UART_alt_jtag_atlantic" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833313716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833313747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833313747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833313747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833313747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833313747 ""}  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833313747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833315251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833315485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "db/ip/computer_system/computer_system.v" "jtag_to_fpga_bridge" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833320057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833320119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833320166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833320338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833320338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833320338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833320338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833320338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833320338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833320338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833320338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833320338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833320338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833320338 ""}  } { { "db/ip/computer_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833320338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833320385 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/computer_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833320385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833320432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833320510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833320603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833320775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833320775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833320775 ""}  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833320775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833320807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833321057 ""}  } { { "db/ip/computer_system/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833321057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_timing_adt Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_timing_adt\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "timing_adt" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321650 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready computer_system_jtag_to_fpga_bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at computer_system_jtag_to_fpga_bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742833321650 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "fifo" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "b2p" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "p2b" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "transacto" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833321963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "b2p_adapter" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833322072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel computer_system_jtag_to_fpga_bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at computer_system_jtag_to_fpga_bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742833322072 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 computer_system_jtag_to_fpga_bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at computer_system_jtag_to_fpga_bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742833322072 "|DE1_SoC_With_D5M|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "p2b_adapter" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833322135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_LEDs Computer_System:The_System\|Computer_System_LEDs:leds " "Elaborating entity \"Computer_System_LEDs\" for hierarchy \"Computer_System:The_System\|Computer_System_LEDs:leds\"" {  } { { "db/ip/computer_system/computer_system.v" "leds" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833323516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2 Computer_System:The_System\|Computer_System_Nios2:nios2 " "Elaborating entity \"Computer_System_Nios2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\"" {  } { { "db/ip/computer_system/computer_system.v" "nios2" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833323563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu " "Elaborating entity \"Computer_System_Nios2_cpu\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2.v" "cpu" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833323626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_test_bench Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_test_bench:the_Computer_System_Nios2_cpu_test_bench " "Elaborating entity \"Computer_System_Nios2_cpu_test_bench\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_test_bench:the_Computer_System_Nios2_cpu_test_bench\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_test_bench" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 6298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833324110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_ic_data_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data " "Elaborating entity \"Computer_System_Nios2_cpu_ic_data_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "Computer_System_Nios2_cpu_ic_data" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 7306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833324204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833324673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833324928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833324928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833324960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_ic_tag_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag " "Elaborating entity \"Computer_System_Nios2_cpu_ic_tag_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "Computer_System_Nios2_cpu_ic_tag" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 7372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833325178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833325303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833325491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833325491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833325522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_bht_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht " "Elaborating entity \"Computer_System_Nios2_cpu_bht_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "Computer_System_Nios2_cpu_bht" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 7570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833325725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833325788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833326007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833326007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833326022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_register_bank_a_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a " "Elaborating entity \"Computer_System_Nios2_cpu_register_bank_a_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "Computer_System_Nios2_cpu_register_bank_a" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 8538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833326210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833326303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833326491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833326491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833326522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_register_bank_b_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_b_module:Computer_System_Nios2_cpu_register_bank_b " "Elaborating entity \"Computer_System_Nios2_cpu_register_bank_b_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_b_module:Computer_System_Nios2_cpu_register_bank_b\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "Computer_System_Nios2_cpu_register_bank_b" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 8556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833326725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_mult_cell Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell " "Elaborating entity \"Computer_System_Nios2_cpu_mult_cell\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_mult_cell" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 9175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833326944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833327171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_20u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_20u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_20u2 " "Found entity 1: altera_mult_add_20u2" {  } { { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altera_mult_add_20u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833327358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833327358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_20u2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated " "Elaborating entity \"altera_mult_add_20u2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833327374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_20u2.v" "altera_mult_add_rtl1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altera_mult_add_20u2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833327909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833328065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833328221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833328315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833328659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833329638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833329732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833330079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833330395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833330504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833330614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833330973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833333666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833334372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833334466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833334701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833334794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833335107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833335435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v" "the_altmult_add_p2" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833335544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_iau2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_iau2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_iau2 " "Found entity 1: altera_mult_add_iau2" {  } { { "db/altera_mult_add_iau2.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altera_mult_add_iau2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833335716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833335716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_iau2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated " "Elaborating entity \"altera_mult_add_iau2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833335747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_iau2.v" "altera_mult_add_rtl1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altera_mult_add_iau2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833335810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\"" {  } { { "altera_mult_add_rtl.v" "datab_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833336705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833337094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833337460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833337853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833338187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833338265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833338691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833341277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_b_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833341652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v" "the_altmult_add_p3" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833343003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hau2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hau2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hau2 " "Found entity 1: altera_mult_add_hau2" {  } { { "db/altera_mult_add_hau2.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altera_mult_add_hau2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833343144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833343144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hau2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated " "Elaborating entity \"altera_mult_add_hau2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833343160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hau2.v" "altera_mult_add_rtl1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altera_mult_add_hau2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833343238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833345364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833345442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833345536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833345879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833348490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v" "the_altmult_add_p4" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833350127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_1lu2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_1lu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_1lu2 " "Found entity 1: altera_mult_add_1lu2" {  } { { "db/altera_mult_add_1lu2.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altera_mult_add_1lu2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833350275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833350275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_1lu2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated " "Elaborating entity \"altera_mult_add_1lu2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833350291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_1lu2.v" "altera_mult_add_rtl1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altera_mult_add_1lu2.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833350353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833352554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833355624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 9976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833357303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_debug Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_debug\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_debug" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833357381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833357443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_break Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_break\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_break" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833357537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_xbrk Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_xbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_xbrk" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833357818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_dbrk Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_dbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_dbrk" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833357912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_match_single Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_single:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_match_single\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_single:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833357990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_match_paired Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_paired:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_match_paired\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_paired:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833358131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_itrace Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_itrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_itrace" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833358240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_dtrace Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_dtrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_dtrace" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833358396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_td_mode Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace\|Computer_System_Nios2_cpu_nios2_oci_td_mode:Computer_System_Nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_td_mode\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace\|Computer_System_Nios2_cpu_nios2_oci_td_mode:Computer_System_Nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "Computer_System_Nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833358521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_fifo Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_fifo" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833358615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833358724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833358818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833358928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_pib Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_pib:the_Computer_System_Nios2_cpu_nios2_oci_pib " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_pib\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_pib:the_Computer_System_Nios2_cpu_nios2_oci_pib\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_pib" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833359053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_im Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_im\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_im" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833359131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833359224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833359318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nsi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nsi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nsi1 " "Found entity 1: altsyncram_nsi1" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altsyncram_nsi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833359537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833359537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nsi1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_nsi1:auto_generated " "Elaborating entity \"altsyncram_nsi1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_nsi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833359553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_avalon_reg Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_avalon_reg\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_avalon_reg" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833359756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_ocimem Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_ocimem\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_ocimem" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833359849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_ociram_sp_ram_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram " "Elaborating entity \"Computer_System_Nios2_cpu_ociram_sp_ram_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "Computer_System_Nios2_cpu_ociram_sp_ram" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833359959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833360037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833360256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833360256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833360271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_debug_slave_wrapper Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper " "Elaborating entity \"Computer_System_Nios2_cpu_debug_slave_wrapper\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "the_Computer_System_Nios2_cpu_debug_slave_wrapper" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833360459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_debug_slave_tck Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck " "Elaborating entity \"Computer_System_Nios2_cpu_debug_slave_tck\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_cpu_debug_slave_tck" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833360506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_debug_slave_sysclk Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk " "Elaborating entity \"Computer_System_Nios2_cpu_debug_slave_sysclk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_cpu_debug_slave_sysclk" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833360662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" "Computer_System_Nios2_cpu_debug_slave_phy" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833360818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833360849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833360912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833360974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core " "Elaborating entity \"Computer_System_Nios2_2nd_Core\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\"" {  } { { "db/ip/computer_system/computer_system.v" "nios2_2nd_core" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833361115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core.v" "cpu" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833361178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_test_bench Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_test_bench:the_Computer_System_Nios2_2nd_Core_cpu_test_bench " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_test_bench\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_test_bench:the_Computer_System_Nios2_2nd_Core_cpu_test_bench\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_test_bench" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 6298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833361678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_ic_data_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_data_module:Computer_System_Nios2_2nd_Core_cpu_ic_data " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_ic_data_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_data_module:Computer_System_Nios2_2nd_Core_cpu_ic_data\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_ic_data" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 7306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833361771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_ic_tag_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_tag_module:Computer_System_Nios2_2nd_Core_cpu_ic_tag " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_ic_tag_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_tag_module:Computer_System_Nios2_2nd_Core_cpu_ic_tag\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_ic_tag" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 7372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833362057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_bht_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_bht_module:Computer_System_Nios2_2nd_Core_cpu_bht " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_bht_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_bht_module:Computer_System_Nios2_2nd_Core_cpu_bht\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_bht" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 7570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833362338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_a " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_a\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_register_bank_a" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 8538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833362588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_b " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_b\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_register_bank_b" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 8556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833362858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_mult_cell Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_mult_cell:the_Computer_System_Nios2_2nd_Core_cpu_mult_cell " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_mult_cell\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_mult_cell:the_Computer_System_Nios2_2nd_Core_cpu_mult_cell\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_mult_cell" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 9175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833363076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 9976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833391049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833391143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833391253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833391518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833391612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833391674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833391815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833391909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833392096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833392253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833392346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833392456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833392534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833392628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833392721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833392815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833392878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg:the_Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg:the_Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833393159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833393253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\|Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module:Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\|Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module:Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833393346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833393565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833393612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk\"" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833393737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_wrapper Computer_System:The_System\|fpoint_wrapper:nios2_floating_point " "Elaborating entity \"fpoint_wrapper\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\"" {  } { { "db/ip/computer_system/computer_system.v" "nios2_floating_point" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/computer_system.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833394130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance " "Elaborating entity \"fpoint_hw_qsys\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\"" {  } { { "db/ip/computer_system/submodules/fpoint_wrapper.v" "fpoint_instance" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_wrapper.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833394193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_mult_single Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult " "Elaborating entity \"fpoint_hw_qsys_mult_single\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "the_fp_mult" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833394255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "exp_add_adder" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833394693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833394693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833394693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833394693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833394693 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833394693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgd " "Found entity 1: add_sub_jgd" {  } { { "db/add_sub_jgd.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_jgd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833394896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833394896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jgd Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_jgd:auto_generated " "Elaborating entity \"add_sub_jgd\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_jgd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833394927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "exp_adj_adder" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833395099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833395099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833395099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833395099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833395099 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833395099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v0c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v0c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v0c " "Found entity 1: add_sub_v0c" {  } { { "db/add_sub_v0c.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_v0c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833395271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833395271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v0c Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_v0c:auto_generated " "Elaborating entity \"add_sub_v0c\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_v0c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833395302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "exp_bias_subtr" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833395443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833395458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833395458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833395458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833395458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833395458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833395458 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833395458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_idg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833395599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833395599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833395646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "man_round_adder" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833395786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833395802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833395802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833395802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833395802 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833395802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_bmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833395943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833395943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833395974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "man_product2_mult" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833396489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833396489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833396505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833396505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833396505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833396505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833396505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833396505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833396505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833396505 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833396505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9ct " "Found entity 1: mult_9ct" {  } { { "db/mult_9ct.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/mult_9ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833396693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833396693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9ct Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated " "Elaborating entity \"mult_9ct\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833396708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub " "Elaborating entity \"fpoint_hw_qsys_addsub_single\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "the_fp_addsub" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833396864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "lbarrel_shift" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833396989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_44e Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_44e\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "rbarrel_shift" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833397052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "leading_zeroes_cnt" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833397130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_aja Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_aja\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder7" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833397177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder10" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833397239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder11" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833397286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder13" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833397333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_qha Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_qha\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder9" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833397599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_lha Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_lha\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder15" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833397646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_iha Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_iha\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder17" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833397693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder8" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833397960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_tma Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_tma\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "trailing_zeros_cnt" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833398605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder21" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833398643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder23" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833398690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_94b Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_94b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder25" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833398753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_64b Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_64b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder27" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833398800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_uma Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_uma\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder22" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833399344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_ela Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_ela\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder30" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833399672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9la Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9la\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder32" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833399829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_6la Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_6la\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altpriority_encoder34" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833399922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "add_sub1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833400079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833400094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833400094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833400094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833400094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833400094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833400094 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833400094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3mh " "Found entity 1: add_sub_3mh" {  } { { "db/add_sub_3mh.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_3mh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833400282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833400282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3mh Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_3mh:auto_generated " "Elaborating entity \"add_sub_3mh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_3mh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833400313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "add_sub3" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833400641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833400641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833400641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833400641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833400641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833400641 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833400641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_poe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833400813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833400813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833400844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "add_sub4" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833400985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833401001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833401001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833401001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833401001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833401001 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833401001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_rne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833401157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833401157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833401188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "add_sub5" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833401329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833401329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833401329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833401329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833401329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833401329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833401329 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833401329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lh " "Found entity 1: add_sub_2lh" {  } { { "db/add_sub_2lh.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_2lh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833401501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833401501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lh Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated " "Elaborating entity \"add_sub_2lh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833401532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "man_2comp_res_lower" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833401847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833401862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833401862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833401862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833401862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833401862 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833401862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2eh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2eh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2eh " "Found entity 1: add_sub_2eh" {  } { { "db/add_sub_2eh.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_2eh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833402066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833402066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2eh Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_2eh:auto_generated " "Elaborating entity \"add_sub_2eh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_2eh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833402097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper0" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833402290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833402305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833402305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833402305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833402305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833402305 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833402305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7vg " "Found entity 1: add_sub_7vg" {  } { { "db/add_sub_7vg.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_7vg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833402477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833402477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7vg Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_7vg:auto_generated " "Elaborating entity \"add_sub_7vg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_7vg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833402508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833402649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833402665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833402665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833402665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833402665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833402665 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833402665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_lower" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833403415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833403434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833403434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833403434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833403434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833403434 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833403434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_18f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_18f " "Found entity 1: add_sub_18f" {  } { { "db/add_sub_18f.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_18f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833403622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833403622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_18f Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated " "Elaborating entity \"add_sub_18f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833403637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_upper1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833403794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833403794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833403794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833403794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833403794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833403794 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833403794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agf " "Found entity 1: add_sub_agf" {  } { { "db/add_sub_agf.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_agf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833403950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833403950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agf Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated " "Elaborating entity \"add_sub_agf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833403981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "trailing_zeros_limit_comparator" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833404325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833404325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833404325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833404325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833404325 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833404325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cmpr_e7g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833404450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833404450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833404481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div " "Elaborating entity \"fpoint_hw_qsys_div_single\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "the_fp_div" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833404575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_vhf Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_vhf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altfp_div_csa8" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 6086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833404700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833404778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833404794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833404794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833404794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833404794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833404794 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833404794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qif " "Found entity 1: add_sub_qif" {  } { { "db/add_sub_qif.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_qif.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833404934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833404934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qif Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_qif:auto_generated " "Elaborating entity \"add_sub_qif\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_qif:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833404981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833405137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833405153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833405153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833405153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833405153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833405153 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833405153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altfp_div_srt_ext1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 6096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833405372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_mke Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_mke\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altfp_div_csa25" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 5347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833405469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833405563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833405563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833405563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833405563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833405563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833405563 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833405563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_08f " "Found entity 1: add_sub_08f" {  } { { "db/add_sub_08f.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_08f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833405720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833405720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_08f Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_08f:auto_generated " "Elaborating entity \"add_sub_08f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_08f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833405751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833405907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833405907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833405907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833405907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833405907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833405907 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833405907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v3f " "Found entity 1: add_sub_v3f" {  } { { "db/add_sub_v3f.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_v3f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833406079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833406079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v3f Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_v3f:auto_generated " "Elaborating entity \"add_sub_v3f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_v3f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833406110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833406282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833406298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833406298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833406298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833406298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833406298 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833406298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_2jh Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_2jh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altfp_div_csa26" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 5355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833406516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833406596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833406611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833406611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833406611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833406611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833406611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833406611 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833406611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a6i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a6i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a6i " "Found entity 1: add_sub_a6i" {  } { { "db/add_sub_a6i.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_a6i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833406799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833406799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a6i Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_a6i:auto_generated " "Elaborating entity \"add_sub_a6i\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_a6i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833406823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833407011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833407011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833407011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833407011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833407011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833407011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833407011 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833407011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_92i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_92i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_92i " "Found entity 1: add_sub_92i" {  } { { "db/add_sub_92i.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_92i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833407200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833407200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_92i Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_92i:auto_generated " "Elaborating entity \"add_sub_92i\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_92i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833407231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833407387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833407403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833407403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833407403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833407403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833407403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833407403 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833407403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_rle Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_rle\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altfp_div_csa27" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 5360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833407637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833407713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833407729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833407729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833407729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833407729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833407729 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833407729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_39f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_39f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_39f " "Found entity 1: add_sub_39f" {  } { { "db/add_sub_39f.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_39f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833407912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833407912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_39f Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_39f:auto_generated " "Elaborating entity \"add_sub_39f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_39f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833407949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833408103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833408103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833408103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833408103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833408103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833408103 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833408103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_25f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_25f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_25f " "Found entity 1: add_sub_25f" {  } { { "db/add_sub_25f.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_25f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833408290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833408290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_25f Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_25f:auto_generated " "Elaborating entity \"add_sub_25f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_25f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833408322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833408462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833408478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833408478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833408478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833408478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833408478 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833408478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_02n Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_02n\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "srt_block_int11" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 5475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833408712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_pke Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_pke\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altfp_div_csa29" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833408775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833408853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833408869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833408869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833408869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833408869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833408869 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833408869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_28f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_28f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_28f " "Found entity 1: add_sub_28f" {  } { { "db/add_sub_28f.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_28f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833409056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833409056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_28f Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_28f:auto_generated " "Elaborating entity \"add_sub_28f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_28f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833409072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833409228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833409244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833409244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833409244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833409244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833409244 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833409244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_04f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_04f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_04f " "Found entity 1: add_sub_04f" {  } { { "db/add_sub_04f.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_04f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833409384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833409384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_04f Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_04f:auto_generated " "Elaborating entity \"add_sub_04f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_04f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833409415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833409556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833409572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833409572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833409572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833409572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833409572 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833409572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_qle Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_qle\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "altfp_div_csa31" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833410341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833410574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833410589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833410589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833410589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833410589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833410589 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833410589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_15f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_15f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_15f " "Found entity 1: add_sub_15f" {  } { { "db/add_sub_15f.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_15f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833410761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833410761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_15f Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_15f:auto_generated " "Elaborating entity \"add_sub_15f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_15f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833410792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833410933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833410949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833410949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833410949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833410949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833410949 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833410949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborating entity \"lpm_mux\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "mux33" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833412107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833412118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833412118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833412118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833412118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833412118 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833412118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nlc " "Found entity 1: mux_nlc" {  } { { "db/mux_nlc.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/mux_nlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833412278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833412278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nlc Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_nlc:auto_generated " "Elaborating entity \"mux_nlc\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_nlc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833412325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_mab Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_mab\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "qds_block28" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833412434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "cmpr35" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833412544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833412559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833412559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833412559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833412559 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833412559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rag " "Found entity 1: cmpr_rag" {  } { { "db/cmpr_rag.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cmpr_rag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833412669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833412669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rag Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_rag:auto_generated " "Elaborating entity \"cmpr_rag\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_rag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833412700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborating entity \"lpm_mux\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "mux34" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833413344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833413360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Parameter \"lpm_size\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833413360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833413360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833413360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833413360 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833413360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5nc " "Found entity 1: mux_5nc" {  } { { "db/mux_5nc.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/mux_5nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833413519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833413519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5nc Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_5nc:auto_generated " "Elaborating entity \"mux_5nc\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_5nc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833413550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_84n Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_84n\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "srt_block_int12" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 5485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833413691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_ls9 Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_ls9\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "qds_block39" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833416151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_fum Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_fum\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "srt_block_int24" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 5605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833452056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborating entity \"lpm_mux\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "mux55" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833454449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833454465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833454465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833454465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833454465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833454465 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833454465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_plc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_plc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_plc " "Found entity 1: mux_plc" {  } { { "db/mux_plc.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/mux_plc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833454621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833454621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_plc Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_plc:auto_generated " "Elaborating entity \"mux_plc\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_plc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833454653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "add_sub10" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833455548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833455561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833455561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833455561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833455561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833455561 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833455561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkf " "Found entity 1: add_sub_fkf" {  } { { "db/add_sub_fkf.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/add_sub_fkf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833455733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833455733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fkf Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_fkf:auto_generated " "Elaborating entity \"add_sub_fkf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_fkf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833455764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "cmpr2" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833456112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833456112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833456112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833456112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833456112 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833456112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9g " "Found entity 1: cmpr_c9g" {  } { { "db/cmpr_c9g.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cmpr_c9g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833456253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833456253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c9g Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_c9g:auto_generated " "Elaborating entity \"cmpr_c9g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_c9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833456284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "cmpr3" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833456409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833456425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833456425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833456425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833456425 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833456425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9g " "Found entity 1: cmpr_b9g" {  } { { "db/cmpr_b9g.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cmpr_b9g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833456581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833456581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b9g Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_b9g:auto_generated " "Elaborating entity \"cmpr_b9g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_b9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833456612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "cmpr4" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833456722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833456722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833456722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833456722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833456722 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833456722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9g " "Found entity 1: cmpr_d9g" {  } { { "db/cmpr_d9g.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cmpr_d9g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833456862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833456862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d9g Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_d9g:auto_generated " "Elaborating entity \"cmpr_d9g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_d9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833456894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "cmpr5" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833457019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833457034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833457034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833457034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833457034 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833457034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_92g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_92g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_92g " "Found entity 1: cmpr_92g" {  } { { "db/cmpr_92g.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cmpr_92g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833457175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833457175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_92g Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_92g:auto_generated " "Elaborating entity \"cmpr_92g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_92g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833457206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "cmpr6" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833457347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833457362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833457362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833457362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833457362 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833457362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9g " "Found entity 1: cmpr_g9g" {  } { { "db/cmpr_g9g.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cmpr_g9g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833457503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833457503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g9g Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_g9g:auto_generated " "Elaborating entity \"cmpr_g9g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_g9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833457534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "cmpr7" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833457659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833457675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833457675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833457675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742833457675 ""}  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742833457675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e2g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e2g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e2g " "Found entity 1: cmpr_e2g" {  } { { "db/cmpr_e2g.tdf" "" { Text "C:/Users/jpaola/Documents/GitHub/ECE-322/Lab2/db/cmpr_e2g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742833457800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742833457800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e2g Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_e2g:auto_generated " "Elaborating entity \"cmpr_e2g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_e2g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742833457831 ""}
