
interrupts gpio 5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000091c  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000ae0  08000ae0  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000ae0  08000ae0  0000200c  2**0
                  CONTENTS
  4 .ARM          00000000  08000ae0  08000ae0  0000200c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000ae0  08000ae0  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000ae0  08000ae0  00001ae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000ae4  08000ae4  00001ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08000ae8  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08000af4  0000200c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08000af4  0000202c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002ed8  00000000  00000000  0000203c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000b5b  00000000  00000000  00004f14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000378  00000000  00000000  00005a70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000277  00000000  00000000  00005de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f921  00000000  00000000  0000605f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004061  00000000  00000000  00025980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c189c  00000000  00000000  000299e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eb27d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000bf0  00000000  00000000  000eb2c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  000ebeb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000ac8 	.word	0x08000ac8

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	08000ac8 	.word	0x08000ac8

08000204 <main>:
#define SWITCH_PORT  GPIOB

void SystemClock_Config(void);
void GPIO_Init(void);

int main(void) {
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
    HAL_Init();
 8000208:	f000 f914 	bl	8000434 <HAL_Init>

    GPIO_Init();
 800020c:	f000 f802 	bl	8000214 <GPIO_Init>

    while (1) {
 8000210:	bf00      	nop
 8000212:	e7fd      	b.n	8000210 <main+0xc>

08000214 <GPIO_Init>:
        // Main loop does nothing, everything is handled in interrupt
    }
}

void GPIO_Init(void) {
 8000214:	b580      	push	{r7, lr}
 8000216:	b088      	sub	sp, #32
 8000218:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE(); // Enable GPIOA clock
 800021a:	2300      	movs	r3, #0
 800021c:	60bb      	str	r3, [r7, #8]
 800021e:	4b25      	ldr	r3, [pc, #148]	@ (80002b4 <GPIO_Init+0xa0>)
 8000220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000222:	4a24      	ldr	r2, [pc, #144]	@ (80002b4 <GPIO_Init+0xa0>)
 8000224:	f043 0301 	orr.w	r3, r3, #1
 8000228:	6313      	str	r3, [r2, #48]	@ 0x30
 800022a:	4b22      	ldr	r3, [pc, #136]	@ (80002b4 <GPIO_Init+0xa0>)
 800022c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800022e:	f003 0301 	and.w	r3, r3, #1
 8000232:	60bb      	str	r3, [r7, #8]
 8000234:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE(); // Enable GPIOB clock
 8000236:	2300      	movs	r3, #0
 8000238:	607b      	str	r3, [r7, #4]
 800023a:	4b1e      	ldr	r3, [pc, #120]	@ (80002b4 <GPIO_Init+0xa0>)
 800023c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800023e:	4a1d      	ldr	r2, [pc, #116]	@ (80002b4 <GPIO_Init+0xa0>)
 8000240:	f043 0302 	orr.w	r3, r3, #2
 8000244:	6313      	str	r3, [r2, #48]	@ 0x30
 8000246:	4b1b      	ldr	r3, [pc, #108]	@ (80002b4 <GPIO_Init+0xa0>)
 8000248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800024a:	f003 0302 	and.w	r3, r3, #2
 800024e:	607b      	str	r3, [r7, #4]
 8000250:	687b      	ldr	r3, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000252:	f107 030c 	add.w	r3, r7, #12
 8000256:	2200      	movs	r2, #0
 8000258:	601a      	str	r2, [r3, #0]
 800025a:	605a      	str	r2, [r3, #4]
 800025c:	609a      	str	r2, [r3, #8]
 800025e:	60da      	str	r2, [r3, #12]
 8000260:	611a      	str	r2, [r3, #16]

    // Configure PA7 as Output (LED)
    GPIO_InitStruct.Pin = LED_PIN;
 8000262:	2380      	movs	r3, #128	@ 0x80
 8000264:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000266:	2301      	movs	r3, #1
 8000268:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800026a:	2300      	movs	r3, #0
 800026c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800026e:	2300      	movs	r3, #0
 8000270:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LED_PORT, &GPIO_InitStruct);
 8000272:	f107 030c 	add.w	r3, r7, #12
 8000276:	4619      	mov	r1, r3
 8000278:	480f      	ldr	r0, [pc, #60]	@ (80002b8 <GPIO_Init+0xa4>)
 800027a:	f000 fa53 	bl	8000724 <HAL_GPIO_Init>

    // Configure PB8 and PB9 as Input (Switches) with Interrupt
    GPIO_InitStruct.Pin = SWITCH1_PIN | SWITCH2_PIN;
 800027e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000282:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; // Falling edge trigger
 8000284:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000288:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP; // Enable pull-up resistor
 800028a:	2301      	movs	r3, #1
 800028c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(SWITCH_PORT, &GPIO_InitStruct);
 800028e:	f107 030c 	add.w	r3, r7, #12
 8000292:	4619      	mov	r1, r3
 8000294:	4809      	ldr	r0, [pc, #36]	@ (80002bc <GPIO_Init+0xa8>)
 8000296:	f000 fa45 	bl	8000724 <HAL_GPIO_Init>

    // Enable EXTI Interrupts for PB8 and PB9
    HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 800029a:	2200      	movs	r2, #0
 800029c:	2102      	movs	r1, #2
 800029e:	2017      	movs	r0, #23
 80002a0:	f000 fa09 	bl	80006b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80002a4:	2017      	movs	r0, #23
 80002a6:	f000 fa22 	bl	80006ee <HAL_NVIC_EnableIRQ>
}
 80002aa:	bf00      	nop
 80002ac:	3720      	adds	r7, #32
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}
 80002b2:	bf00      	nop
 80002b4:	40023800 	.word	0x40023800
 80002b8:	40020000 	.word	0x40020000
 80002bc:	40020400 	.word	0x40020400

080002c0 <EXTI9_5_IRQHandler>:

// Interrupt Handler for PB8 (Switch1) and PB9 (Switch2)
void EXTI9_5_IRQHandler(void) {
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
    if (__HAL_GPIO_EXTI_GET_IT(SWITCH1_PIN) != RESET) {  // PB8 Pressed
 80002c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000304 <EXTI9_5_IRQHandler+0x44>)
 80002c6:	695b      	ldr	r3, [r3, #20]
 80002c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d008      	beq.n	80002e2 <EXTI9_5_IRQHandler+0x22>
        __HAL_GPIO_EXTI_CLEAR_IT(SWITCH1_PIN);
 80002d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000304 <EXTI9_5_IRQHandler+0x44>)
 80002d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80002d6:	615a      	str	r2, [r3, #20]
        HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_SET); // LED ON
 80002d8:	2201      	movs	r2, #1
 80002da:	2180      	movs	r1, #128	@ 0x80
 80002dc:	480a      	ldr	r0, [pc, #40]	@ (8000308 <EXTI9_5_IRQHandler+0x48>)
 80002de:	f000 fbb5 	bl	8000a4c <HAL_GPIO_WritePin>
    }

    if (__HAL_GPIO_EXTI_GET_IT(SWITCH2_PIN) != RESET) {  // PB9 Pressed
 80002e2:	4b08      	ldr	r3, [pc, #32]	@ (8000304 <EXTI9_5_IRQHandler+0x44>)
 80002e4:	695b      	ldr	r3, [r3, #20]
 80002e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d008      	beq.n	8000300 <EXTI9_5_IRQHandler+0x40>
        __HAL_GPIO_EXTI_CLEAR_IT(SWITCH2_PIN);
 80002ee:	4b05      	ldr	r3, [pc, #20]	@ (8000304 <EXTI9_5_IRQHandler+0x44>)
 80002f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80002f4:	615a      	str	r2, [r3, #20]
        HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET); // LED OFF
 80002f6:	2200      	movs	r2, #0
 80002f8:	2180      	movs	r1, #128	@ 0x80
 80002fa:	4803      	ldr	r0, [pc, #12]	@ (8000308 <EXTI9_5_IRQHandler+0x48>)
 80002fc:	f000 fba6 	bl	8000a4c <HAL_GPIO_WritePin>
    }
}
 8000300:	bf00      	nop
 8000302:	bd80      	pop	{r7, pc}
 8000304:	40013c00 	.word	0x40013c00
 8000308:	40020000 	.word	0x40020000

0800030c <SysTick_Handler>:

void SysTick_Handler(void) {
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000310:	f000 f8e2 	bl	80004d8 <HAL_IncTick>
}
 8000314:	bf00      	nop
 8000316:	bd80      	pop	{r7, pc}

08000318 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b082      	sub	sp, #8
 800031c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800031e:	2300      	movs	r3, #0
 8000320:	607b      	str	r3, [r7, #4]
 8000322:	4b10      	ldr	r3, [pc, #64]	@ (8000364 <HAL_MspInit+0x4c>)
 8000324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000326:	4a0f      	ldr	r2, [pc, #60]	@ (8000364 <HAL_MspInit+0x4c>)
 8000328:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800032c:	6453      	str	r3, [r2, #68]	@ 0x44
 800032e:	4b0d      	ldr	r3, [pc, #52]	@ (8000364 <HAL_MspInit+0x4c>)
 8000330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000332:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000336:	607b      	str	r3, [r7, #4]
 8000338:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800033a:	2300      	movs	r3, #0
 800033c:	603b      	str	r3, [r7, #0]
 800033e:	4b09      	ldr	r3, [pc, #36]	@ (8000364 <HAL_MspInit+0x4c>)
 8000340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000342:	4a08      	ldr	r2, [pc, #32]	@ (8000364 <HAL_MspInit+0x4c>)
 8000344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000348:	6413      	str	r3, [r2, #64]	@ 0x40
 800034a:	4b06      	ldr	r3, [pc, #24]	@ (8000364 <HAL_MspInit+0x4c>)
 800034c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800034e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000352:	603b      	str	r3, [r7, #0]
 8000354:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000356:	2007      	movs	r0, #7
 8000358:	f000 f9a2 	bl	80006a0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800035c:	bf00      	nop
 800035e:	3708      	adds	r7, #8
 8000360:	46bd      	mov	sp, r7
 8000362:	bd80      	pop	{r7, pc}
 8000364:	40023800 	.word	0x40023800

08000368 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800036c:	bf00      	nop
 800036e:	e7fd      	b.n	800036c <NMI_Handler+0x4>

08000370 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000374:	bf00      	nop
 8000376:	e7fd      	b.n	8000374 <HardFault_Handler+0x4>

08000378 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800037c:	bf00      	nop
 800037e:	e7fd      	b.n	800037c <MemManage_Handler+0x4>

08000380 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000384:	bf00      	nop
 8000386:	e7fd      	b.n	8000384 <BusFault_Handler+0x4>

08000388 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800038c:	bf00      	nop
 800038e:	e7fd      	b.n	800038c <UsageFault_Handler+0x4>

08000390 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000394:	bf00      	nop
 8000396:	46bd      	mov	sp, r7
 8000398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039c:	4770      	bx	lr

0800039e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800039e:	b480      	push	{r7}
 80003a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003a2:	bf00      	nop
 80003a4:	46bd      	mov	sp, r7
 80003a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003aa:	4770      	bx	lr

080003ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003b0:	bf00      	nop
 80003b2:	46bd      	mov	sp, r7
 80003b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b8:	4770      	bx	lr
	...

080003bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003c0:	4b06      	ldr	r3, [pc, #24]	@ (80003dc <SystemInit+0x20>)
 80003c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003c6:	4a05      	ldr	r2, [pc, #20]	@ (80003dc <SystemInit+0x20>)
 80003c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	e000ed00 	.word	0xe000ed00

080003e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80003e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000418 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80003e4:	f7ff ffea 	bl	80003bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80003e8:	480c      	ldr	r0, [pc, #48]	@ (800041c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80003ea:	490d      	ldr	r1, [pc, #52]	@ (8000420 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80003ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000424 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80003ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003f0:	e002      	b.n	80003f8 <LoopCopyDataInit>

080003f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003f6:	3304      	adds	r3, #4

080003f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003fc:	d3f9      	bcc.n	80003f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000428 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000400:	4c0a      	ldr	r4, [pc, #40]	@ (800042c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000404:	e001      	b.n	800040a <LoopFillZerobss>

08000406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000408:	3204      	adds	r2, #4

0800040a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800040a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800040c:	d3fb      	bcc.n	8000406 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800040e:	f000 fb37 	bl	8000a80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000412:	f7ff fef7 	bl	8000204 <main>
  bx  lr    
 8000416:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000418:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800041c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000420:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000424:	08000ae8 	.word	0x08000ae8
  ldr r2, =_sbss
 8000428:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800042c:	2000002c 	.word	0x2000002c

08000430 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000430:	e7fe      	b.n	8000430 <ADC_IRQHandler>
	...

08000434 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000438:	4b0e      	ldr	r3, [pc, #56]	@ (8000474 <HAL_Init+0x40>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a0d      	ldr	r2, [pc, #52]	@ (8000474 <HAL_Init+0x40>)
 800043e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000442:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000444:	4b0b      	ldr	r3, [pc, #44]	@ (8000474 <HAL_Init+0x40>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4a0a      	ldr	r2, [pc, #40]	@ (8000474 <HAL_Init+0x40>)
 800044a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800044e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000450:	4b08      	ldr	r3, [pc, #32]	@ (8000474 <HAL_Init+0x40>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4a07      	ldr	r2, [pc, #28]	@ (8000474 <HAL_Init+0x40>)
 8000456:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800045a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800045c:	2003      	movs	r0, #3
 800045e:	f000 f91f 	bl	80006a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000462:	2000      	movs	r0, #0
 8000464:	f000 f808 	bl	8000478 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000468:	f7ff ff56 	bl	8000318 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800046c:	2300      	movs	r3, #0
}
 800046e:	4618      	mov	r0, r3
 8000470:	bd80      	pop	{r7, pc}
 8000472:	bf00      	nop
 8000474:	40023c00 	.word	0x40023c00

08000478 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b082      	sub	sp, #8
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000480:	4b12      	ldr	r3, [pc, #72]	@ (80004cc <HAL_InitTick+0x54>)
 8000482:	681a      	ldr	r2, [r3, #0]
 8000484:	4b12      	ldr	r3, [pc, #72]	@ (80004d0 <HAL_InitTick+0x58>)
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	4619      	mov	r1, r3
 800048a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800048e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000492:	fbb2 f3f3 	udiv	r3, r2, r3
 8000496:	4618      	mov	r0, r3
 8000498:	f000 f937 	bl	800070a <HAL_SYSTICK_Config>
 800049c:	4603      	mov	r3, r0
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d001      	beq.n	80004a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004a2:	2301      	movs	r3, #1
 80004a4:	e00e      	b.n	80004c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	2b0f      	cmp	r3, #15
 80004aa:	d80a      	bhi.n	80004c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004ac:	2200      	movs	r2, #0
 80004ae:	6879      	ldr	r1, [r7, #4]
 80004b0:	f04f 30ff 	mov.w	r0, #4294967295
 80004b4:	f000 f8ff 	bl	80006b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004b8:	4a06      	ldr	r2, [pc, #24]	@ (80004d4 <HAL_InitTick+0x5c>)
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80004be:	2300      	movs	r3, #0
 80004c0:	e000      	b.n	80004c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80004c2:	2301      	movs	r3, #1
}
 80004c4:	4618      	mov	r0, r3
 80004c6:	3708      	adds	r7, #8
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	20000000 	.word	0x20000000
 80004d0:	20000008 	.word	0x20000008
 80004d4:	20000004 	.word	0x20000004

080004d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004dc:	4b06      	ldr	r3, [pc, #24]	@ (80004f8 <HAL_IncTick+0x20>)
 80004de:	781b      	ldrb	r3, [r3, #0]
 80004e0:	461a      	mov	r2, r3
 80004e2:	4b06      	ldr	r3, [pc, #24]	@ (80004fc <HAL_IncTick+0x24>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	4413      	add	r3, r2
 80004e8:	4a04      	ldr	r2, [pc, #16]	@ (80004fc <HAL_IncTick+0x24>)
 80004ea:	6013      	str	r3, [r2, #0]
}
 80004ec:	bf00      	nop
 80004ee:	46bd      	mov	sp, r7
 80004f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop
 80004f8:	20000008 	.word	0x20000008
 80004fc:	20000028 	.word	0x20000028

08000500 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000500:	b480      	push	{r7}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	f003 0307 	and.w	r3, r3, #7
 800050e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000510:	4b0c      	ldr	r3, [pc, #48]	@ (8000544 <__NVIC_SetPriorityGrouping+0x44>)
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000516:	68ba      	ldr	r2, [r7, #8]
 8000518:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800051c:	4013      	ands	r3, r2
 800051e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000520:	68fb      	ldr	r3, [r7, #12]
 8000522:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000524:	68bb      	ldr	r3, [r7, #8]
 8000526:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000528:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800052c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000530:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000532:	4a04      	ldr	r2, [pc, #16]	@ (8000544 <__NVIC_SetPriorityGrouping+0x44>)
 8000534:	68bb      	ldr	r3, [r7, #8]
 8000536:	60d3      	str	r3, [r2, #12]
}
 8000538:	bf00      	nop
 800053a:	3714      	adds	r7, #20
 800053c:	46bd      	mov	sp, r7
 800053e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000542:	4770      	bx	lr
 8000544:	e000ed00 	.word	0xe000ed00

08000548 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800054c:	4b04      	ldr	r3, [pc, #16]	@ (8000560 <__NVIC_GetPriorityGrouping+0x18>)
 800054e:	68db      	ldr	r3, [r3, #12]
 8000550:	0a1b      	lsrs	r3, r3, #8
 8000552:	f003 0307 	and.w	r3, r3, #7
}
 8000556:	4618      	mov	r0, r3
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr
 8000560:	e000ed00 	.word	0xe000ed00

08000564 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000564:	b480      	push	{r7}
 8000566:	b083      	sub	sp, #12
 8000568:	af00      	add	r7, sp, #0
 800056a:	4603      	mov	r3, r0
 800056c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800056e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000572:	2b00      	cmp	r3, #0
 8000574:	db0b      	blt.n	800058e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000576:	79fb      	ldrb	r3, [r7, #7]
 8000578:	f003 021f 	and.w	r2, r3, #31
 800057c:	4907      	ldr	r1, [pc, #28]	@ (800059c <__NVIC_EnableIRQ+0x38>)
 800057e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000582:	095b      	lsrs	r3, r3, #5
 8000584:	2001      	movs	r0, #1
 8000586:	fa00 f202 	lsl.w	r2, r0, r2
 800058a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800058e:	bf00      	nop
 8000590:	370c      	adds	r7, #12
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	e000e100 	.word	0xe000e100

080005a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	4603      	mov	r3, r0
 80005a8:	6039      	str	r1, [r7, #0]
 80005aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	db0a      	blt.n	80005ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b4:	683b      	ldr	r3, [r7, #0]
 80005b6:	b2da      	uxtb	r2, r3
 80005b8:	490c      	ldr	r1, [pc, #48]	@ (80005ec <__NVIC_SetPriority+0x4c>)
 80005ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005be:	0112      	lsls	r2, r2, #4
 80005c0:	b2d2      	uxtb	r2, r2
 80005c2:	440b      	add	r3, r1
 80005c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005c8:	e00a      	b.n	80005e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	b2da      	uxtb	r2, r3
 80005ce:	4908      	ldr	r1, [pc, #32]	@ (80005f0 <__NVIC_SetPriority+0x50>)
 80005d0:	79fb      	ldrb	r3, [r7, #7]
 80005d2:	f003 030f 	and.w	r3, r3, #15
 80005d6:	3b04      	subs	r3, #4
 80005d8:	0112      	lsls	r2, r2, #4
 80005da:	b2d2      	uxtb	r2, r2
 80005dc:	440b      	add	r3, r1
 80005de:	761a      	strb	r2, [r3, #24]
}
 80005e0:	bf00      	nop
 80005e2:	370c      	adds	r7, #12
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr
 80005ec:	e000e100 	.word	0xe000e100
 80005f0:	e000ed00 	.word	0xe000ed00

080005f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b089      	sub	sp, #36	@ 0x24
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	60f8      	str	r0, [r7, #12]
 80005fc:	60b9      	str	r1, [r7, #8]
 80005fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	f003 0307 	and.w	r3, r3, #7
 8000606:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000608:	69fb      	ldr	r3, [r7, #28]
 800060a:	f1c3 0307 	rsb	r3, r3, #7
 800060e:	2b04      	cmp	r3, #4
 8000610:	bf28      	it	cs
 8000612:	2304      	movcs	r3, #4
 8000614:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000616:	69fb      	ldr	r3, [r7, #28]
 8000618:	3304      	adds	r3, #4
 800061a:	2b06      	cmp	r3, #6
 800061c:	d902      	bls.n	8000624 <NVIC_EncodePriority+0x30>
 800061e:	69fb      	ldr	r3, [r7, #28]
 8000620:	3b03      	subs	r3, #3
 8000622:	e000      	b.n	8000626 <NVIC_EncodePriority+0x32>
 8000624:	2300      	movs	r3, #0
 8000626:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000628:	f04f 32ff 	mov.w	r2, #4294967295
 800062c:	69bb      	ldr	r3, [r7, #24]
 800062e:	fa02 f303 	lsl.w	r3, r2, r3
 8000632:	43da      	mvns	r2, r3
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	401a      	ands	r2, r3
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800063c:	f04f 31ff 	mov.w	r1, #4294967295
 8000640:	697b      	ldr	r3, [r7, #20]
 8000642:	fa01 f303 	lsl.w	r3, r1, r3
 8000646:	43d9      	mvns	r1, r3
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800064c:	4313      	orrs	r3, r2
         );
}
 800064e:	4618      	mov	r0, r3
 8000650:	3724      	adds	r7, #36	@ 0x24
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
	...

0800065c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	3b01      	subs	r3, #1
 8000668:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800066c:	d301      	bcc.n	8000672 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800066e:	2301      	movs	r3, #1
 8000670:	e00f      	b.n	8000692 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000672:	4a0a      	ldr	r2, [pc, #40]	@ (800069c <SysTick_Config+0x40>)
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	3b01      	subs	r3, #1
 8000678:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800067a:	210f      	movs	r1, #15
 800067c:	f04f 30ff 	mov.w	r0, #4294967295
 8000680:	f7ff ff8e 	bl	80005a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000684:	4b05      	ldr	r3, [pc, #20]	@ (800069c <SysTick_Config+0x40>)
 8000686:	2200      	movs	r2, #0
 8000688:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800068a:	4b04      	ldr	r3, [pc, #16]	@ (800069c <SysTick_Config+0x40>)
 800068c:	2207      	movs	r2, #7
 800068e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000690:	2300      	movs	r3, #0
}
 8000692:	4618      	mov	r0, r3
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	e000e010 	.word	0xe000e010

080006a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006a8:	6878      	ldr	r0, [r7, #4]
 80006aa:	f7ff ff29 	bl	8000500 <__NVIC_SetPriorityGrouping>
}
 80006ae:	bf00      	nop
 80006b0:	3708      	adds	r7, #8
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}

080006b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006b6:	b580      	push	{r7, lr}
 80006b8:	b086      	sub	sp, #24
 80006ba:	af00      	add	r7, sp, #0
 80006bc:	4603      	mov	r3, r0
 80006be:	60b9      	str	r1, [r7, #8]
 80006c0:	607a      	str	r2, [r7, #4]
 80006c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006c4:	2300      	movs	r3, #0
 80006c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006c8:	f7ff ff3e 	bl	8000548 <__NVIC_GetPriorityGrouping>
 80006cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006ce:	687a      	ldr	r2, [r7, #4]
 80006d0:	68b9      	ldr	r1, [r7, #8]
 80006d2:	6978      	ldr	r0, [r7, #20]
 80006d4:	f7ff ff8e 	bl	80005f4 <NVIC_EncodePriority>
 80006d8:	4602      	mov	r2, r0
 80006da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006de:	4611      	mov	r1, r2
 80006e0:	4618      	mov	r0, r3
 80006e2:	f7ff ff5d 	bl	80005a0 <__NVIC_SetPriority>
}
 80006e6:	bf00      	nop
 80006e8:	3718      	adds	r7, #24
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}

080006ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006ee:	b580      	push	{r7, lr}
 80006f0:	b082      	sub	sp, #8
 80006f2:	af00      	add	r7, sp, #0
 80006f4:	4603      	mov	r3, r0
 80006f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80006f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006fc:	4618      	mov	r0, r3
 80006fe:	f7ff ff31 	bl	8000564 <__NVIC_EnableIRQ>
}
 8000702:	bf00      	nop
 8000704:	3708      	adds	r7, #8
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}

0800070a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800070a:	b580      	push	{r7, lr}
 800070c:	b082      	sub	sp, #8
 800070e:	af00      	add	r7, sp, #0
 8000710:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000712:	6878      	ldr	r0, [r7, #4]
 8000714:	f7ff ffa2 	bl	800065c <SysTick_Config>
 8000718:	4603      	mov	r3, r0
}
 800071a:	4618      	mov	r0, r3
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
	...

08000724 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000724:	b480      	push	{r7}
 8000726:	b089      	sub	sp, #36	@ 0x24
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
 800072c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800072e:	2300      	movs	r3, #0
 8000730:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000732:	2300      	movs	r3, #0
 8000734:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000736:	2300      	movs	r3, #0
 8000738:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800073a:	2300      	movs	r3, #0
 800073c:	61fb      	str	r3, [r7, #28]
 800073e:	e165      	b.n	8000a0c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000740:	2201      	movs	r2, #1
 8000742:	69fb      	ldr	r3, [r7, #28]
 8000744:	fa02 f303 	lsl.w	r3, r2, r3
 8000748:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	697a      	ldr	r2, [r7, #20]
 8000750:	4013      	ands	r3, r2
 8000752:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000754:	693a      	ldr	r2, [r7, #16]
 8000756:	697b      	ldr	r3, [r7, #20]
 8000758:	429a      	cmp	r2, r3
 800075a:	f040 8154 	bne.w	8000a06 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	685b      	ldr	r3, [r3, #4]
 8000762:	f003 0303 	and.w	r3, r3, #3
 8000766:	2b01      	cmp	r3, #1
 8000768:	d005      	beq.n	8000776 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	685b      	ldr	r3, [r3, #4]
 800076e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000772:	2b02      	cmp	r3, #2
 8000774:	d130      	bne.n	80007d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	689b      	ldr	r3, [r3, #8]
 800077a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800077c:	69fb      	ldr	r3, [r7, #28]
 800077e:	005b      	lsls	r3, r3, #1
 8000780:	2203      	movs	r2, #3
 8000782:	fa02 f303 	lsl.w	r3, r2, r3
 8000786:	43db      	mvns	r3, r3
 8000788:	69ba      	ldr	r2, [r7, #24]
 800078a:	4013      	ands	r3, r2
 800078c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	68da      	ldr	r2, [r3, #12]
 8000792:	69fb      	ldr	r3, [r7, #28]
 8000794:	005b      	lsls	r3, r3, #1
 8000796:	fa02 f303 	lsl.w	r3, r2, r3
 800079a:	69ba      	ldr	r2, [r7, #24]
 800079c:	4313      	orrs	r3, r2
 800079e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	69ba      	ldr	r2, [r7, #24]
 80007a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007ac:	2201      	movs	r2, #1
 80007ae:	69fb      	ldr	r3, [r7, #28]
 80007b0:	fa02 f303 	lsl.w	r3, r2, r3
 80007b4:	43db      	mvns	r3, r3
 80007b6:	69ba      	ldr	r2, [r7, #24]
 80007b8:	4013      	ands	r3, r2
 80007ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	685b      	ldr	r3, [r3, #4]
 80007c0:	091b      	lsrs	r3, r3, #4
 80007c2:	f003 0201 	and.w	r2, r3, #1
 80007c6:	69fb      	ldr	r3, [r7, #28]
 80007c8:	fa02 f303 	lsl.w	r3, r2, r3
 80007cc:	69ba      	ldr	r2, [r7, #24]
 80007ce:	4313      	orrs	r3, r2
 80007d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	69ba      	ldr	r2, [r7, #24]
 80007d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	f003 0303 	and.w	r3, r3, #3
 80007e0:	2b03      	cmp	r3, #3
 80007e2:	d017      	beq.n	8000814 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	68db      	ldr	r3, [r3, #12]
 80007e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80007ea:	69fb      	ldr	r3, [r7, #28]
 80007ec:	005b      	lsls	r3, r3, #1
 80007ee:	2203      	movs	r2, #3
 80007f0:	fa02 f303 	lsl.w	r3, r2, r3
 80007f4:	43db      	mvns	r3, r3
 80007f6:	69ba      	ldr	r2, [r7, #24]
 80007f8:	4013      	ands	r3, r2
 80007fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	689a      	ldr	r2, [r3, #8]
 8000800:	69fb      	ldr	r3, [r7, #28]
 8000802:	005b      	lsls	r3, r3, #1
 8000804:	fa02 f303 	lsl.w	r3, r2, r3
 8000808:	69ba      	ldr	r2, [r7, #24]
 800080a:	4313      	orrs	r3, r2
 800080c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	69ba      	ldr	r2, [r7, #24]
 8000812:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	685b      	ldr	r3, [r3, #4]
 8000818:	f003 0303 	and.w	r3, r3, #3
 800081c:	2b02      	cmp	r3, #2
 800081e:	d123      	bne.n	8000868 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000820:	69fb      	ldr	r3, [r7, #28]
 8000822:	08da      	lsrs	r2, r3, #3
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	3208      	adds	r2, #8
 8000828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800082c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800082e:	69fb      	ldr	r3, [r7, #28]
 8000830:	f003 0307 	and.w	r3, r3, #7
 8000834:	009b      	lsls	r3, r3, #2
 8000836:	220f      	movs	r2, #15
 8000838:	fa02 f303 	lsl.w	r3, r2, r3
 800083c:	43db      	mvns	r3, r3
 800083e:	69ba      	ldr	r2, [r7, #24]
 8000840:	4013      	ands	r3, r2
 8000842:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	691a      	ldr	r2, [r3, #16]
 8000848:	69fb      	ldr	r3, [r7, #28]
 800084a:	f003 0307 	and.w	r3, r3, #7
 800084e:	009b      	lsls	r3, r3, #2
 8000850:	fa02 f303 	lsl.w	r3, r2, r3
 8000854:	69ba      	ldr	r2, [r7, #24]
 8000856:	4313      	orrs	r3, r2
 8000858:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800085a:	69fb      	ldr	r3, [r7, #28]
 800085c:	08da      	lsrs	r2, r3, #3
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	3208      	adds	r2, #8
 8000862:	69b9      	ldr	r1, [r7, #24]
 8000864:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800086e:	69fb      	ldr	r3, [r7, #28]
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	2203      	movs	r2, #3
 8000874:	fa02 f303 	lsl.w	r3, r2, r3
 8000878:	43db      	mvns	r3, r3
 800087a:	69ba      	ldr	r2, [r7, #24]
 800087c:	4013      	ands	r3, r2
 800087e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	f003 0203 	and.w	r2, r3, #3
 8000888:	69fb      	ldr	r3, [r7, #28]
 800088a:	005b      	lsls	r3, r3, #1
 800088c:	fa02 f303 	lsl.w	r3, r2, r3
 8000890:	69ba      	ldr	r2, [r7, #24]
 8000892:	4313      	orrs	r3, r2
 8000894:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	69ba      	ldr	r2, [r7, #24]
 800089a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	685b      	ldr	r3, [r3, #4]
 80008a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	f000 80ae 	beq.w	8000a06 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	60fb      	str	r3, [r7, #12]
 80008ae:	4b5d      	ldr	r3, [pc, #372]	@ (8000a24 <HAL_GPIO_Init+0x300>)
 80008b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008b2:	4a5c      	ldr	r2, [pc, #368]	@ (8000a24 <HAL_GPIO_Init+0x300>)
 80008b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80008ba:	4b5a      	ldr	r3, [pc, #360]	@ (8000a24 <HAL_GPIO_Init+0x300>)
 80008bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008c2:	60fb      	str	r3, [r7, #12]
 80008c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80008c6:	4a58      	ldr	r2, [pc, #352]	@ (8000a28 <HAL_GPIO_Init+0x304>)
 80008c8:	69fb      	ldr	r3, [r7, #28]
 80008ca:	089b      	lsrs	r3, r3, #2
 80008cc:	3302      	adds	r3, #2
 80008ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80008d4:	69fb      	ldr	r3, [r7, #28]
 80008d6:	f003 0303 	and.w	r3, r3, #3
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	220f      	movs	r2, #15
 80008de:	fa02 f303 	lsl.w	r3, r2, r3
 80008e2:	43db      	mvns	r3, r3
 80008e4:	69ba      	ldr	r2, [r7, #24]
 80008e6:	4013      	ands	r3, r2
 80008e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4a4f      	ldr	r2, [pc, #316]	@ (8000a2c <HAL_GPIO_Init+0x308>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d025      	beq.n	800093e <HAL_GPIO_Init+0x21a>
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	4a4e      	ldr	r2, [pc, #312]	@ (8000a30 <HAL_GPIO_Init+0x30c>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d01f      	beq.n	800093a <HAL_GPIO_Init+0x216>
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	4a4d      	ldr	r2, [pc, #308]	@ (8000a34 <HAL_GPIO_Init+0x310>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d019      	beq.n	8000936 <HAL_GPIO_Init+0x212>
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	4a4c      	ldr	r2, [pc, #304]	@ (8000a38 <HAL_GPIO_Init+0x314>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d013      	beq.n	8000932 <HAL_GPIO_Init+0x20e>
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	4a4b      	ldr	r2, [pc, #300]	@ (8000a3c <HAL_GPIO_Init+0x318>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d00d      	beq.n	800092e <HAL_GPIO_Init+0x20a>
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	4a4a      	ldr	r2, [pc, #296]	@ (8000a40 <HAL_GPIO_Init+0x31c>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d007      	beq.n	800092a <HAL_GPIO_Init+0x206>
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	4a49      	ldr	r2, [pc, #292]	@ (8000a44 <HAL_GPIO_Init+0x320>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d101      	bne.n	8000926 <HAL_GPIO_Init+0x202>
 8000922:	2306      	movs	r3, #6
 8000924:	e00c      	b.n	8000940 <HAL_GPIO_Init+0x21c>
 8000926:	2307      	movs	r3, #7
 8000928:	e00a      	b.n	8000940 <HAL_GPIO_Init+0x21c>
 800092a:	2305      	movs	r3, #5
 800092c:	e008      	b.n	8000940 <HAL_GPIO_Init+0x21c>
 800092e:	2304      	movs	r3, #4
 8000930:	e006      	b.n	8000940 <HAL_GPIO_Init+0x21c>
 8000932:	2303      	movs	r3, #3
 8000934:	e004      	b.n	8000940 <HAL_GPIO_Init+0x21c>
 8000936:	2302      	movs	r3, #2
 8000938:	e002      	b.n	8000940 <HAL_GPIO_Init+0x21c>
 800093a:	2301      	movs	r3, #1
 800093c:	e000      	b.n	8000940 <HAL_GPIO_Init+0x21c>
 800093e:	2300      	movs	r3, #0
 8000940:	69fa      	ldr	r2, [r7, #28]
 8000942:	f002 0203 	and.w	r2, r2, #3
 8000946:	0092      	lsls	r2, r2, #2
 8000948:	4093      	lsls	r3, r2
 800094a:	69ba      	ldr	r2, [r7, #24]
 800094c:	4313      	orrs	r3, r2
 800094e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000950:	4935      	ldr	r1, [pc, #212]	@ (8000a28 <HAL_GPIO_Init+0x304>)
 8000952:	69fb      	ldr	r3, [r7, #28]
 8000954:	089b      	lsrs	r3, r3, #2
 8000956:	3302      	adds	r3, #2
 8000958:	69ba      	ldr	r2, [r7, #24]
 800095a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800095e:	4b3a      	ldr	r3, [pc, #232]	@ (8000a48 <HAL_GPIO_Init+0x324>)
 8000960:	689b      	ldr	r3, [r3, #8]
 8000962:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000964:	693b      	ldr	r3, [r7, #16]
 8000966:	43db      	mvns	r3, r3
 8000968:	69ba      	ldr	r2, [r7, #24]
 800096a:	4013      	ands	r3, r2
 800096c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	685b      	ldr	r3, [r3, #4]
 8000972:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000976:	2b00      	cmp	r3, #0
 8000978:	d003      	beq.n	8000982 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800097a:	69ba      	ldr	r2, [r7, #24]
 800097c:	693b      	ldr	r3, [r7, #16]
 800097e:	4313      	orrs	r3, r2
 8000980:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000982:	4a31      	ldr	r2, [pc, #196]	@ (8000a48 <HAL_GPIO_Init+0x324>)
 8000984:	69bb      	ldr	r3, [r7, #24]
 8000986:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000988:	4b2f      	ldr	r3, [pc, #188]	@ (8000a48 <HAL_GPIO_Init+0x324>)
 800098a:	68db      	ldr	r3, [r3, #12]
 800098c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800098e:	693b      	ldr	r3, [r7, #16]
 8000990:	43db      	mvns	r3, r3
 8000992:	69ba      	ldr	r2, [r7, #24]
 8000994:	4013      	ands	r3, r2
 8000996:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	685b      	ldr	r3, [r3, #4]
 800099c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d003      	beq.n	80009ac <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80009a4:	69ba      	ldr	r2, [r7, #24]
 80009a6:	693b      	ldr	r3, [r7, #16]
 80009a8:	4313      	orrs	r3, r2
 80009aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80009ac:	4a26      	ldr	r2, [pc, #152]	@ (8000a48 <HAL_GPIO_Init+0x324>)
 80009ae:	69bb      	ldr	r3, [r7, #24]
 80009b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80009b2:	4b25      	ldr	r3, [pc, #148]	@ (8000a48 <HAL_GPIO_Init+0x324>)
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80009b8:	693b      	ldr	r3, [r7, #16]
 80009ba:	43db      	mvns	r3, r3
 80009bc:	69ba      	ldr	r2, [r7, #24]
 80009be:	4013      	ands	r3, r2
 80009c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	685b      	ldr	r3, [r3, #4]
 80009c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d003      	beq.n	80009d6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80009ce:	69ba      	ldr	r2, [r7, #24]
 80009d0:	693b      	ldr	r3, [r7, #16]
 80009d2:	4313      	orrs	r3, r2
 80009d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80009d6:	4a1c      	ldr	r2, [pc, #112]	@ (8000a48 <HAL_GPIO_Init+0x324>)
 80009d8:	69bb      	ldr	r3, [r7, #24]
 80009da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80009dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000a48 <HAL_GPIO_Init+0x324>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80009e2:	693b      	ldr	r3, [r7, #16]
 80009e4:	43db      	mvns	r3, r3
 80009e6:	69ba      	ldr	r2, [r7, #24]
 80009e8:	4013      	ands	r3, r2
 80009ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d003      	beq.n	8000a00 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80009f8:	69ba      	ldr	r2, [r7, #24]
 80009fa:	693b      	ldr	r3, [r7, #16]
 80009fc:	4313      	orrs	r3, r2
 80009fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000a00:	4a11      	ldr	r2, [pc, #68]	@ (8000a48 <HAL_GPIO_Init+0x324>)
 8000a02:	69bb      	ldr	r3, [r7, #24]
 8000a04:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a06:	69fb      	ldr	r3, [r7, #28]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	61fb      	str	r3, [r7, #28]
 8000a0c:	69fb      	ldr	r3, [r7, #28]
 8000a0e:	2b0f      	cmp	r3, #15
 8000a10:	f67f ae96 	bls.w	8000740 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000a14:	bf00      	nop
 8000a16:	bf00      	nop
 8000a18:	3724      	adds	r7, #36	@ 0x24
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	40023800 	.word	0x40023800
 8000a28:	40013800 	.word	0x40013800
 8000a2c:	40020000 	.word	0x40020000
 8000a30:	40020400 	.word	0x40020400
 8000a34:	40020800 	.word	0x40020800
 8000a38:	40020c00 	.word	0x40020c00
 8000a3c:	40021000 	.word	0x40021000
 8000a40:	40021400 	.word	0x40021400
 8000a44:	40021800 	.word	0x40021800
 8000a48:	40013c00 	.word	0x40013c00

08000a4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	460b      	mov	r3, r1
 8000a56:	807b      	strh	r3, [r7, #2]
 8000a58:	4613      	mov	r3, r2
 8000a5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000a5c:	787b      	ldrb	r3, [r7, #1]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d003      	beq.n	8000a6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a62:	887a      	ldrh	r2, [r7, #2]
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000a68:	e003      	b.n	8000a72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000a6a:	887b      	ldrh	r3, [r7, #2]
 8000a6c:	041a      	lsls	r2, r3, #16
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	619a      	str	r2, [r3, #24]
}
 8000a72:	bf00      	nop
 8000a74:	370c      	adds	r7, #12
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
	...

08000a80 <__libc_init_array>:
 8000a80:	b570      	push	{r4, r5, r6, lr}
 8000a82:	4d0d      	ldr	r5, [pc, #52]	@ (8000ab8 <__libc_init_array+0x38>)
 8000a84:	4c0d      	ldr	r4, [pc, #52]	@ (8000abc <__libc_init_array+0x3c>)
 8000a86:	1b64      	subs	r4, r4, r5
 8000a88:	10a4      	asrs	r4, r4, #2
 8000a8a:	2600      	movs	r6, #0
 8000a8c:	42a6      	cmp	r6, r4
 8000a8e:	d109      	bne.n	8000aa4 <__libc_init_array+0x24>
 8000a90:	4d0b      	ldr	r5, [pc, #44]	@ (8000ac0 <__libc_init_array+0x40>)
 8000a92:	4c0c      	ldr	r4, [pc, #48]	@ (8000ac4 <__libc_init_array+0x44>)
 8000a94:	f000 f818 	bl	8000ac8 <_init>
 8000a98:	1b64      	subs	r4, r4, r5
 8000a9a:	10a4      	asrs	r4, r4, #2
 8000a9c:	2600      	movs	r6, #0
 8000a9e:	42a6      	cmp	r6, r4
 8000aa0:	d105      	bne.n	8000aae <__libc_init_array+0x2e>
 8000aa2:	bd70      	pop	{r4, r5, r6, pc}
 8000aa4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000aa8:	4798      	blx	r3
 8000aaa:	3601      	adds	r6, #1
 8000aac:	e7ee      	b.n	8000a8c <__libc_init_array+0xc>
 8000aae:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ab2:	4798      	blx	r3
 8000ab4:	3601      	adds	r6, #1
 8000ab6:	e7f2      	b.n	8000a9e <__libc_init_array+0x1e>
 8000ab8:	08000ae0 	.word	0x08000ae0
 8000abc:	08000ae0 	.word	0x08000ae0
 8000ac0:	08000ae0 	.word	0x08000ae0
 8000ac4:	08000ae4 	.word	0x08000ae4

08000ac8 <_init>:
 8000ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aca:	bf00      	nop
 8000acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ace:	bc08      	pop	{r3}
 8000ad0:	469e      	mov	lr, r3
 8000ad2:	4770      	bx	lr

08000ad4 <_fini>:
 8000ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ad6:	bf00      	nop
 8000ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ada:	bc08      	pop	{r3}
 8000adc:	469e      	mov	lr, r3
 8000ade:	4770      	bx	lr
