{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616558290442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616558290443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 23:58:10 2021 " "Processing started: Tue Mar 23 23:58:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616558290443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558290443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558290443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616558291371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616558291371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/alu_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/imm_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/reg_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab05.v 1 1 " "Found 1 design units, including 1 entities, in source file lab05.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab05 " "Found entity 1: lab05" {  } { { "lab05.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/control_unit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "testbenches/control_unit_tb.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/control_unit_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/lab5_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/lab5_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_tb " "Found entity 1: lab5_tb" {  } { { "testbenches/lab5_tb.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_lab5 " "Found entity 1: rom_lab5" {  } { { "rom_lab5.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_lab5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/lab05_for_test.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/lab05_for_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab05_for_test " "Found entity 1: lab05_for_test" {  } { { "testbenches/lab05_for_test.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_ram " "Found entity 1: lab5_ram" {  } { { "lab5_ram.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_prog2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_prog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_prog2 " "Found entity 1: rom_prog2" {  } { { "rom_prog2.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_prog2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file load_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_rom " "Found entity 1: load_rom" {  } { { "load_rom.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/load_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_branch.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_branch " "Found entity 1: rom_branch" {  } { { "rom_branch.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_branch.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_jal.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_jal.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_jal " "Found entity 1: rom_jal" {  } { { "rom_jal.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_jal.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog2_line.v 1 1 " "Found 1 design units, including 1 entities, in source file prog2_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog2_line " "Found entity 1: prog2_line" {  } { { "prog2_line.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/prog2_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factorial.v 1 1 " "Found 1 design units, including 1 entities, in source file factorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 factorial " "Found entity 1: factorial" {  } { { "factorial.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_lab5 " "Found entity 1: pll_lab5" {  } { { "pll_lab5.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/pll_lab5.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_lab5/pll_lab5_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_lab5/pll_lab5_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_lab5_0002 " "Found entity 1: pll_lab5_0002" {  } { { "pll_lab5/pll_lab5_0002.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/pll_lab5/pll_lab5_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558315467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558315467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab05 " "Elaborating entity \"lab05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616558315702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lab05.v(52) " "Verilog HDL assignment warning at lab05.v(52): truncated value with size 32 to match size of target (11)" {  } { { "lab05.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616558315744 "|lab05"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 lab05.v(64) " "Verilog HDL assignment warning at lab05.v(64): truncated value with size 33 to match size of target (32)" {  } { { "lab05.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616558315745 "|lab05"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctrl " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctrl\"" {  } { { "lab05.v" "ctrl" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558315932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:rf\"" {  } { { "lab05.v" "rf" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558315988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:a1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:a1\"" {  } { { "lab05.v" "a1" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558316083 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(36) " "Verilog HDL warning at ALU.v(36): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v" 36 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1616558316088 "|lab05|ALU:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:aluctrl " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:aluctrl\"" {  } { { "lab05.v" "aluctrl" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558316156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:ig " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:ig\"" {  } { { "lab05.v" "ig" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558316226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_ram lab5_ram:ram " "Elaborating entity \"lab5_ram\" for hierarchy \"lab5_ram:ram\"" {  } { { "lab05.v" "ram" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558316329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5_ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lab5_ram:ram\|altsyncram:altsyncram_component\"" {  } { { "lab5_ram.v" "altsyncram_component" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558316679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5_ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lab5_ram:ram\|altsyncram:altsyncram_component\"" {  } { { "lab5_ram.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558316740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5_ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"lab5_ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558316743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558316743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558316743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558316743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558316743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558316743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558316743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558316743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558316743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558316743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558316743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558316743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558316743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558316743 ""}  } { { "lab5_ram.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616558316743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nuo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nuo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nuo1 " "Found entity 1: altsyncram_nuo1" {  } { { "db/altsyncram_nuo1.tdf" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558316868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558316868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nuo1 lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated " "Elaborating entity \"altsyncram_nuo1\" for hierarchy \"lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/engn1640/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558316870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29f2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29f2 " "Found entity 1: altsyncram_29f2" {  } { { "db/altsyncram_29f2.tdf" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/db/altsyncram_29f2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558317039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558317039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29f2 lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated\|altsyncram_29f2:altsyncram1 " "Elaborating entity \"altsyncram_29f2\" for hierarchy \"lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated\|altsyncram_29f2:altsyncram1\"" {  } { { "db/altsyncram_nuo1.tdf" "altsyncram1" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558317040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_nuo1.tdf" "mgl_prim2" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558318454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_nuo1.tdf" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558318586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558318586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558318586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558318586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987520 " "Parameter \"NODE_NAME\" = \"1918987520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558318586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558318586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558318586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558318586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558318586 ""}  } { { "db/altsyncram_nuo1.tdf" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/db/altsyncram_nuo1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616558318586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/engn1640/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558318872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/engn1640/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558319226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"lab5_ram:ram\|altsyncram:altsyncram_component\|altsyncram_nuo1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/engn1640/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558319559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "factorial factorial:rom6 " "Elaborating entity \"factorial\" for hierarchy \"factorial:rom6\"" {  } { { "lab05.v" "rom6" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558319735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram factorial:rom6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"factorial:rom6\|altsyncram:altsyncram_component\"" {  } { { "factorial.v" "altsyncram_component" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558319871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "factorial:rom6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"factorial:rom6\|altsyncram:altsyncram_component\"" {  } { { "factorial.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558319934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "factorial:rom6\|altsyncram:altsyncram_component " "Instantiated megafunction \"factorial:rom6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558319934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558319934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558319934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file factorial.mif " "Parameter \"init_file\" = \"factorial.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558319934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558319934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558319934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558319934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558319934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558319934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558319934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558319934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558319934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558319934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616558319934 ""}  } { { "factorial.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616558319934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7gg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7gg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7gg1 " "Found entity 1: altsyncram_7gg1" {  } { { "db/altsyncram_7gg1.tdf" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/db/altsyncram_7gg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616558320032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558320032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7gg1 factorial:rom6\|altsyncram:altsyncram_component\|altsyncram_7gg1:auto_generated " "Elaborating entity \"altsyncram_7gg1\" for hierarchy \"factorial:rom6\|altsyncram:altsyncram_component\|altsyncram_7gg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/engn1640/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558320033 ""}
{ "Error" "EMIO_MIO_MIF_INVALID_DEPTH" "45 256 factorial.mif " "Address at line 45 exceeds the specified depth (256) in the Memory Initialization File \"factorial.mif\"" {  } { { "D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.mif" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.mif" 45 -1 0 } }  } 0 113012 "Address at line %1!d! exceeds the specified depth (%2!d!) in the Memory Initialization File \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558320061 ""}
{ "Error" "EMIO_MIO_INVALID_LINE" "factorial.mif 45 " "Memory Initialization File or Hexadecimal (Intel-Format) File \"factorial.mif\" contains illegal syntax at line 45" {  } { { "D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.mif" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.mif" 45 -1 0 } }  } 0 113000 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1616558320061 ""}
{ "Error" "ECDB_CDB_CANT_READ_CONTENT_FILE_FOR_ROM" "factorial.mif ALTSYNCRAM " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File factorial.mif for ROM instance ALTSYNCRAM. If the file exists, it is not in correct format." {  } { { "factorial.v" "" { Text "D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.v" 82 0 0 } }  } 0 127000 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!. If the file exists, it is not in correct format." 0 0 "Analysis & Synthesis" 0 -1 1616558320064 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "factorial:rom6\|altsyncram:altsyncram_component\|altsyncram_7gg1:auto_generated " "Can't elaborate user hierarchy \"factorial:rom6\|altsyncram:altsyncram_component\|altsyncram_7gg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/engn1640/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616558320086 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616558322523 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 23 23:58:42 2021 " "Processing ended: Tue Mar 23 23:58:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616558322523 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616558322523 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616558322523 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616558322523 ""}
