;redcode
;assert 1
	SPL 0, #42
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	ADD -1, -20
	SUB #72, @201
	SUB @121, 106
	SUB @121, 106
	DJN -1, @-20
	CMP @161, 103
	MOV -1, <-20
	DJN -1, @-20
	ADD 270, 0
	DJN -1, @-20
	ADD -1, -20
	ADD -1, -20
	SUB @127, 140
	SLT 12, @10
	SUB -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	CMP @181, 106
	CMP @181, 106
	ADD -1, -20
	CMP @0, @2
	CMP @161, 103
	SPL 0, #42
	SUB 12, @10
	SUB 12, @10
	ADD 610, 30
	CMP @161, 103
	CMP @181, 106
	SPL 0, #42
	ADD #675, <50
	SPL 0, #42
	ADD 100, 90
	DJN -1, @-20
	SUB @121, 106
	SLT 12, @10
	ADD 210, 60
	DJN -1, @-20
	SPL 0, #42
	SPL 0, #42
	SUB @181, -106
	DJN -1, @-20
	SUB @181, -106
	SLT 12, @10
	MOV -1, <-20
