$date
	Wed Feb  4 18:39:23 2015
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Testbench $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module cnt $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 4 & count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
0$
0#
0"
bx !
$end
#50
1#
1%
#265
b0 &
b0 !
1"
1$
#530
0"
0$
#795
1"
1$
#1060
0"
0$
#1200
0#
0%
#1325
b1 &
b1 !
1"
1$
#1590
0"
0$
#1855
b10 &
b10 !
1"
1$
#2120
0"
0$
#2385
b11 &
b11 !
1"
1$
#2650
0"
0$
#2915
b100 &
b100 !
1"
1$
#3180
0"
0$
#3445
b101 &
b101 !
1"
1$
#3710
0"
0$
#3975
b110 &
b110 !
1"
1$
#4240
0"
0$
#4505
b111 &
b111 !
1"
1$
#4770
0"
0$
#5035
b1000 &
b1000 !
1"
1$
#5300
0"
0$
#5565
b1001 &
b1001 !
1"
1$
#5830
0"
0$
#6095
b1010 &
b1010 !
1"
1$
#6360
0"
0$
#6625
b1011 &
b1011 !
1"
1$
#6890
0"
0$
#7155
b1100 &
b1100 !
1"
1$
#7420
0"
0$
#7685
b1101 &
b1101 !
1"
1$
#7950
0"
0$
#8215
b1110 &
b1110 !
1"
1$
#8480
0"
0$
#8745
b1111 &
b1111 !
1"
1$
#8800
