#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa9a7e00290 .scope module, "mux_using_assign" "mux_using_assign" 2 7;
 .timescale 0 0;
v0x7fa9a7e00380_0 .net "din_0", 0 0, C4<z>; 0 drivers
v0x7fa9a7e10400_0 .net "din_1", 0 0, C4<z>; 0 drivers
v0x7fa9a7e10490_0 .net "mux_out", 0 0, L_0x7fa9a7e105a0; 1 drivers
v0x7fa9a7e10510_0 .net "sel", 0 0, C4<z>; 0 drivers
L_0x7fa9a7e105a0 .functor MUXZ 1, C4<z>, C4<z>, C4<z>, C4<>;
    .scope S_0x7fa9a7e00290;
T_0 ;
    %vpi_call 2 18 "$display", "This is a mux design";
    %vpi_call 2 19 "$finish";
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mux.sv";
