0.7
2020.2
Oct 13 2023
20:47:58
C:/FPGA_project/my_FSMsec/my_FSMsec.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/FPGA_project/my_FSMsec/my_FSMsec.srcs/sim_1/new/my_FSMsec_tb.v,1730162442,verilog,,,,my_FSMsec_tb,,,,,,,,
C:/FPGA_project/my_FSMsec/my_FSMsec.srcs/sources_1/new/my_FSMsec.v,1730162959,verilog,,C:/FPGA_project/my_FSMsec/my_FSMsec.srcs/sim_1/new/my_FSMsec_tb.v,,my_FSMsec,,,,,,,,
