<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110')">rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.71</td>
<td class="s10 cl rt"><a href="mod2349.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2349.html#Toggle" > 30.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2349.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208836"  onclick="showContent('inst_tag_208836')">config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208836_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208836_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208836_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208838"  onclick="showContent('inst_tag_208838')">config_ss_tb.DUT.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208838_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208838_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208838_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208839"  onclick="showContent('inst_tag_208839')">config_ss_tb.DUT.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208839_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208839_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208839_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208840"  onclick="showContent('inst_tag_208840')">config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208840_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208840_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208840_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208841"  onclick="showContent('inst_tag_208841')">config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208841_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208841_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208841_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208845"  onclick="showContent('inst_tag_208845')">config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208845_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208845_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208845_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208846"  onclick="showContent('inst_tag_208846')">config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208846_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208846_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208846_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208847"  onclick="showContent('inst_tag_208847')">config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208847_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208847_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208847_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208848"  onclick="showContent('inst_tag_208848')">config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208848_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208848_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208848_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208849"  onclick="showContent('inst_tag_208849')">config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208849_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208849_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208849_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208850"  onclick="showContent('inst_tag_208850')">config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208850_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208850_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208850_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208852"  onclick="showContent('inst_tag_208852')">config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208852_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208852_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208852_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208854"  onclick="showContent('inst_tag_208854')">config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208854_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208854_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208854_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208835"  onclick="showContent('inst_tag_208835')">config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.69</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208835_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208835_Toggle" >  1.71</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208835_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208834"  onclick="showContent('inst_tag_208834')">config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></td>
<td class="s5 cl rt"> 50.75</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208834_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208834_Toggle" >  1.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208834_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208853"  onclick="showContent('inst_tag_208853')">config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 52.35</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208853_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208853_Toggle" >  6.68</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208853_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208843"  onclick="showContent('inst_tag_208843')">config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 52.77</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208843_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208843_Toggle" >  7.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208843_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208842"  onclick="showContent('inst_tag_208842')">config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s5 cl rt"> 52.82</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208842_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208842_Toggle" >  8.07</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208842_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208855"  onclick="showContent('inst_tag_208855')">config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s7 cl rt"> 71.07</td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208855_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2349.html#inst_tag_208855_Toggle" > 13.20</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208855_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208844"  onclick="showContent('inst_tag_208844')">config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s7 cl rt"> 71.12</td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208844_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2349.html#inst_tag_208844_Toggle" > 13.35</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208844_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208837"  onclick="showContent('inst_tag_208837')">config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></td>
<td class="s7 cl rt"> 72.52</td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208837_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2349.html#inst_tag_208837_Toggle" > 17.55</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208837_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2349.html#inst_tag_208851"  onclick="showContent('inst_tag_208851')">config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></td>
<td class="s7 cl rt"> 73.45</td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208851_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2349.html#inst_tag_208851_Toggle" > 20.34</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208851_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_208836'>
<hr>
<a name="inst_tag_208836"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208836" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208836_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208836_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208836_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170833" >ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208838'>
<hr>
<a name="inst_tag_208838"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208838" >config_ss_tb.DUT.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208838_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208838_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208838_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170834" >ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208839'>
<hr>
<a name="inst_tag_208839"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208839" >config_ss_tb.DUT.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208839_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208839_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208839_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170835" >ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208840'>
<hr>
<a name="inst_tag_208840"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208840" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208840_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208840_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208840_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170836" >ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208841'>
<hr>
<a name="inst_tag_208841"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208841" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208841_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208841_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208841_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170837" >ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208845'>
<hr>
<a name="inst_tag_208845"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208845" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208845_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208845_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208845_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170841" >ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208846'>
<hr>
<a name="inst_tag_208846"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208846" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208846_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208846_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208846_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170842" >ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208847'>
<hr>
<a name="inst_tag_208847"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208847" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208847_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208847_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208847_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170843" >ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208848'>
<hr>
<a name="inst_tag_208848"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208848" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208848_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208848_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208848_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170844" >ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208849'>
<hr>
<a name="inst_tag_208849"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208849" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208849_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208849_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208849_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170845" >ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208850'>
<hr>
<a name="inst_tag_208850"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208850" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208850_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208850_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208850_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170846" >ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208852'>
<hr>
<a name="inst_tag_208852"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208852" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208852_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208852_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208852_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170848" >ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208854'>
<hr>
<a name="inst_tag_208854"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208854" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208854_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208854_Toggle" >  1.55</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208854_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170850" >ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208835'>
<hr>
<a name="inst_tag_208835"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208835" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.69</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208835_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208835_Toggle" >  1.71</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208835_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.69</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.71</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1043.html#inst_tag_75452" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208834'>
<hr>
<a name="inst_tag_208834"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208834" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.75</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208834_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208834_Toggle" >  1.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208834_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.75</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1043.html#inst_tag_75451" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208853'>
<hr>
<a name="inst_tag_208853"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208853" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.35</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208853_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208853_Toggle" >  6.68</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208853_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.35</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.68</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  6.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170849" >ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208843'>
<hr>
<a name="inst_tag_208843"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208843" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.77</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208843_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208843_Toggle" >  7.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208843_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.77</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.92</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170839" >ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208842'>
<hr>
<a name="inst_tag_208842"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208842" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.82</td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208842_Line" > 78.95</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2349.html#inst_tag_208842_Toggle" >  8.07</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2349.html#inst_tag_208842_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.82</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.07</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170838" >ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208855'>
<hr>
<a name="inst_tag_208855"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208855" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.07</td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208855_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2349.html#inst_tag_208855_Toggle" > 13.20</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208855_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.07</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.20</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170851" >ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208844'>
<hr>
<a name="inst_tag_208844"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208844" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.12</td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208844_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2349.html#inst_tag_208844_Toggle" > 13.35</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208844_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.12</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.35</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 14.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170840" >ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208837'>
<hr>
<a name="inst_tag_208837"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208837" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.52</td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208837_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2349.html#inst_tag_208837_Toggle" > 17.55</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208837_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.52</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1043.html#inst_tag_75453" >Ofp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_208851'>
<hr>
<a name="inst_tag_208851"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_208851" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.45</td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208851_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2349.html#inst_tag_208851_Toggle" > 20.34</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2349.html#inst_tag_208851_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.45</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.34</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1868.html#inst_tag_170847" >ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2349.html" >rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2349.html" >rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">194</td>
<td class="rt">30.12 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">116</td>
<td class="rt">36.02 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">78</td>
<td class="rt">24.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">194</td>
<td class="rt">30.12 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">116</td>
<td class="rt">36.02 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">78</td>
<td class="rt">24.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[9:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[30:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[36:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[9:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[36:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[44:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[46:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[48:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[73:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2349.html" >rsnoc_z_H_R_U_P_F_6ed51eef_A7674110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208836'>
<a name="inst_tag_208836_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208836" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208836_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208836" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208836_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208836" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_GBE_Probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208838'>
<a name="inst_tag_208838_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208838" >config_ss_tb.DUT.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208838_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208838" >config_ss_tb.DUT.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208838_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208838" >config_ss_tb.DUT.flexnoc.Switch27_main.ObsRxClkAdapt_ACPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208839'>
<a name="inst_tag_208839_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208839" >config_ss_tb.DUT.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208839_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208839" >config_ss_tb.DUT.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208839_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208839" >config_ss_tb.DUT.flexnoc.Switch27_main.ObsRxClkAdapt_ARM_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208840'>
<a name="inst_tag_208840_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208840" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208840_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208840" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208840_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208840" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208841'>
<a name="inst_tag_208841_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208841" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208841_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208841" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208841_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208841" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s0_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208845'>
<a name="inst_tag_208845_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208845" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208845_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208845" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208845_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208845" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208846'>
<a name="inst_tag_208846_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208846" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208846_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208846" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208846_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208846" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s1_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208847'>
<a name="inst_tag_208847_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208847" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208847_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208847" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208847_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208847" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208848'>
<a name="inst_tag_208848_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208848" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208848_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208848" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208848_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208848" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s2_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208849'>
<a name="inst_tag_208849_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208849" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208849_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208849" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208849_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208849" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_128_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208850'>
<a name="inst_tag_208850_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208850" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208850_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208850" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208850_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208850" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_ddr_axi_s3_64_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208852'>
<a name="inst_tag_208852_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208852" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208852_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208852" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208852_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208852" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_BCPU_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208854'>
<a name="inst_tag_208854_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208854" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208854_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208854" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">10</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">4</td>
<td class="rt">1.24  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208854_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208854" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_probe_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208835'>
<a name="inst_tag_208835_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208835" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208835_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208835" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">11</td>
<td class="rt">1.71  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">5</td>
<td class="rt">1.55  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">11</td>
<td class="rt">1.71  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">6</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">5</td>
<td class="rt">1.55  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208835_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208835" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA1_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208834'>
<a name="inst_tag_208834_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208834" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208834_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208834" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">12</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">5</td>
<td class="rt">1.55  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">12</td>
<td class="rt">1.86  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">7</td>
<td class="rt">2.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">5</td>
<td class="rt">1.55  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208834_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208834" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_FPGA0_probe_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208853'>
<a name="inst_tag_208853_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208853" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208853_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208853" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">43</td>
<td class="rt">6.68  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">26</td>
<td class="rt">8.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">17</td>
<td class="rt">5.28  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">43</td>
<td class="rt">6.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">26</td>
<td class="rt">8.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">17</td>
<td class="rt">5.28  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[71:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208853_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208853" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_DMA_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208843'>
<a name="inst_tag_208843_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208843" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208843_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208843" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">51</td>
<td class="rt">7.92  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">31</td>
<td class="rt">9.63  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">20</td>
<td class="rt">6.21  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">51</td>
<td class="rt">7.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">31</td>
<td class="rt">9.63  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">20</td>
<td class="rt">6.21  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208843_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208843" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s2_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208842'>
<a name="inst_tag_208842_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208842" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Hdr );</font>
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      <font color = "red">0/1     ==>  			u_2594 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      <font color = "red">0/1     ==>  			u_ac &lt;= #1.0 ( RxInt_Pld );</font>
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      <font color = "red">0/1     ==>  			u_d95b &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208842_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208842" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">52</td>
<td class="rt">8.07  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">32</td>
<td class="rt">9.94  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">20</td>
<td class="rt">6.21  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">52</td>
<td class="rt">8.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">32</td>
<td class="rt">9.94  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">20</td>
<td class="rt">6.21  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208842_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208842" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s1_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "red">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "red">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "red">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "red">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208855'>
<a name="inst_tag_208855_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208855" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208855_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208855" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">85</td>
<td class="rt">13.20 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">54</td>
<td class="rt">16.77 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">31</td>
<td class="rt">9.63  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">85</td>
<td class="rt">13.20 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">54</td>
<td class="rt">16.77 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">31</td>
<td class="rt">9.63  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[58:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:59]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208855_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208855" >config_ss_tb.DUT.flexnoc.Switch25_main.ObsRxClkAdapt_gbe_apb_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208844'>
<a name="inst_tag_208844_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208844" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208844_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208844" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">86</td>
<td class="rt">13.35 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">59</td>
<td class="rt">18.32 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">27</td>
<td class="rt">8.39  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">86</td>
<td class="rt">13.35 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">59</td>
<td class="rt">18.32 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">27</td>
<td class="rt">8.39  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[26:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[29:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[36:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[29:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[36:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[72:71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208844_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208844" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s3_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208837'>
<a name="inst_tag_208837_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208837" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208837_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208837" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">113</td>
<td class="rt">17.55 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">73</td>
<td class="rt">22.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">40</td>
<td class="rt">12.42 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">113</td>
<td class="rt">17.55 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">73</td>
<td class="rt">22.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">40</td>
<td class="rt">12.42 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[18:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[30:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[36:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[46:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[51:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[61:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[72:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[18:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[36:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[61:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[72:71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208837_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208837" >config_ss_tb.DUT.flexnoc.Switch26_main.ObsRxClkAdapt_fpga_ahb_s0_T_Async.Ofp.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_208851'>
<a name="inst_tag_208851_Line"></a>
<b>Line Coverage for Instance : <a href="mod2349.html#inst_tag_208851" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84901</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84910</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84917</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84924</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84931</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>84938</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
84900                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84901      1/1          		if ( ! Sys_Clk_RstN )
84902      1/1          			TxVld &lt;= #1.0 ( 1'b0 );
84903      1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
84904                   	assign Sys_Pwr_Idle = ~ TxVld;
84905                   	assign Sys_Pwr_WakeUp = 1'b0;
84906                   	assign RxInt_Hdr = Rx_Hdr;
84907                   	assign CeVld = RxVld;
84908                   	assign Tx_Hdr = u_7c15;
84909                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84910      1/1          		if ( ! Sys_Clk_RstN )
84911      1/1          			u_7c15 &lt;= #1.0 ( 76'b0 );
84912      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [4] )
84913      1/1          			u_7c15 &lt;= #1.0 ( RxInt_Hdr );
                        MISSING_ELSE
84914                   	assign RxInt_Head = Rx_Head;
84915                   	assign Tx_Head = u_2594;
84916                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84917      1/1          		if ( ! Sys_Clk_RstN )
84918      1/1          			u_2594 &lt;= #1.0 ( 1'b0 );
84919      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [2] )
84920      1/1          			u_2594 &lt;= #1.0 ( RxInt_Head );
                        MISSING_ELSE
84921                   	assign RxInt_Pld = Rx_Pld;
84922                   	assign Tx_Pld = u_ac;
84923                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84924      1/1          		if ( ! Sys_Clk_RstN )
84925      1/1          			u_ac &lt;= #1.0 ( 74'b0 );
84926      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [3] )
84927      1/1          			u_ac &lt;= #1.0 ( RxInt_Pld );
                        MISSING_ELSE
84928                   	assign RxInt_Tail = Rx_Tail;
84929                   	assign Tx_Tail = u_d95b;
84930                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
84931      1/1          		if ( ! Sys_Clk_RstN )
84932      1/1          			u_d95b &lt;= #1.0 ( 1'b0 );
84933      1/1          		else if ( CeVld &amp; RxRdy &amp; RxEn [1] )
84934      1/1          			u_d95b &lt;= #1.0 ( RxInt_Tail );
                        MISSING_ELSE
84935                   	// synopsys translate_off
84936                   	// synthesis translate_off
84937                   	always @( posedge Sys_Clk )
84938      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
84939      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
84940      <font color = "grey">unreachable  </font>				dontStop = 0;
84941      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
84942      <font color = "grey">unreachable  </font>				if (!dontStop) begin
84943      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
84944      <font color = "grey">unreachable  </font>					$stop;
84945                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
84946                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_208851_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2349.html#inst_tag_208851" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">644</td>
<td class="rt">131</td>
<td class="rt">20.34 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">80</td>
<td class="rt">24.84 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">51</td>
<td class="rt">15.84 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">644</td>
<td class="rt">131</td>
<td class="rt">20.34 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">322</td>
<td class="rt">80</td>
<td class="rt">24.84 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">322</td>
<td class="rt">51</td>
<td class="rt">15.84 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[9:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[49:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[9:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[17:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[21:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[43:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[46:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[48:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[59:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[75:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_208851_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2349.html#inst_tag_208851" >config_ss_tb.DUT.flexnoc.Switch22_main.ObsRxClkAdapt_sram_axi_s0_T_SubEdgesSlowTx_BwdFwdPipe.uf6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84910</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84917</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84924</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84931</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84901      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84902      			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84903      		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84910      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84911      			u_7c15 <= #1.0 ( 76'b0 );
           <font color = "green">			==></font>
84912      		else if ( CeVld & RxRdy & RxEn [4] )
           		     <font color = "green">-2-</font>  
84913      			u_7c15 <= #1.0 ( RxInt_Hdr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84917      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84918      			u_2594 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84919      		else if ( CeVld & RxRdy & RxEn [2] )
           		     <font color = "green">-2-</font>  
84920      			u_2594 <= #1.0 ( RxInt_Head );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84924      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84925      			u_ac <= #1.0 ( 74'b0 );
           <font color = "green">			==></font>
84926      		else if ( CeVld & RxRdy & RxEn [3] )
           		     <font color = "green">-2-</font>  
84927      			u_ac <= #1.0 ( RxInt_Pld );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84931      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
84932      			u_d95b <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
84933      		else if ( CeVld & RxRdy & RxEn [1] )
           		     <font color = "green">-2-</font>  
84934      			u_d95b <= #1.0 ( RxInt_Tail );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_208834">
    <li>
      <a href="#inst_tag_208834_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208834_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208834_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208835">
    <li>
      <a href="#inst_tag_208835_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208835_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208835_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208836">
    <li>
      <a href="#inst_tag_208836_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208836_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208836_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208837">
    <li>
      <a href="#inst_tag_208837_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208837_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208837_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208838">
    <li>
      <a href="#inst_tag_208838_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208838_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208838_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208839">
    <li>
      <a href="#inst_tag_208839_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208839_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208839_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208840">
    <li>
      <a href="#inst_tag_208840_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208840_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208840_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208841">
    <li>
      <a href="#inst_tag_208841_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208841_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208841_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208842">
    <li>
      <a href="#inst_tag_208842_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208842_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208842_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208843">
    <li>
      <a href="#inst_tag_208843_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208843_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208843_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208844">
    <li>
      <a href="#inst_tag_208844_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208844_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208844_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208845">
    <li>
      <a href="#inst_tag_208845_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208845_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208845_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208846">
    <li>
      <a href="#inst_tag_208846_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208846_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208846_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208847">
    <li>
      <a href="#inst_tag_208847_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208847_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208847_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208848">
    <li>
      <a href="#inst_tag_208848_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208848_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208848_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208849">
    <li>
      <a href="#inst_tag_208849_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208849_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208849_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208850">
    <li>
      <a href="#inst_tag_208850_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208850_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208850_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208851">
    <li>
      <a href="#inst_tag_208851_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208851_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208851_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208852">
    <li>
      <a href="#inst_tag_208852_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208852_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208852_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208853">
    <li>
      <a href="#inst_tag_208853_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208853_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208853_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208854">
    <li>
      <a href="#inst_tag_208854_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208854_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208854_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_208855">
    <li>
      <a href="#inst_tag_208855_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_208855_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_208855_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_6ed51eef_A7674110">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
