/* Generated by Yosys 0.9+4052 (git sha1 a5adb007, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os) */

module circ(a, b, r);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire \U0.U0.DUT1.k0 ;
  wire \U0.U2.new_n35 ;
  wire \U0.po0 ;
  wire \U0.po4 ;
  wire \U0.po6 ;
  input [8:0] a;
  input [8:0] b;
  output [8:0] r;
  assign _00_ = a[6] & ~(b[6]);
  assign _01_ = b[6] & ~(a[6]);
  assign _02_ = _01_ | _00_;
  assign _03_ = a[5] & ~(b[5]);
  assign _04_ = b[5] & ~(a[5]);
  assign _05_ = _04_ | _03_;
  assign _06_ = a[4] & ~(b[4]);
  assign _07_ = b[4] & ~(a[4]);
  assign _08_ = ~b[7];
  assign _09_ = _06_ | _03_;
  assign _10_ = _04_ | _01_;
  assign _11_ = _09_ & ~(_10_);
  assign _12_ = ~(_11_ | _00_);
  assign _13_ = _12_ & ~(_08_);
  assign _14_ = _13_ | ~(a[7]);
  assign _15_ = _08_ & ~(_12_);
  assign _16_ = _15_ | ~(_14_);
  assign _17_ = b[8] & ~(a[8]);
  assign _18_ = _17_ | ~(_16_);
  assign _19_ = a[8] & ~(b[8]);
  assign _20_ = _18_ & ~(_19_);
  assign _21_ = _20_ ? _06_ : _07_;
  assign _22_ = _21_ | _05_;
  assign _23_ = _20_ ? _04_ : _03_;
  assign _24_ = _22_ & ~(_23_);
  assign \U0.po6  = _24_ ^ _02_;
  assign \U0.po4  = _07_ | _06_;
  assign \U0.po0  = a[0] ^ b[0];
  assign \U0.U2.new_n35  = _21_ ^ _05_;
  assign _25_ = ~(a[7] ^ b[7]);
  assign _26_ = _02_ | ~(_24_);
  assign _27_ = _20_ ? _00_ : _01_;
  assign _28_ = _26_ & ~(_27_);
  assign \U0.U0.DUT1.k0  = _28_ ^ _25_;
  assign r = { 1'h0, \U0.U0.DUT1.k0 , \U0.po6 , \U0.U2.new_n35 , \U0.po4 , 3'h2, \U0.po0  };
endmodule
