Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /data/rforelli/Xilinx_2018/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 65ec5fc164ae49589760a952214e07b7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L blk_mem_gen_v8_4_2 -L axi_dwidth_converter_v2_1_18 -L axi_interconnect_v1_7_15 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_0 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_gate_bit_v12_0_5 -L xbip_counter_v3_0_5 -L c_counter_binary_v12_0_12 -L xbip_dsp48_macro_v3_0_16 -L gtwizard_ultrascale_v1_7_5 -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.customlogic_tb_pkg
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.simulation_fileio_pkg
Compiling package xil_defaultlib.simulationctrl_tb_pkg
Compiling package ieee.math_real
Compiling package std.env
Compiling package xil_defaultlib.tl_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behav of entity xil_defaultlib.SimulationCtrl_tb [simulationctrl_tb_default]
Compiling architecture tl_trans_gen_rd_file_arch of entity xil_defaultlib.tl_trans_gen_rd_file [\tl_trans_gen_rd_file(1,200)\]
Compiling architecture behaviour of entity xil_defaultlib.tl_channel [tl_channel_default]
Compiling architecture behav of entity xil_defaultlib.frontend_tb [\frontend_tb(cl_stream_data_widt...]
Compiling architecture behav of entity xil_defaultlib.backend_tb [\backend_tb(cl_stream_data_width...]
Compiling architecture behav of entity xil_defaultlib.acquisition_ctrl_fsm [acquisition_ctrl_fsm_default]
Compiling architecture behav of entity xil_defaultlib.acquisition_ctrl_tb [acquisition_ctrl_tb_default]
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_clr_v8_4(INIT=1'b0)
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_pre_v8_4(INIT=1'b1)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_2.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_ce_clr_v8_4(INIT=1'b...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.onboardmem
Compiling architecture behav of entity xil_defaultlib.onboardmem_tb [\onboardmem_tb(cl_memory_data_wi...]
Compiling architecture behav of entity xil_defaultlib.memento_tb [memento_tb_default]
Compiling architecture behav of entity xil_defaultlib.PostEventGenerator_tb [posteventgenerator_tb_default]
Compiling architecture behav of entity xil_defaultlib.CoaxlinkCore_tb [\CoaxlinkCore_tb(cl_stream_data_...]
Compiling architecture behav of entity xil_defaultlib.read_pixel_data [read_pixel_data_default]
Compiling architecture behav of entity xil_defaultlib.pix_threshold [pix_threshold_default]
Compiling architecture behav of entity xil_defaultlib.send_output [send_output_default]
Compiling architecture arch of entity xil_defaultlib.fifo_w128_d10240_A [\fifo_w128_d10240_A(1,5)\]
Compiling architecture arch of entity xil_defaultlib.fifo_w4_d10240_A [\fifo_w4_d10240_A(1,5)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_pix_threshold_U0_shiftReg [start_for_pix_threshold_u0_shift...]
Compiling architecture rtl of entity xil_defaultlib.start_for_pix_threshold_U0 [\start_for_pix_threshold_U0(1,8)...]
Compiling architecture rtl of entity xil_defaultlib.start_for_send_output_U0_shiftReg [start_for_send_output_u0_shiftre...]
Compiling architecture rtl of entity xil_defaultlib.start_for_send_output_U0 [\start_for_send_output_U0(1,8)\]
Compiling architecture behav of entity xil_defaultlib.myproject [myproject_default]
Compiling architecture behav of entity xil_defaultlib.myproject_axi [myproject_axi_default]
Compiling architecture behav of entity xil_defaultlib.myproject_axi_wrp [\myproject_axi_wrp(data_width=12...]
Compiling architecture behav of entity xil_defaultlib.control_registers [control_registers_default]
Compiling architecture behav of entity xil_defaultlib.mem_traffic_gen [\mem_traffic_gen(data_width=128)...]
Compiling architecture behav of entity xil_defaultlib.CustomLogic [customlogic_default]
Compiling architecture behav of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
