
**** 11/13/22 18:18:57 *********** Evaluation PSpice (Nov 1999) **************

 * C:\Users\jedua\Desktop\UNICAMP\UNICAMP_2022\2sem2022\TCC\Pspice_Python\Circuits\Circuito5_cargas_RLC.sch


 ****     CIRCUIT DESCRIPTION


******************************************************************************




* Schematics Version 9.1 - Web Update 1
* Sun Nov 13 18:18:53 2022



** Analysis setup **
.tran 1us 150ms 0 1us
.OP 


* From [PSPICE NETLIST] section of pspiceev.ini:
.lib "nom.lib"

.INC "Circuito5_cargas_RLC.net"

**** INCLUDING Circuito5_cargas_RLC.net ****
* Schematics Netlist *



D_rec_C_D1         $N_0005 $N_0006 Dbreak 
D_rec_C_D2         $N_0006 $N_0007 Dbreak 
D_rec_C_D4         0 $N_0007 Dbreak 
D_rec_C_D3         $N_0005 0 Dbreak 
C_rec_C_C1         $N_0005 $N_0007  50u  
L_L1         $N_0005 $N_0001  800uH IC=0 
C_C1         $N_0005 $N_0007  500n IC=0 
L_L2         $N_0008 $N_0002  80uH IC=0 
D_rec_LC_D1         $N_0008 $N_0009 Dbreak 
D_rec_LC_D2         $N_0009 $N_0010 Dbreak 
D_rec_LC_D4         $N_0008 0 Dbreak 
D_rec_LC_D3         0 $N_0010 Dbreak 
L_rec_LC_L1         $N_0010 $N_0011  50uH  
C_rec_LC_C1         $N_0008 $N_0011  5uF  
R_R1         $N_0001 $N_0007  500  
R_R2         $N_0002 $N_0011  50  
R_R3         0 $N_0003  2  
L_Rede_DHT_La         $N_0012 $N_0013  100nH IC=0 
L_Rede_DHT_Lc         $N_0014 $N_0015  100nH IC=0 
L_Rede_DHT_Lb         $N_0016 $N_0017  100nH IC=0 
V_Rede_DHT_B11         $N_0018 $N_0019  
+SIN 0 3 660 0 0 120
V_Rede_DHT_C11         $N_0020 $N_0021  
+SIN 0 3 660 0 0 -120
V_Rede_DHT_C5         $N_0022 $N_0020  
+SIN 0 3 300 0 0 -120
V_Rede_DHT_B5         $N_0023 $N_0018  
+SIN 0 3 300 0 0 120
V_Rede_DHT_A5         $N_0024 $N_0025  
+SIN 0 3 300 0 0 0
V_Rede_DHT_A7         $N_0026 $N_0024  
+SIN 0 3 420 0 0 0
V_Rede_DHT_B7         $N_0027 $N_0023  
+SIN 0 3 420 0 0 120
V_Rede_DHT_C7         $N_0028 $N_0022  
+SIN 0 3 420 0 0 -120
V_Rede_DHT_A9         $N_0012 $N_0026  
+SIN 0 3 540 0 0 0
V_Rede_DHT_B9         $N_0016 $N_0027  
+SIN 0 3 540 0 0 120
V_Rede_DHT_C9         $N_0014 $N_0028  
+SIN 0 3 540 0 0 -120
R_Rede_DHT_Ra         $N_0013 $N_0029  10m  
C_Rede_DHT_Cac         0 $N_0029  100n  
R_Rede_DHT_Rb         $N_0017 0  10m  
C_Rede_DHT_Cab         0 $N_0029  100n  
V_Rede_DHT_A11         $N_0025 $N_0030  
+SIN 0 3 660 0 0 0
C_Rede_DHT_Cb         0 0  1n  
V_Rede_DHT_C         $N_0021 0  
+SIN 0 179.6 60 0 0 -120
V_Rede_DHT_B         $N_0019 0  
+SIN 0 179.6 60 0 0 120
V_Rede_DHT_A         $N_0030 0  
+SIN 0 179.6 60 0 0 0
C_Rede_DHT_Cbc         0 0  100n  
R_Rede_DHT_Rc         $N_0015 0  10m  
C_Rede_DHT_Cc         0 0  1n  
C_Rede_DHT_Ca         0 $N_0029  1n  
X_U2         $N_0004 $N_0009 Sw_tClose PARAMS: tClose=52ms ttran=1u
+  Rclosed=0.01 Ropen=1Meg
X_U1         $N_0004 $N_0006 Sw_tClose PARAMS: tClose=67ms ttran=1u
+  Rclosed=0.01 Ropen=1Meg
X_U3         $N_0004 $N_0003 Sw_tClose PARAMS: tClose=94ms ttran=1u
+  Rclosed=0.01 Ropen=1Meg
R_Rcorrente         $N_0029 $N_0004  1  

**** RESUMING Circuito5_cargas_RLC.cir ****
.INC "Circuito5_cargas_RLC.als"



**** INCLUDING Circuito5_cargas_RLC.als ****
* Schematics Aliases *

.ALIASES/CSDF
_   rec_C(in+=$N_0006 in-=0 out+=$N_0007 out-=$N_0005 )
D_rec_C_D1          rec_C.D1(1=$N_0005 2=$N_0006 )
D_rec_C_D2          rec_C.D2(1=$N_0006 2=$N_0007 )
D_rec_C_D4          rec_C.D4(1=0 2=$N_0007 )
D_rec_C_D3          rec_C.D3(1=$N_0005 2=0 )
C_rec_C_C1          rec_C.C1(1=$N_0005 2=$N_0007 )
L_L1            L1(1=$N_0005 2=$N_0001 )
C_C1            C1(1=$N_0005 2=$N_0007 )
L_L2            L2(1=$N_0008 2=$N_0002 )
_   rec_LC(in+=$N_0009 in-=0 out+=$N_0011 out-=$N_0008 )
D_rec_LC_D1          rec_LC.D1(1=$N_0008 2=$N_0009 )
D_rec_LC_D2          rec_LC.D2(1=$N_0009 2=$N_0010 )
D_rec_LC_D4          rec_LC.D4(1=$N_0008 2=0 )
D_rec_LC_D3          rec_LC.D3(1=0 2=$N_0010 )
L_rec_LC_L1          rec_LC.L1(1=$N_0010 2=$N_0011 )
C_rec_LC_C1          rec_LC.C1(1=$N_0008 2=$N_0011 )
R_R1            R1(1=$N_0001 2=$N_0007 )
R_R2            R2(1=$N_0002 2=$N_0011 )
R_R3            R3(1=0 2=$N_0003 )
_   Rede_DHT(A=$N_0029 B=0 C=0 T=0 )
L_Rede_DHT_La          Rede_DHT.La(1=$N_0012 2=$N_0013 )
L_Rede_DHT_Lc          Rede_DHT.Lc(1=$N_0014 2=$N_0015 )
L_Rede_DHT_Lb          Rede_DHT.Lb(1=$N_0016 2=$N_0017 )
V_Rede_DHT_B11          Rede_DHT.B11(+=$N_0018 -=$N_0019 )
V_Rede_DHT_C11          Rede_DHT.C11(+=$N_0020 -=$N_0021 )
V_Rede_DHT_C5          Rede_DHT.C5(+=$N_0022 -=$N_0020 )
V_Rede_DHT_B5          Rede_DHT.B5(+=$N_0023 -=$N_0018 )
V_Rede_DHT_A5          Rede_DHT.A5(+=$N_0024 -=$N_0025 )
V_Rede_DHT_A7          Rede_DHT.A7(+=$N_0026 -=$N_0024 )
V_Rede_DHT_B7          Rede_DHT.B7(+=$N_0027 -=$N_0023 )
V_Rede_DHT_C7          Rede_DHT.C7(+=$N_0028 -=$N_0022 )
V_Rede_DHT_A9          Rede_DHT.A9(+=$N_0012 -=$N_0026 )
V_Rede_DHT_B9          Rede_DHT.B9(+=$N_0016 -=$N_0027 )
V_Rede_DHT_C9          Rede_DHT.C9(+=$N_0014 -=$N_0028 )
R_Rede_DHT_Ra          Rede_DHT.Ra(1=$N_0013 2=$N_0029 )
C_Rede_DHT_Cac          Rede_DHT.Cac(1=0 2=$N_0029 )
R_Rede_DHT_Rb          Rede_DHT.Rb(1=$N_0017 2=0 )
C_Rede_DHT_Cab          Rede_DHT.Cab(1=0 2=$N_0029 )
V_Rede_DHT_A11          Rede_DHT.A11(+=$N_0025 -=$N_0030 )
C_Rede_DHT_Cb          Rede_DHT.Cb(1=0 2=0 )
V_Rede_DHT_C          Rede_DHT.C(+=$N_0021 -=0 )
V_Rede_DHT_B          Rede_DHT.B(+=$N_0019 -=0 )
V_Rede_DHT_A          Rede_DHT.A(+=$N_0030 -=0 )
C_Rede_DHT_Cbc          Rede_DHT.Cbc(1=0 2=0 )
R_Rede_DHT_Rc          Rede_DHT.Rc(1=$N_0015 2=0 )
C_Rede_DHT_Cc          Rede_DHT.Cc(1=0 2=0 )
C_Rede_DHT_Ca          Rede_DHT.Ca(1=0 2=$N_0029 )
X_U2            U2(1=$N_0004 2=$N_0009 )
X_U1            U1(1=$N_0004 2=$N_0006 )
X_U3            U3(1=$N_0004 2=$N_0003 )
R_Rcorrente          Rcorrente(1=$N_0029 2=$N_0004 )
.ENDALIASES


**** RESUMING Circuito5_cargas_RLC.cir ****
.probe/CSDF N($N_0029) 
.probe/CSDF I(R_Rcorrente) 


.END

**** 11/13/22 18:18:57 *********** Evaluation PSpice (Nov 1999) **************

 * C:\Users\jedua\Desktop\UNICAMP\UNICAMP_2022\2sem2022\TCC\Pspice_Python\Circuits\Circuito5_cargas_RLC.sch


 ****     Diode MODEL PARAMETERS


******************************************************************************




               Dbreak          
          IS   10.000000E-15 
          RS     .1          
         CJO  100.000000E-15 


**** 11/13/22 18:18:57 *********** Evaluation PSpice (Nov 1999) **************

 * C:\Users\jedua\Desktop\UNICAMP\UNICAMP_2022\2sem2022\TCC\Pspice_Python\Circuits\Circuito5_cargas_RLC.sch


 ****     Voltage Controlled Switch MODEL PARAMETERS


******************************************************************************




               X_U2.Smod       X_U1.Smod       X_U3.Smod       
         RON     .01             .01             .01         
        ROFF    1.000000E+06    1.000000E+06    1.000000E+06 
         VON    1               1               1            
        VOFF    0               0               0            


**** 11/13/22 18:18:57 *********** Evaluation PSpice (Nov 1999) **************

 * C:\Users\jedua\Desktop\UNICAMP\UNICAMP_2022\2sem2022\TCC\Pspice_Python\Circuits\Circuito5_cargas_RLC.sch


 ****     SMALL SIGNAL BIAS SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(X_U1.3)    0.0000 (X_U2.3)    0.0000 (X_U3.3)    0.0000 ($N_0001) 105.6E-21    

($N_0002)-389.7E-21                   ($N_0003) 1.272E-30                       

($N_0004) 636.2E-27                   ($N_0005) 105.6E-21                       

($N_0006) 1.266E-24                   ($N_0007) 105.6E-21                       

($N_0008)-389.1E-21                   ($N_0009) 642.8E-27                       

($N_0010)-389.7E-21                   ($N_0011)-389.7E-21                       

($N_0012)    0.0000                   ($N_0013) 636.2E-27                       

($N_0014)    0.0000                   ($N_0015)    0.0000                       

($N_0016)    0.0000                   ($N_0017)    0.0000                       

($N_0018)    0.0000                   ($N_0019)    0.0000                       

($N_0020)    0.0000                   ($N_0021)    0.0000                       

($N_0022)    0.0000                   ($N_0023)    0.0000                       

($N_0024)    0.0000                   ($N_0025)    0.0000                       

($N_0026)    0.0000                   ($N_0027)    0.0000                       

($N_0028)    0.0000                   ($N_0029) 636.2E-27                       

($N_0030)    0.0000                   




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_Rede_DHT_B11   0.000E+00
    V_Rede_DHT_C11   0.000E+00
    V_Rede_DHT_C5   0.000E+00
    V_Rede_DHT_B5   0.000E+00
    V_Rede_DHT_A5   0.000E+00
    V_Rede_DHT_A7   0.000E+00
    V_Rede_DHT_B7   0.000E+00
    V_Rede_DHT_C7   0.000E+00
    V_Rede_DHT_A9   0.000E+00
    V_Rede_DHT_B9   0.000E+00
    V_Rede_DHT_C9   0.000E+00
    V_Rede_DHT_A11   0.000E+00
    V_Rede_DHT_C   0.000E+00
    V_Rede_DHT_B   0.000E+00
    V_Rede_DHT_A   0.000E+00
    X_U2.V1      0.000E+00
    X_U1.V1      0.000E+00
    X_U3.V1      0.000E+00

    TOTAL POWER DISSIPATION   0.00E+00  WATTS


**** 11/13/22 18:18:57 *********** Evaluation PSpice (Nov 1999) **************

 * C:\Users\jedua\Desktop\UNICAMP\UNICAMP_2022\2sem2022\TCC\Pspice_Python\Circuits\Circuito5_cargas_RLC.sch


 ****     OPERATING POINT INFORMATION      TEMPERATURE =   27.000 DEG C


******************************************************************************






**** DIODES


NAME         D_rec_C_D1  D_rec_C_D2  D_rec_C_D4  D_rec_C_D3
MODEL        Dbreak      Dbreak      Dbreak      Dbreak    
ID           0.00E+00   -0.00E+00   -0.00E+00    0.00E+00 
VD           1.06E-19   -1.06E-19   -1.06E-19    1.06E-19 
REQ          7.21E+11    7.21E+11    7.21E+11    7.21E+11 
CAP          1.00E-13    1.00E-13    1.00E-13    1.00E-13 

NAME         D_rec_LC_D1             D_rec_LC_D2           
MODEL        Dbreak                  Dbreak                
ID          -0.00E+00                0.00E+00             
VD          -3.89E-19                3.90E-19             
REQ          7.21E+11                7.21E+11             
CAP          1.00E-13                1.00E-13             

NAME         D_rec_LC_D4             D_rec_LC_D3           
MODEL        Dbreak                  Dbreak                
ID          -0.00E+00                0.00E+00             
VD          -3.89E-19                3.90E-19             
REQ          7.21E+11                7.21E+11             
CAP          1.00E-13                1.00E-13             


**** VOLTAGE CONTROLLED SWITCHES


NAME         X_U2.S1     X_U1.S1     X_U3.S1   
MODEL        X_U2.Smod   X_U1.Smod   X_U3.Smod 
I LOAD      -0.00E+00   -0.00E+00    0.00E+00 
V LOAD      -6.62E-27   -6.30E-25    6.36E-25 
R LOAD       1.00E+06    1.00E+06    1.00E+06 
V CTRL       0.00E+00    0.00E+00    0.00E+00 
**** 11/13/22 18:18:57 *********** Evaluation PSpice (Nov 1999) **************

 * C:\Users\jedua\Desktop\UNICAMP\UNICAMP_2022\2sem2022\TCC\Pspice_Python\Circuits\Circuito5_cargas_RLC.sch


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(X_U1.3)    0.0000 (X_U2.3)    0.0000 (X_U3.3)    0.0000 ($N_0001) 234.2E-21    

($N_0002) 46.01E-21                   ($N_0003) 1.134E-30                       

($N_0004) 567.1E-27                   ($N_0005) 234.2E-21                       

($N_0006) 1.013E-24                   ($N_0007) 234.2E-21                       

($N_0008) 46.81E-21                   ($N_0009) 688.7E-27                       

($N_0010) 46.01E-21                   ($N_0011) 46.01E-21                       

($N_0012)    0.0000                   ($N_0013) 567.1E-27                       

($N_0014) -165.9300                   ($N_0015)-1.659E-09                       

($N_0016)  165.9300                   ($N_0017) 1.659E-09                       

($N_0018)  158.1400                   ($N_0019)  155.5400                       

($N_0020) -158.1400                   ($N_0021) -155.5400                       

($N_0022) -160.7300                   ($N_0023)  160.7300                       

($N_0024)    0.0000                   ($N_0025)    0.0000                       

($N_0026)    0.0000                   ($N_0027)  163.3300                       

($N_0028) -163.3300                   ($N_0029) 567.1E-27                       

($N_0030)    0.0000                   




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_Rede_DHT_B11  -1.659E-07
    V_Rede_DHT_C11   1.659E-07
    V_Rede_DHT_C5   1.659E-07
    V_Rede_DHT_B5  -1.659E-07
    V_Rede_DHT_A5   0.000E+00
    V_Rede_DHT_A7   0.000E+00
    V_Rede_DHT_B7  -1.659E-07
    V_Rede_DHT_C7   1.659E-07
    V_Rede_DHT_A9   0.000E+00
    V_Rede_DHT_B9  -1.659E-07
    V_Rede_DHT_C9   1.659E-07
    V_Rede_DHT_A11   0.000E+00
    V_Rede_DHT_C   1.659E-07
    V_Rede_DHT_B  -1.659E-07
    V_Rede_DHT_A   0.000E+00
    X_U2.V1      0.000E+00
    X_U1.V1      0.000E+00
    X_U3.V1      0.000E+00

    TOTAL POWER DISSIPATION   5.51E-05  WATTS



          JOB CONCLUDED

          TOTAL JOB TIME            6.84
