 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : floating_MAC_16
Version: O-2018.06-SP4
Date   : Mon Dec 19 22:16:31 2022
****************************************

Operating Conditions: ff1p16vn40c   Library: saed32rvt_ff1p16vn40c
Wire Load Model Mode: enclosed

  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL/data_buffer_reg[1][9]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_MAC_16    8000                  saed32rvt_ff1p16vn40c
  floating_mul_16    8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL/RESETn (floating_mul_16)                            0.00       2.00 r
  MUL/U50/Y (INVX1_RVT)                                   0.02       2.02 f
  MUL/U32/Y (INVX1_RVT)                                   0.02       2.03 r
  MUL/U31/Y (AO22X1_RVT)                                  0.03       2.06 r
  MUL/data_buffer_reg[1][9]/D (DFFX1_RVT)                 0.00       2.06 r
  data arrival time                                                  2.06

  clock MAIN_CLOCK (rise edge)                           10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  MUL/data_buffer_reg[1][9]/CLK (DFFX1_RVT)               0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.42


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL/data_buffer_reg[1][8]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_MAC_16    8000                  saed32rvt_ff1p16vn40c
  floating_mul_16    8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL/RESETn (floating_mul_16)                            0.00       2.00 r
  MUL/U50/Y (INVX1_RVT)                                   0.02       2.02 f
  MUL/U35/Y (INVX1_RVT)                                   0.02       2.03 r
  MUL/U28/Y (AO22X1_RVT)                                  0.03       2.06 r
  MUL/data_buffer_reg[1][8]/D (DFFX1_RVT)                 0.00       2.06 r
  data arrival time                                                  2.06

  clock MAIN_CLOCK (rise edge)                           10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  MUL/data_buffer_reg[1][8]/CLK (DFFX1_RVT)               0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.42


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL/data_buffer_reg[1][7]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_MAC_16    8000                  saed32rvt_ff1p16vn40c
  floating_mul_16    8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL/RESETn (floating_mul_16)                            0.00       2.00 r
  MUL/U44/Y (INVX1_RVT)                                   0.02       2.02 f
  MUL/U29/Y (INVX1_RVT)                                   0.02       2.03 r
  MUL/U25/Y (AO22X1_RVT)                                  0.03       2.06 r
  MUL/data_buffer_reg[1][7]/D (DFFX1_RVT)                 0.00       2.06 r
  data arrival time                                                  2.06

  clock MAIN_CLOCK (rise edge)                           10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  MUL/data_buffer_reg[1][7]/CLK (DFFX1_RVT)               0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.42


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL/data_buffer_reg[1][6]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_MAC_16    8000                  saed32rvt_ff1p16vn40c
  floating_mul_16    8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL/RESETn (floating_mul_16)                            0.00       2.00 r
  MUL/U50/Y (INVX1_RVT)                                   0.02       2.02 f
  MUL/U32/Y (INVX1_RVT)                                   0.02       2.03 r
  MUL/U22/Y (AO22X1_RVT)                                  0.03       2.06 r
  MUL/data_buffer_reg[1][6]/D (DFFX1_RVT)                 0.00       2.06 r
  data arrival time                                                  2.06

  clock MAIN_CLOCK (rise edge)                           10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  MUL/data_buffer_reg[1][6]/CLK (DFFX1_RVT)               0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.42


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL/data_buffer_reg[1][5]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_MAC_16    8000                  saed32rvt_ff1p16vn40c
  floating_mul_16    8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL/RESETn (floating_mul_16)                            0.00       2.00 r
  MUL/U50/Y (INVX1_RVT)                                   0.02       2.02 f
  MUL/U35/Y (INVX1_RVT)                                   0.02       2.03 r
  MUL/U19/Y (AO22X1_RVT)                                  0.03       2.06 r
  MUL/data_buffer_reg[1][5]/D (DFFX1_RVT)                 0.00       2.06 r
  data arrival time                                                  2.06

  clock MAIN_CLOCK (rise edge)                           10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  MUL/data_buffer_reg[1][5]/CLK (DFFX1_RVT)               0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.42


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL/data_buffer_reg[1][4]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_MAC_16    8000                  saed32rvt_ff1p16vn40c
  floating_mul_16    8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL/RESETn (floating_mul_16)                            0.00       2.00 r
  MUL/U44/Y (INVX1_RVT)                                   0.02       2.02 f
  MUL/U29/Y (INVX1_RVT)                                   0.02       2.03 r
  MUL/U16/Y (AO22X1_RVT)                                  0.03       2.06 r
  MUL/data_buffer_reg[1][4]/D (DFFX1_RVT)                 0.00       2.06 r
  data arrival time                                                  2.06

  clock MAIN_CLOCK (rise edge)                           10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  MUL/data_buffer_reg[1][4]/CLK (DFFX1_RVT)               0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.42


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL/data_buffer_reg[1][3]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_MAC_16    8000                  saed32rvt_ff1p16vn40c
  floating_mul_16    8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL/RESETn (floating_mul_16)                            0.00       2.00 r
  MUL/U44/Y (INVX1_RVT)                                   0.02       2.02 f
  MUL/U26/Y (INVX1_RVT)                                   0.02       2.03 r
  MUL/U13/Y (AO22X1_RVT)                                  0.03       2.06 r
  MUL/data_buffer_reg[1][3]/D (DFFX1_RVT)                 0.00       2.06 r
  data arrival time                                                  2.06

  clock MAIN_CLOCK (rise edge)                           10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  MUL/data_buffer_reg[1][3]/CLK (DFFX1_RVT)               0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.42


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL/data_buffer_reg[1][2]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_MAC_16    8000                  saed32rvt_ff1p16vn40c
  floating_mul_16    8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL/RESETn (floating_mul_16)                            0.00       2.00 r
  MUL/U44/Y (INVX1_RVT)                                   0.02       2.02 f
  MUL/U26/Y (INVX1_RVT)                                   0.02       2.03 r
  MUL/U10/Y (AO22X1_RVT)                                  0.03       2.06 r
  MUL/data_buffer_reg[1][2]/D (DFFX1_RVT)                 0.00       2.06 r
  data arrival time                                                  2.06

  clock MAIN_CLOCK (rise edge)                           10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  MUL/data_buffer_reg[1][2]/CLK (DFFX1_RVT)               0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.42


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL/data_buffer_reg[1][1]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_MAC_16    8000                  saed32rvt_ff1p16vn40c
  floating_mul_16    8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL/RESETn (floating_mul_16)                            0.00       2.00 r
  MUL/U44/Y (INVX1_RVT)                                   0.02       2.02 f
  MUL/U26/Y (INVX1_RVT)                                   0.02       2.03 r
  MUL/U7/Y (AO22X1_RVT)                                   0.03       2.06 r
  MUL/data_buffer_reg[1][1]/D (DFFX1_RVT)                 0.00       2.06 r
  data arrival time                                                  2.06

  clock MAIN_CLOCK (rise edge)                           10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  MUL/data_buffer_reg[1][1]/CLK (DFFX1_RVT)               0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.42


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: MUL/data_buffer_reg[1][0]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_MAC_16    8000                  saed32rvt_ff1p16vn40c
  floating_mul_16    8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  RESETn (in)                                             0.00       2.00 r
  MUL/RESETn (floating_mul_16)                            0.00       2.00 r
  MUL/U50/Y (INVX1_RVT)                                   0.02       2.02 f
  MUL/U35/Y (INVX1_RVT)                                   0.02       2.03 r
  MUL/U4/Y (AO22X1_RVT)                                   0.03       2.06 r
  MUL/data_buffer_reg[1][0]/D (DFFX1_RVT)                 0.00       2.06 r
  data arrival time                                                  2.06

  clock MAIN_CLOCK (rise edge)                           10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  MUL/data_buffer_reg[1][0]/CLK (DFFX1_RVT)               0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.42


1
