if [ -s patches/ethernet.patch ] ; then cd ethernet/verilog-ethernet && ( git apply -R --check ../../patches/ethernet.patch 2>/dev/null || git apply ../../patches/ethernet.patch ) ; fi
if [ -s patches/rocket-chip.patch ] ; then cd rocket-chip && ( git apply -R --check ../patches/rocket-chip.patch 2>/dev/null || git apply ../patches/rocket-chip.patch ) ; fi
if [ -s patches/riscv-boom.patch ] ; then cd generators/riscv-boom && ( git apply -R --check ../../patches/riscv-boom.patch 2>/dev/null || git apply ../../patches/riscv-boom.patch ) ; fi
if [ -s patches/sifive-cache.patch ] ; then cd generators/sifive-cache && ( git apply -R --check ../../patches/sifive-cache.patch 2>/dev/null || git apply ../../patches/sifive-cache.patch ) ; fi
if [ -s patches/gemmini.patch ] ; then cd generators/gemmini && ( git apply -R --check ../../patches/gemmini.patch 2>/dev/null || git apply ../../patches/gemmini.patch ) ; fi
mkdir -p workspace && touch workspace/patch-hdl-done
[1;34m[Make state][0m rocket-dts
rm -rf workspace/rocket64b1_partition/tmp
mkdir -p workspace/rocket64b1_partition/tmp
cp rocket-chip/bootrom/bootrom.img workspace/bootrom.img
java -Xmx25G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/name/vivado_prj/vivado-risc-v/sbt-launch.jar "runMain freechips.rocketchip.diplomacy.Main --dir `realpath workspace/rocket64b1_partition/tmp` --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition"
WARNING: A terminally deprecated method in java.lang.System has been called
WARNING: System::setSecurityManager has been called by sbt.TrapExit$ (file:/home/name/.sbt/boot/scala-2.12.10/org.scala-sbt/sbt/1.3.13/run_2.12-1.3.13.jar)
WARNING: Please consider reporting this to the maintainers of sbt.TrapExit$
WARNING: System::setSecurityManager will be removed in a future release
[info] welcome to sbt 1.3.13 (Ubuntu Java 17.0.15)
[info] loading settings for project vivado-risc-v-build from plugins.sbt ...
[info] loading project definition from /home/name/vivado_prj/vivado-risc-v/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils2 from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] resolving key references (11552 settings) ...
[info] set current project to vivado (in build file:/home/name/vivado_prj/vivado-risc-v/)
[warn] There may be incompatibilities among your library dependencies; run 'evicted' to see detailed eviction warnings.
[warn] There may be incompatibilities among your library dependencies; run 'evicted' to see detailed eviction warnings.
[warn] There may be incompatibilities among your library dependencies; run 'evicted' to see detailed eviction warnings.
[warn] There may be incompatibilities among your library dependencies; run 'evicted' to see detailed eviction warnings.
[warn] There may be incompatibilities among your library dependencies; run 'evicted' to see detailed eviction warnings.
[warn] There may be incompatibilities among your library dependencies; run 'evicted' to see detailed eviction warnings.
[warn] There may be incompatibilities among your library dependencies; run 'evicted' to see detailed eviction warnings.
[warn] There may be incompatibilities among your library dependencies; run 'evicted' to see detailed eviction warnings.
[info] Compiling 1 Scala source to /home/name/vivado_prj/vivado-risc-v/rocket-chip/cde/target/scala-2.13/classes ...
[info] Done compiling.
[info] Compiling 1 Scala source to /home/name/vivado_prj/vivado-risc-v/rocket-chip/macros/target/scala-2.13/classes ...
[info] Done compiling.
[info] Compiling 1 Scala source to /home/name/vivado_prj/vivado-risc-v/generators/targetutils/target/scala-2.13/classes ...
[warn] /home/name/vivado_prj/vivado-risc-v/generators/targetutils/src/main/scala/midas/annotations.scala:189:76: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method enclosingModule,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]   def enclosingModuleTarget(): ModuleTarget = ModuleTarget(target.circuit, enclosingModule)
[warn]                                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/targetutils/src/main/scala/midas/annotations.scala:8:8: Importing from firrtl is deprecated as of Chisel's 3.6.0 release.
[warn] import firrtl.{RenameMap}
[warn]        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/targetutils/src/main/scala/midas/annotations.scala:9:8: Importing from firrtl is deprecated as of Chisel's 3.6.0 release.
[warn] import firrtl.annotations._
[warn]        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/targetutils/src/main/scala/midas/annotations.scala:10:8: Importing from firrtl is deprecated as of Chisel's 3.6.0 release.
[warn] import firrtl.transforms.DontTouchAllTargets
[warn]        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/targetutils/src/main/scala/midas/annotations.scala:75:7: method with a single empty parameter list overrides method without any parameter list
[warn]   def toFirrtl() = SynthPrintfAnnotation(args.map(getTargetsFromArg),
[warn]       ^
[warn] 5 warnings found
[info] Done compiling.
[info] Compiling 20 Scala sources to /home/name/vivado_prj/vivado-risc-v/rocket-chip/hardfloat/target/scala-2.13/classes ...
[warn] 535 feature warnings; re-run with -feature for details
[warn] one warning found
[info] Done compiling.
[info] Compiling 314 Scala sources to /home/name/vivado_prj/vivado-risc-v/rocket-chip/target/scala-2.13/classes ...
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/ahb/AHBLite.scala:16:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/apb/ToTL.scala:11:34: Unused import
[warn] import freechips.rocketchip.util._
[warn]                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/apb/ToTL.scala:43:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala:26:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala:49:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/AsyncCrossing.scala:49:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:41:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/Buffer.scala:41:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:30:14: parameter value x in method bytes1 is never used
[warn]   def bytes1(x:Int=0) = {
[warn]              ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:108:27: parameter value params in class AXI4AsyncBundleBase is never used
[warn] class AXI4AsyncBundleBase(params: AXI4AsyncBundleParameters) extends Bundle
[warn]                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/Credited.scala:20:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/Credited.scala:20:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/Credited.scala:44:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/Credited.scala:69:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/CrossingHelper.scala:27:29: pattern var direction in method apply is never used: use a wildcard `_` or suppress this warning with `direction@_`
[warn]       case RationalCrossing(direction) =>
[warn]                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/CrossingHelper.scala:57:29: pattern var direction in method apply is never used: use a wildcard `_` or suppress this warning with `direction@_`
[warn]       case RationalCrossing(direction) =>
[warn]                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:45:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/Delayer.scala:48:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/Filter.scala:34:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/Filter.scala:34:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:40:11: local val masters in value $anonfun is never used
[warn]       val masters   = master.masters
[warn]           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:71:13: local val lo in method fragment is never used
[warn]         val lo = if (lgBytes == 0) 0.U else addr(lgBytes-1, 0)
[warn]             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:60:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axis/Buffer.scala:13:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axis/Buffer.scala:13:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Custom.scala:85:70: pattern var d in value $anonfun is never used: use a wildcard `_` or suppress this warning with `d@_`
[warn]     sink.data := (decoded zip sources).foldLeft(0.U){ case (result, (d, i)) => result | Mux(i.ready, i.data, 0.U)}
[warn]                                                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Custom.scala:65:16: parameter value seq in anonymous function is never used
[warn]     sinkFn = { seq => new DebugCustomNull()},
[warn]                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Debug.scala:1317:13: local val hartselIndex in value <local Impl> is never used
[warn]         val hartselIndex        = UIntToOH(io.innerCtrl.bits.hartsel)
[warn]             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Debug.scala:1471:80: pattern var i in value $anonfun is never used: use a wildcard `_` or suppress this warning with `i@_`
[warn]         (abstractDataMem zip custom_bytes).zipWithIndex.foreach {case ((a, b), i) =>
[warn]                                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Debug.scala:1664:20: pattern var customP in value <local Impl> is never used: use a wildcard `_` or suppress this warning with `customP@_`
[warn]       val (custom, customP) = customNode.in.head
[warn]                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Debug.scala:1761:12: pattern var custom in value accessRegIsCustom is never used: use a wildcard `_` or suppress this warning with `custom@_`
[warn]       val (custom, customP) = customNode.in.head
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Debug.scala:1827:20: pattern var customP in value <local Impl> is never used: use a wildcard `_` or suppress this warning with `customP@_`
[warn]       val (custom, customP) = customNode.in.head
[warn]                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Debug.scala:52:17: parameter value cfg in method IMPEBREAK is never used
[warn]   def IMPEBREAK(cfg: DebugModuleParams) = { DATA - 4 }
[warn]                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Debug.scala:792:26: parameter value x in anonymous function is never used
[warn]       hartIdToHartSel = (x) => 0.U,
[warn]                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Periphery.scala:7:21: Unused import
[warn] import chisel3.util._
[warn]                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Periphery.scala:258:13: local val dtm in value $anonfun is never used
[warn]         val dtm = Module(new SimDTM).connect(c, r, d, out)
[warn]             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Periphery.scala:261:13: local val jtag in value $anonfun is never used
[warn]         val jtag = Module(new SimJTAG(tickDelay=3)).connect(sj.jtag, c, r, ~r, out)
[warn]             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Periphery.scala:77:55: parameter value params in anonymous function is never used
[warn]   lazy val debugCustomXbarOpt = p(DebugModuleKey).map(params => LazyModule( new DebugCustomXbar(outputRequiresInput = false)))
[warn]                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Periphery.scala:84:47: parameter value params in anonymous function is never used
[warn]   lazy val debugOpt = p(DebugModuleKey).map { params =>
[warn]                                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Periphery.scala:250:7: parameter value tckHalfPeriod in method connectDebug is never used
[warn]       tckHalfPeriod: Int = 2,
[warn]       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Periphery.scala:251:7: parameter value cmdDelay in method connectDebug is never used
[warn]       cmdDelay: Int = 2,
[warn]       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Periphery.scala:267:27: parameter value apb in anonymous function is never used
[warn]       debug.apb.foreach { apb =>
[warn]                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/AddressDecoder.scala:129:12: pattern var bestScore in method recurse is never used: use a wildcard `_` or suppress this warning with `bestScore@_`
[warn]       val (bestScore, bestBit, bestPartitions) = candidates.min(Ordering.by[(Seq[Int], BigInt, Partitions), Iterable[Int]](_._1.toIterable))
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1293:9: local val info in method bind is never used
[warn]     val info = sourceLine(sourceInfo, " at ", "")
[warn]         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Nodes.scala:70:20: parameter value node in method mixI is never used
[warn]   def mixI(pu: UI, node: InwardNode[DI, UI, BI]): UI = pu
[warn]                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Nodes.scala:127:20: parameter value node in method mixO is never used
[warn]   def mixO(pd: DO, node: OutwardNode[DO, UO, BO]): DO = pd
[warn]                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Resources.scala:150:12: pattern var named in method describeName is never used: use a wildcard `_` or suppress this warning with `named@_`
[warn]       val (named, bulk) = reg.partition { case (k, v) => DiplomacyUtils.regName(k).isDefined }
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Resources.scala:150:19: pattern var bulk in method describeName is never used: use a wildcard `_` or suppress this warning with `bulk@_`
[warn]       val (named, bulk) = reg.partition { case (k, v) => DiplomacyUtils.regName(k).isDefined }
[warn]                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Resources.scala:150:52: pattern var v in value $anonfun is never used: use a wildcard `_` or suppress this warning with `v@_`
[warn]       val (named, bulk) = reg.partition { case (k, v) => DiplomacyUtils.regName(k).isDefined }
[warn]                                                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Resources.scala:197:50: pattern var v in value $anonfun is never used: use a wildcard `_` or suppress this warning with `v@_`
[warn]     val (named, bulk) = reg.partition { case (k, v) => DiplomacyUtils.regName(k).isDefined }
[warn]                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Resources.scala:340:37: pattern var addr in value childAddresses is never used: use a wildcard `_` or suppress this warning with `addr@_`
[warn]       case Some(Seq(ResourceMapping(addr, delta, perm))) => mapChildren(offset+delta)
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Resources.scala:340:50: pattern var perm in value childAddresses is never used: use a wildcard `_` or suppress this warning with `perm@_`
[warn]       case Some(Seq(ResourceMapping(addr, delta, perm))) => mapChildren(offset+delta)
[warn]                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/package.scala:237:27: parameter value value in method noCrossing is never used
[warn]   implicit def noCrossing(value: NoCrossing.type): ClockCrossingType = SynchronousCrossing(BufferParams.none)
[warn]                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/formal/FormalUtils.scala:68:9: local val src_wrap in method apply is never used
[warn]     val src_wrap = s"@[${proposed_src}]"
[warn]         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/formal/FormalUtils.scala:122:23: pattern var filename in value line_info is never used: use a wildcard `_` or suppress this warning with `filename@_`
[warn]       case SourceLine(filename, line, col) => line.toString
[warn]                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/formal/FormalUtils.scala:122:39: pattern var col in value line_info is never used: use a wildcard `_` or suppress this warning with `col@_`
[warn]       case SourceLine(filename, line, col) => line.toString
[warn]                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/groundtest/Configs.scala:29:27: parameter value site in anonymous function is never used
[warn]   new BaseConfig().alter((site,here,up) => {
[warn]                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/groundtest/Configs.scala:29:32: parameter value here in anonymous function is never used
[warn]   new BaseConfig().alter((site,here,up) => {
[warn]                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/groundtest/Configs.scala:29:37: parameter value up in anonymous function is never used
[warn]   new BaseConfig().alter((site,here,up) => {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/groundtest/Configs.scala:43:25: parameter value here in anonymous function is never used
[warn] ) extends Config((site, here, up) => {
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/groundtest/Tile.scala:10:54: Unused import
[warn] import freechips.rocketchip.rocket.{BuildHellaCache, DCache, DCacheModule, ICacheParams, NonBlockingDCache, NonBlockingDCacheModule, RocketCoreParams}
[warn]                                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/groundtest/Tile.scala:10:90: Unused import
[warn] import freechips.rocketchip.rocket.{BuildHellaCache, DCache, DCacheModule, ICacheParams, NonBlockingDCache, NonBlockingDCacheModule, RocketCoreParams}
[warn]                                                                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/groundtest/Tile.scala:10:109: Unused import
[warn] import freechips.rocketchip.rocket.{BuildHellaCache, DCache, DCacheModule, ICacheParams, NonBlockingDCache, NonBlockingDCacheModule, RocketCoreParams}
[warn]                                                                                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/groundtest/Tile.scala:41:39: parameter value dc in anonymous function is never used
[warn]   val dcacheOpt = params.dcache.map { dc => LazyModule(p(BuildHellaCache)(this)(p)) }
[warn]                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/interrupts/Bundles.scala:6:34: Unused import
[warn] import freechips.rocketchip.util._
[warn]                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/interrupts/Crossing.scala:40:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/interrupts/Crossing.scala:40:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/interrupts/Crossing.scala:68:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/interrupts/Crossing.scala:68:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/interrupts/Crossing.scala:89:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/interrupts/Crossing.scala:89:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/interrupts/Crossing.scala:110:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/interrupts/Crossing.scala:110:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/interrupts/CrossingHelper.scala:33:74: pattern var sinkDebit in method apply is never used: use a wildcard `_` or suppress this warning with `sinkDebit@_`
[warn]       case CreditedCrossing(CreditedDelay(sourceDebit, _), CreditedDelay(sinkDebit, _)) =>
[warn]                                                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/interrupts/CrossingHelper.scala:63:32: pattern var buffer in method apply is never used: use a wildcard `_` or suppress this warning with `buffer@_`
[warn]       case SynchronousCrossing(buffer) =>
[warn]                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/interrupts/CrossingHelper.scala:65:74: pattern var sinkDebit in method apply is never used: use a wildcard `_` or suppress this warning with `sinkDebit@_`
[warn]       case CreditedCrossing(CreditedDelay(sourceDebit, _), CreditedDelay(sinkDebit, _)) =>
[warn]                                                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/jtag/JtagShifter.scala:101:31: parameter value x in anonymous function is never used
[warn]   val regs = (0 until n) map (x => Reg(Bool()))
[warn]                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/jtag/JtagShifter.scala:154:31: parameter value x in anonymous function is never used
[warn]   val regs = (0 until n) map (x => Reg(Bool()))
[warn]                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/jtag/JtagTap.scala:216:78: pattern var icode in value $anonfun is never used: use a wildcard `_` or suppress this warning with `icode@_`
[warn]     val chainToIcode = (SortedMap(allInstructions.toList:_*).groupBy { case (icode, chain) => chain } map {
[warn]                                                                              ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/prci/ClockGroupDriver.scala:23:60: parameter value vn in anonymous function is never used
[warn]   def driveFromImplicitClock: DriveFn = { (groups, num, p, vn) =>
[warn]                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegField.scala:40:53: parameter value ready in anonymous function is never used
[warn]   implicit def apply(x: UInt):RegReadFn = RegReadFn(ready => (true.B, x))
[warn]                                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegField.scala:42:22: parameter value x in method apply is never used
[warn]   implicit def apply(x: Unit):RegReadFn = RegReadFn(0.U)
[warn]                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegField.scala:76:22: parameter value x in method apply is never used
[warn]   implicit def apply(x: Unit): RegWriteFn = RegWriteFn((valid, data) => { true.B })
[warn]                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegField.scala:76:57: parameter value valid in anonymous function is never used
[warn]   implicit def apply(x: Unit): RegWriteFn = RegWriteFn((valid, data) => { true.B })
[warn]                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegField.scala:76:64: parameter value data in anonymous function is never used
[warn]   implicit def apply(x: Unit): RegWriteFn = RegWriteFn((valid, data) => { true.B })
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegMapper.scala:49:74: pattern var rfield in value $anonfun is never used: use a wildcard `_` or suppress this warning with `rfield@_`
[warn]     (bitmap.init zip bitmap.tail) foreach { case ((lbit, lfield), (rbit, rfield)) =>
[warn]                                                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegisterRouter.scala:39:22: parameter value resources in method extraResources is never used
[warn]   def extraResources(resources: ResourceBindings) = Map[String, Seq[ResourceValue]]()
[warn]                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/Test.scala:50:32: parameter value ready in anonymous function is never used
[warn]   def random: Bool => Bool = { ready =>
[warn]                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/AMOALU.scala:53:41: parameter value p in class AMOALU is never used
[warn] class AMOALU(operandBits: Int)(implicit p: Parameters) extends Module {
[warn]                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/BTB.scala:110:21: parameter value addr in method updateHistory is never used
[warn]   def updateHistory(addr: UInt, d: BHTResp, taken: Bool): Unit = {
[warn]                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/Breakpoint.scala:58:12: parameter value dummy in method mask is never used
[warn]   def mask(dummy: Int = 0) =
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/CSR.scala:136:26: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `write`'s return type
[warn]   def write(wdata: UInt) {
[warn]                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/CSR.scala:893:14: pattern var is_break in value $anonfun is never used: use a wildcard `_` or suppress this warning with `is_break@_`
[warn]     val _ :: is_break :: is_ret :: _ :: is_wfi :: is_sfence :: is_hfence_vvma :: is_hfence_gvma :: is_hlsv :: Nil =
[warn]              ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/CSR.scala:1170:41: pattern var v in value $anonfun is never used: use a wildcard `_` or suppress this warning with `v@_`
[warn]   coverable_counters.foreach( {case (k, v) => {
[warn]                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/CSR.scala:586:38: parameter value c in anonymous function is never used
[warn]   val reg_hpmevent = io.counters.map(c => RegInit(0.U(xLen.W)))
[warn]                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/CSR.scala:884:46: parameter value x in anonymous function is never used
[warn]     DecodeLogic(insn, decode_table(0)._2.map(x=>X), decode_table).map(system_insn && _.asBool)
[warn]                                              ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/CSR.scala:894:55: parameter value x in anonymous function is never used
[warn]       DecodeLogic(io_dec.inst, decode_table(0)._2.map(x=>X), decode_table).map(_.asBool)
[warn]                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/CSR.scala:1179:23: parameter value vio in anonymous function is never used
[warn]   io.vector.foreach { vio =>
[warn]                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/DCache.scala:67:57: parameter value i in anonymous function is never used
[warn]       array.write(addr, VecInit((0 until nWays).flatMap(i => wData)), wMaskSlice)
[warn]                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/DCache.scala:1177:22: parameter value vaddr in method addressToProbe is never used
[warn]   def addressToProbe(vaddr: UInt, paddr: UInt): TLBundleB = {
[warn]                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/DCache.scala:1184:15: parameter value vaddr in method acquire is never used
[warn]   def acquire(vaddr: UInt, paddr: UInt, param: UInt): TLBundleA = {
[warn]               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/DebugROB.scala:95:79: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `pushWb`'s return type
[warn]     hartid: UInt, valid: Bool, tag: UInt, data: UInt)(implicit p: Parameters) {
[warn]                                                                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/DebugROB.scala:8:30: Unused import
[warn] import chisel3.experimental.{IntParam}
[warn]                              ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/Frontend.scala:396:15: private val deviceOpt in trait HasICacheFrontend is never used
[warn]   private val deviceOpt = if (tileParams.icache.get.itimAddr.isDefined) Some(frontend.icache.device) else None
[warn]               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/HellaCache.scala:195:57: parameter value x in anonymous function is never used
[warn]   protected def cacheClientParameters = cfg.scratch.map(x => Seq()).getOrElse(Seq(TLMasterParameters.v1(
[warn]                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/ICache.scala:274:33: parameter value tl in anonymous function is never used
[warn]   val scratchpadMax = tl_in.map(tl => Reg(UInt(log2Ceil(nSets * (nWays - 1)).W)))
[warn]                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/ICache.scala:285:58: parameter value dummy in anonymous function is never used
[warn]   val scratchpadBase = outer.icacheParams.itimAddr.map { dummy =>
[warn]                                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/PTW.scala:403:34: pattern var l2_tlb_ram in value <local PTW> is never used: use a wildcard `_` or suppress this warning with `l2_tlb_ram@_`
[warn]   val (l2_hit, l2_error, l2_pte, l2_tlb_ram) = if (coreParams.nL2TLBEntries == 0) (false.B, false.B, WireDefault(0.U.asTypeOf(new PTE)), None) else {
[warn]                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/PTW.scala:139:13: parameter value dummy in method table is never used
[warn]   def table(dummy: Int = 0) = v && !r && !w && !x && !d && !a && !u && reserved_for_future === 0.U
[warn]             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/PTW.scala:141:12: parameter value dummy in method leaf is never used
[warn]   def leaf(dummy: Int = 0) = v && (r || (x && !w)) && a
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/PTW.scala:143:10: parameter value dummy in method ur is never used
[warn]   def ur(dummy: Int = 0) = sr() && u
[warn]          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/PTW.scala:145:10: parameter value dummy in method uw is never used
[warn]   def uw(dummy: Int = 0) = sw() && u
[warn]          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/PTW.scala:147:10: parameter value dummy in method ux is never used
[warn]   def ux(dummy: Int = 0) = sx() && u
[warn]          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/PTW.scala:149:10: parameter value dummy in method sr is never used
[warn]   def sr(dummy: Int = 0) = leaf() && r
[warn]          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/PTW.scala:151:10: parameter value dummy in method sw is never used
[warn]   def sw(dummy: Int = 0) = leaf() && w && d
[warn]          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/PTW.scala:153:10: parameter value dummy in method sx is never used
[warn]   def sx(dummy: Int = 0) = leaf() && x
[warn]          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/PTW.scala:155:18: parameter value dummy in method isFullPerm is never used
[warn]   def isFullPerm(dummy: Int = 0) = uw() && ux()
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/TLB.scala:469:11: local val waddr in value <local TLB> is never used
[warn]       val waddr = Mux(r_superpage_hit.valid && usingHypervisor.B, r_superpage_hit.bits, r_superpage_repl_addr)
[warn]           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/TLBPermissions.scala:63:9: local val permissions in method apply is never used
[warn]     val permissions = managers.foreach { m =>
[warn]         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/TLBPermissions.scala:78:54: pattern var eq in value $anonfun is never used: use a wildcard `_` or suppress this warning with `eq@_`
[warn]       val (yesm, nom) = grouped.partition { case (k, eq) => prop(k) }
[warn]                                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/BankedL2Params.scala:74:5: parameter value location in method broadcastManagerFn is never used
[warn]     location: HierarchicalLocation,
[warn]     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/BaseSubsystem.scala:101:9: local var hertz in value <local BaseSubsystem> is never updated: consider using immutable val
[warn]     var hertz = p(DTSTimebase) // add for timebase-frequency
[warn]         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:15:50: parameter value here in anonymous function is never used
[warn] class BaseSubsystemConfig extends Config ((site, here, up) => {
[warn]                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:15:56: parameter value up in anonymous function is never used
[warn] class BaseSubsystemConfig extends Config ((site, here, up) => {
[warn]                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:50:44: parameter value here in anonymous function is never used
[warn] class WithJustOneBus extends Config((site, here, up) => {
[warn]                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:50:50: parameter value up in anonymous function is never used
[warn] class WithJustOneBus extends Config((site, here, up) => {
[warn]                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:56:55: parameter value here in anonymous function is never used
[warn] class WithIncoherentBusTopology extends Config((site, here, up) => {
[warn]                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:56:61: parameter value up in anonymous function is never used
[warn] class WithIncoherentBusTopology extends Config((site, here, up) => {
[warn]                                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:70:53: parameter value here in anonymous function is never used
[warn] class WithCoherentBusTopology extends Config((site, here, up) => {
[warn]                                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:70:59: parameter value up in anonymous function is never used
[warn] class WithCoherentBusTopology extends Config((site, here, up) => {
[warn]                                                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:94:25: parameter value here in anonymous function is never used
[warn] ) extends Config((site, here, up) => {
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:121:25: parameter value here in anonymous function is never used
[warn] ) extends Config((site, here, up) => {
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:154:25: parameter value here in anonymous function is never used
[warn] ) extends Config((site, here, up) => {
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:183:43: parameter value here in anonymous function is never used
[warn] class With1TinyCore extends Config((site, here, up) => {
[warn]                                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:183:49: parameter value up in anonymous function is never used
[warn] class With1TinyCore extends Config((site, here, up) => {
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:218:48: parameter value here in anonymous function is never used
[warn] class WithNBanks(n: Int) extends Config((site, here, up) => {
[warn]                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:222:58: parameter value here in anonymous function is never used
[warn] class WithNTrackersPerBank(n: Int) extends Config((site, here, up) => {
[warn]                                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:227:57: parameter value here in anonymous function is never used
[warn] class WithL1ICacheSets(sets: Int) extends Config((site, here, up) => {
[warn]                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:236:57: parameter value here in anonymous function is never used
[warn] class WithL1DCacheSets(sets: Int) extends Config((site, here, up) => {
[warn]                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:244:57: parameter value here in anonymous function is never used
[warn] class WithL1ICacheWays(ways: Int) extends Config((site, here, up) => {
[warn]                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:252:57: parameter value here in anonymous function is never used
[warn] class WithL1DCacheWays(ways: Int) extends Config((site, here, up) => {
[warn]                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:261:60: parameter value here in anonymous function is never used
[warn] class WithRocketCacheRowBits(n: Int) extends Config((site, here, up) => {
[warn]                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:270:58: parameter value site in anonymous function is never used
[warn] class WithCacheBlockBytes(linesize: Int) extends Config((site, here, up) => {
[warn]                                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:270:64: parameter value here in anonymous function is never used
[warn] class WithCacheBlockBytes(linesize: Int) extends Config((site, here, up) => {
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:270:70: parameter value up in anonymous function is never used
[warn] class WithCacheBlockBytes(linesize: Int) extends Config((site, here, up) => {
[warn]                                                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:274:56: parameter value here in anonymous function is never used
[warn] class WithBufferlessBroadcastHub extends Config((site, here, up) => {
[warn]                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:290:49: parameter value here in anonymous function is never used
[warn] class WithIncoherentTiles extends Config((site, here, up) => {
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:304:38: parameter value here in anonymous function is never used
[warn] class WithRV32 extends Config((site, here, up) => {
[warn]                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:315:38: parameter value here in anonymous function is never used
[warn] class WithFP16 extends Config((site, here, up) => {
[warn]                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:326:60: parameter value here in anonymous function is never used
[warn] class WithNonblockingL1(nMSHRs: Int) extends Config((site, here, up) => {
[warn]                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:334:58: parameter value here in anonymous function is never used
[warn] class WithNBreakpoints(hwbp: Int) extends Config ((site, here, up) => {
[warn]                                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:342:66: parameter value here in anonymous function is never used
[warn] class WithHypervisor(hext: Boolean = true) extends Config((site, here, up) => {
[warn]                                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:350:39: parameter value site in anonymous function is never used
[warn] class WithRoccExample extends Config((site, here, up) => {
[warn]                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:350:45: parameter value here in anonymous function is never used
[warn] class WithRoccExample extends Config((site, here, up) => {
[warn]                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:350:51: parameter value up in anonymous function is never used
[warn] class WithRoccExample extends Config((site, here, up) => {
[warn]                                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:370:44: parameter value here in anonymous function is never used
[warn] class WithDefaultBtb extends Config((site, here, up) => {
[warn]                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:378:44: parameter value here in anonymous function is never used
[warn] class WithFastMulDiv extends Config((site, here, up) => {
[warn]                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:387:43: parameter value here in anonymous function is never used
[warn] class WithoutMulDiv extends Config((site, here, up) => {
[warn]                                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:395:40: parameter value here in anonymous function is never used
[warn] class WithoutFPU extends Config((site, here, up) => {
[warn]                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:403:51: parameter value here in anonymous function is never used
[warn] class WithFPUWithoutDivSqrt extends Config((site, here, up) => {
[warn]                                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:411:72: parameter value here in anonymous function is never used
[warn] class WithRocketDebugROB(enable: Boolean = true) extends Config((site, here, up) => {
[warn]                                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:419:69: parameter value here in anonymous function is never used
[warn] class WithRocketCease(enable: Boolean = true) extends Config((site, here, up) => {
[warn]                                                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:427:53: parameter value here in anonymous function is never used
[warn] class WithNoSimulationTimeout extends Config((site, here, up) => {
[warn]                                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:435:66: parameter value here in anonymous function is never used
[warn] class WithBootROMFile(bootROMFile: String) extends Config((site, here, up) => {
[warn]                                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:439:81: parameter value site in anonymous function is never used
[warn] class WithClockGateModel(file: String = "/vsrc/EICG_wrapper.v") extends Config((site, here, up) => {
[warn]                                                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:439:87: parameter value here in anonymous function is never used
[warn] class WithClockGateModel(file: String = "/vsrc/EICG_wrapper.v") extends Config((site, here, up) => {
[warn]                                                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:439:93: parameter value up in anonymous function is never used
[warn] class WithClockGateModel(file: String = "/vsrc/EICG_wrapper.v") extends Config((site, here, up) => {
[warn]                                                                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:443:56: parameter value here in anonymous function is never used
[warn] class WithSynchronousRocketTiles extends Config((site, here, up) => {
[warn]                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:451:35: parameter value depth in class WithAsynchronousRocketTiles is never used
[warn] class WithAsynchronousRocketTiles(depth: Int, sync: Int) extends Config((site, here, up) => {
[warn]                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:451:47: parameter value sync in class WithAsynchronousRocketTiles is never used
[warn] class WithAsynchronousRocketTiles(depth: Int, sync: Int) extends Config((site, here, up) => {
[warn]                                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:451:80: parameter value here in anonymous function is never used
[warn] class WithAsynchronousRocketTiles(depth: Int, sync: Int) extends Config((site, here, up) => {
[warn]                                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:459:53: parameter value here in anonymous function is never used
[warn] class WithRationalRocketTiles extends Config((site, here, up) => {
[warn]                                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:467:61: parameter value here in anonymous function is never used
[warn] class WithEdgeDataBits(dataBits: Int) extends Config((site, here, up) => {
[warn]                                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:473:42: parameter value here in anonymous function is never used
[warn] class WithJtagDTM extends Config ((site, here, up) => {
[warn]                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:477:43: parameter value here in anonymous function is never used
[warn] class WithDebugAPB extends Config ((site, here, up) => {
[warn]                                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:482:43: parameter value here in anonymous function is never used
[warn] class WithDebugSBA extends Config ((site, here, up) => {
[warn]                                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:486:63: parameter value here in anonymous function is never used
[warn] class WithNBitPeripheryBus(nBits: Int) extends Config ((site, here, up) => {
[warn]                                                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:490:42: parameter value site in anonymous function is never used
[warn] class WithoutTLMonitors extends Config ((site, here, up) => {
[warn]                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:490:48: parameter value here in anonymous function is never used
[warn] class WithoutTLMonitors extends Config ((site, here, up) => {
[warn]                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:490:54: parameter value up in anonymous function is never used
[warn] class WithoutTLMonitors extends Config ((site, here, up) => {
[warn]                                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:494:60: parameter value site in anonymous function is never used
[warn] class WithNExtTopInterrupts(nExtInts: Int) extends Config((site, here, up) => {
[warn]                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:494:66: parameter value here in anonymous function is never used
[warn] class WithNExtTopInterrupts(nExtInts: Int) extends Config((site, here, up) => {
[warn]                                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:494:72: parameter value up in anonymous function is never used
[warn] class WithNExtTopInterrupts(nExtInts: Int) extends Config((site, here, up) => {
[warn]                                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:498:57: parameter value here in anonymous function is never used
[warn] class WithNMemoryChannels(n: Int) extends Config((site, here, up) => {
[warn]                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:502:55: parameter value here in anonymous function is never used
[warn] class WithExtMemSize(n: BigInt) extends Config((site, here, up) => {
[warn]                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:506:82: parameter value here in anonymous function is never used
[warn] class WithExtMemSbusBypass(base: BigInt = x"10_0000_0000") extends Config((site, here, up) => {
[warn]                                                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:510:67: parameter value site in anonymous function is never used
[warn] class WithDTS(model: String, compat: Seq[String]) extends Config((site, here, up) => {
[warn]                                                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:510:73: parameter value here in anonymous function is never used
[warn] class WithDTS(model: String, compat: Seq[String]) extends Config((site, here, up) => {
[warn]                                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:510:79: parameter value up in anonymous function is never used
[warn] class WithDTS(model: String, compat: Seq[String]) extends Config((site, here, up) => {
[warn]                                                                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:515:51: parameter value site in anonymous function is never used
[warn] class WithTimebase(hertz: BigInt) extends Config((site, here, up) => {
[warn]                                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:515:57: parameter value here in anonymous function is never used
[warn] class WithTimebase(hertz: BigInt) extends Config((site, here, up) => {
[warn]                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:515:63: parameter value up in anonymous function is never used
[warn] class WithTimebase(hertz: BigInt) extends Config((site, here, up) => {
[warn]                                                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:519:48: parameter value here in anonymous function is never used
[warn] class WithDefaultMemPort extends Config((site, here, up) => {
[warn]                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:519:54: parameter value up in anonymous function is never used
[warn] class WithDefaultMemPort extends Config((site, here, up) => {
[warn]                                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:527:37: parameter value site in anonymous function is never used
[warn] class WithNoMemPort extends Config((site, here, up) => {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:527:43: parameter value here in anonymous function is never used
[warn] class WithNoMemPort extends Config((site, here, up) => {
[warn]                                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:527:49: parameter value up in anonymous function is never used
[warn] class WithNoMemPort extends Config((site, here, up) => {
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:531:49: parameter value here in anonymous function is never used
[warn] class WithDefaultMMIOPort extends Config((site, here, up) => {
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:531:55: parameter value up in anonymous function is never used
[warn] class WithDefaultMMIOPort extends Config((site, here, up) => {
[warn]                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:539:38: parameter value site in anonymous function is never used
[warn] class WithNoMMIOPort extends Config((site, here, up) => {
[warn]                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:539:44: parameter value here in anonymous function is never used
[warn] class WithNoMMIOPort extends Config((site, here, up) => {
[warn]                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:539:50: parameter value up in anonymous function is never used
[warn] class WithNoMMIOPort extends Config((site, here, up) => {
[warn]                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:543:44: parameter value site in anonymous function is never used
[warn] class WithDefaultSlavePort extends Config((site, here, up) => {
[warn]                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:543:50: parameter value here in anonymous function is never used
[warn] class WithDefaultSlavePort extends Config((site, here, up) => {
[warn]                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:543:56: parameter value up in anonymous function is never used
[warn] class WithDefaultSlavePort extends Config((site, here, up) => {
[warn]                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:547:39: parameter value site in anonymous function is never used
[warn] class WithNoSlavePort extends Config((site, here, up) => {
[warn]                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:547:45: parameter value here in anonymous function is never used
[warn] class WithNoSlavePort extends Config((site, here, up) => {
[warn]                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:547:51: parameter value up in anonymous function is never used
[warn] class WithNoSlavePort extends Config((site, here, up) => {
[warn]                                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:551:73: parameter value here in anonymous function is never used
[warn] class WithScratchpadsBaseAddress(address: BigInt) extends Config((site, here, up) => {
[warn]                                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:562:49: parameter value here in anonymous function is never used
[warn] class WithScratchpadsOnly extends Config((site, here, up) => {
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:584:76: parameter value site in anonymous function is never used
[warn] class WithSbusToMbusCrossingType(xType: ClockCrossingType) extends Config((site, here, up) => {
[warn]                                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:584:82: parameter value here in anonymous function is never used
[warn] class WithSbusToMbusCrossingType(xType: ClockCrossingType) extends Config((site, here, up) => {
[warn]                                                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:584:88: parameter value up in anonymous function is never used
[warn] class WithSbusToMbusCrossingType(xType: ClockCrossingType) extends Config((site, here, up) => {
[warn]                                                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:587:76: parameter value site in anonymous function is never used
[warn] class WithSbusToCbusCrossingType(xType: ClockCrossingType) extends Config((site, here, up) => {
[warn]                                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:587:82: parameter value here in anonymous function is never used
[warn] class WithSbusToCbusCrossingType(xType: ClockCrossingType) extends Config((site, here, up) => {
[warn]                                                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:587:88: parameter value up in anonymous function is never used
[warn] class WithSbusToCbusCrossingType(xType: ClockCrossingType) extends Config((site, here, up) => {
[warn]                                                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:590:76: parameter value site in anonymous function is never used
[warn] class WithCbusToPbusCrossingType(xType: ClockCrossingType) extends Config((site, here, up) => {
[warn]                                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:590:82: parameter value here in anonymous function is never used
[warn] class WithCbusToPbusCrossingType(xType: ClockCrossingType) extends Config((site, here, up) => {
[warn]                                                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:590:88: parameter value up in anonymous function is never used
[warn] class WithCbusToPbusCrossingType(xType: ClockCrossingType) extends Config((site, here, up) => {
[warn]                                                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:593:76: parameter value site in anonymous function is never used
[warn] class WithFbusToSbusCrossingType(xType: ClockCrossingType) extends Config((site, here, up) => {
[warn]                                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:593:82: parameter value here in anonymous function is never used
[warn] class WithFbusToSbusCrossingType(xType: ClockCrossingType) extends Config((site, here, up) => {
[warn]                                                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:593:88: parameter value up in anonymous function is never used
[warn] class WithFbusToSbusCrossingType(xType: ClockCrossingType) extends Config((site, here, up) => {
[warn]                                                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:601:72: parameter value here in anonymous function is never used
[warn] class WithPeripheryBusFrequency(freqMHz: Double) extends Config((site, here, up) => {
[warn]                                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:604:69: parameter value here in anonymous function is never used
[warn] class WithMemoryBusFrequency(freqMHz: Double) extends Config((site, here, up) => {
[warn]                                                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:607:69: parameter value here in anonymous function is never used
[warn] class WithSystemBusFrequency(freqMHz: Double) extends Config((site, here, up) => {
[warn]                                                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:610:68: parameter value here in anonymous function is never used
[warn] class WithFrontBusFrequency(freqMHz: Double) extends Config((site, here, up) => {
[warn]                                                                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:613:70: parameter value here in anonymous function is never used
[warn] class WithControlBusFrequency(freqMHz: Double) extends Config((site, here, up) => {
[warn]                                                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:618:54: parameter value site in anonymous function is never used
[warn] class WithDontDriveBusClocksFromSBus extends Config((site, here, up) => {
[warn]                                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:618:60: parameter value here in anonymous function is never used
[warn] class WithDontDriveBusClocksFromSBus extends Config((site, here, up) => {
[warn]                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:618:66: parameter value up in anonymous function is never used
[warn] class WithDontDriveBusClocksFromSBus extends Config((site, here, up) => {
[warn]                                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:622:120: parameter value here in anonymous function is never used
[warn] class WithCloneRocketTiles(n: Int = 1, cloneHart: Int = 0, overrideIdOffset: Option[Int] = None) extends Config((site, here, up) => {
[warn]                                                                                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/HasTiles.scala:13:66: Unused import
[warn] import freechips.rocketchip.prci.{ClockGroup, ResetCrossingType, ClockGroupNode}
[warn]                                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/HasTiles.scala:248:51: parameter value instantiatedTiles in method instantiate is never used
[warn]   def instantiate(allTileParams: Seq[TileParams], instantiatedTiles: Seq[TilePRCIDomain[_]])(implicit p: Parameters): TilePRCIDomain[TileType] = {
[warn]                                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/InterruptBus.scala:65:24: parameter value dummy in method tieOffInterrupts is never used
[warn]   def tieOffInterrupts(dummy: Int = 1): Unit = {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Ports.scala:65:13: local val incohRegion in value $anonfun is never used
[warn]         val incohRegion = AddressSet(incohBase, incohBase-1)
[warn]             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Ports.scala:58:8: parameter value i in anonymous function is never used
[warn]   for (i <- 0 until memAXI4Node.portParams.size) {
[warn]        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tile/BaseTile.scala:356:33: parameter value crossing in method makeMasterBoundaryBuffers is never used
[warn]   def makeMasterBoundaryBuffers(crossing: ClockCrossingType)(implicit p: Parameters) = TLBuffer(BufferParams.none)
[warn]                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tile/BaseTile.scala:364:31: parameter value crossing in method makeSlaveBoundaryBuffers is never used
[warn]  def makeSlaveBoundaryBuffers(crossing: ClockCrossingType)(implicit p: Parameters) = TLBuffer(BufferParams.none)
[warn]                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tile/Core.scala:140:41: parameter value a in anonymous function is never used
[warn]   val buserror = tileParams.beuAddr.map(a => Bool())
[warn]                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tile/FPU.scala:168:10: pattern var other in value insns is never used: use a wildcard `_` or suppress this warning with `other@_`
[warn]     case other => throw new Exception(s"minFLen = ${minFLen} & fLen = ${fLen} is an unsupported configuration")
[warn]          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tile/LazyRoCC.scala:131:71: parameter value p in class AccumulatorExampleModuleImp is never used
[warn] class AccumulatorExampleModuleImp(outer: AccumulatorExample)(implicit p: Parameters) extends LazyRoCCModuleImp(outer)
[warn]                                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tile/LazyRoCC.scala:250:77: parameter value p in class CharacterCountExampleModuleImp is never used
[warn] class CharacterCountExampleModuleImp(outer: CharacterCountExample)(implicit p: Parameters) extends LazyRoCCModuleImp(outer)
[warn]                                                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tile/LazyRoCC.scala:346:87: parameter value p in class BlackBoxExampleModuleImp is never used
[warn] class BlackBoxExampleModuleImp(outer: BlackBoxExample, blackBoxFile: String)(implicit p: Parameters)
[warn]                                                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tile/TilePRCIDomain.scala:5:16: Unused import
[warn] import chisel3.Vec
[warn]                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tile/TilePRCIDomain.scala:10:37: Unused import
[warn] import freechips.rocketchip.rocket.{TracedInstruction}
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:50: parameter value select in anonymous function is never used
[warn]   val lowestIndexFirst: Policy = (width, valids, select) => ~(leftOR(valids) << 1)(width-1, 0)
[warn]                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Arbiter.scala:18:51: parameter value select in anonymous function is never used
[warn]   val highestIndexFirst: Policy = (width, valids, select) => ~((rightOR(valids) >> 1).pad(width))
[warn]                                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Arbiter.scala:111:15: parameter value p in class DecoupledArbiterTest is never used
[warn]     (implicit p: Parameters) extends UnitTest(timeout)
[warn]               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/AsyncCrossing.scala:56:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/BankBinder.scala:59:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/BankBinder.scala:59:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/BlockDuringReset.scala:18:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Broadcast.scala:86:11: local val managers in value $anonfun is never used
[warn]       val managers = edgeOut.manager.managers
[warn]           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Broadcast.scala:235:11: local val freeTracker in value $anonfun is never used
[warn]       val freeTracker = freeTrackers.orR
[warn]           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Broadcast.scala:285:19: pattern var x in value $anonfun is never used: use a wildcard `_` or suppress this warning with `x@_`
[warn]         case Some(x) => filter.useRegFields(bankIndex)
[warn]                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Buffer.scala:37:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Credited.scala:20:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Credited.scala:20:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Credited.scala:44:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Credited.scala:69:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Edges.scala:7:36: Unused import of deprecated object SourceInfo: APIs in chisel3.internal are not intended to be public. Use chisel3.experimental.SourceInfo
[warn] import chisel3.internal.sourceinfo.SourceInfo
[warn]                                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Edges.scala:67:12: pattern var a in method isRequest is never used: use a wildcard `_` or suppress this warning with `a@_`
[warn]       case a: TLBundleA => true.B
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Edges.scala:68:12: pattern var b in method isRequest is never used: use a wildcard `_` or suppress this warning with `b@_`
[warn]       case b: TLBundleB => true.B
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Edges.scala:75:12: pattern var e in method isRequest is never used: use a wildcard `_` or suppress this warning with `e@_`
[warn]       case e: TLBundleE => false.B
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Edges.scala:81:12: pattern var a in method isResponse is never used: use a wildcard `_` or suppress this warning with `a@_`
[warn]       case a: TLBundleA => false.B
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Edges.scala:82:12: pattern var b in method isResponse is never used: use a wildcard `_` or suppress this warning with `b@_`
[warn]       case b: TLBundleB => false.B
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Edges.scala:86:12: pattern var d in method isResponse is never used: use a wildcard `_` or suppress this warning with `d@_`
[warn]       case d: TLBundleD => true.B // Grant isResponse + isRequest
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Edges.scala:87:12: pattern var e in method isResponse is never used: use a wildcard `_` or suppress this warning with `e@_`
[warn]       case e: TLBundleE => true.B
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Edges.scala:110:12: pattern var e in value opdata is never used: use a wildcard `_` or suppress this warning with `e@_`
[warn]       case e: TLBundleE => false.B
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:140:32: parameter value m in anonymous function is never used
[warn]   val all:            Policy = m => true
[warn]                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Filter.scala:58:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:298:13: local val aLast in value $anonfun is never used
[warn]         val aLast = aFragnum === 0.U
[warn]             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Fuzzer.scala:86:44: parameter value abs_values in anonymous function is never used
[warn]     (wide: Int, increment: Bool, abs_values: Int) =>
[warn]                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Fuzzer.scala:234:46: parameter value abs_values in anonymous function is never used
[warn]       (wide: Int, increment: Bool, abs_values: Int) =>
[warn]                                              ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Isolation.scala:63:49: pattern var edgeIn in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeIn@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:15: parameter value dummy in method isValid is never used
[warn]   def isValid(dummy: Int = 0): Bool = state > ClientStates.Nothing
[warn]               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/RAMModel.scala:39:11: local val maxLgBeats in value $anonfun is never used
[warn]       val maxLgBeats   = log2Up(maxTransfer/beatBytes)
[warn]           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/RAMModel.scala:32:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/RAMModel.scala:100:21: pattern var a_last in value $anonfun is never used: use a wildcard `_` or suppress this warning with `a_last@_`
[warn]       val (a_first, a_last, _, a_address_inc) = edge.addr_inc(a, a_fire)
[warn]                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/RegionReplication.scala:42:64: pattern var edgeOut in value $anonfun is never used: use a wildcard `_` or suppress this warning with `edgeOut@_`
[warn]     (node.in zip node.out) foreach { case ((in, edgeIn), (out, edgeOut)) =>
[warn]                                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:135:22: parameter value resources in method extraResources is never used
[warn]   def extraResources(resources: ResourceBindings) = Map[String, Seq[ResourceValue]]()
[warn]                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/ToAPB.scala:53:11: local val lgBytes in value $anonfun is never used
[warn]       val lgBytes = log2Ceil(beatBytes)
[warn]           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/ToAXI4.scala:109:11: local var idCount in value $anonfun is never updated: consider using immutable val
[warn]       var idCount = Array.fill(edgeOut.master.endId) { None:Option[Int] }
[warn]           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:36:11: local val first in method merge is never used
[warn]       val first  = count === 0.U
[warn]           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:82:15: pattern var o in method merge is never used: use a wildcard `_` or suppress this warning with `o@_`
[warn]         case (o: TLBundleC, i: TLBundleC) => ()
[warn]               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:82:29: pattern var i in method merge is never used: use a wildcard `_` or suppress this warning with `i@_`
[warn]         case (o: TLBundleC, i: TLBundleC) => ()
[warn]                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:83:15: pattern var o in method merge is never used: use a wildcard `_` or suppress this warning with `o@_`
[warn]         case (o: TLBundleD, i: TLBundleD) => ()
[warn]               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:83:29: pattern var i in method merge is never used: use a wildcard `_` or suppress this warning with `i@_`
[warn]         case (o: TLBundleD, i: TLBundleD) => ()
[warn]                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:137:15: pattern var o in method split is never used: use a wildcard `_` or suppress this warning with `o@_`
[warn]         case (o: TLBundleC, i: TLBundleC) => () // replicating corrupt to all beats is ok
[warn]               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:137:29: pattern var i in method split is never used: use a wildcard `_` or suppress this warning with `i@_`
[warn]         case (o: TLBundleC, i: TLBundleC) => () // replicating corrupt to all beats is ok
[warn]                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:138:15: pattern var o in method split is never used: use a wildcard `_` or suppress this warning with `o@_`
[warn]         case (o: TLBundleD, i: TLBundleD) => ()
[warn]               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/WidthWidget.scala:138:29: pattern var i in method split is never used: use a wildcard `_` or suppress this warning with `i@_`
[warn]         case (o: TLBundleD, i: TLBundleD) => ()
[warn]                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Xbar.scala:112:106: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `circuit`'s return type
[warn]   def circuit(policy: TLArbiter.Policy, seqIn: Seq[(TLBundle, TLEdge)], seqOut: Seq[(TLBundle, TLEdge)]) {
[warn]                                                                                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Xbar.scala:387:42: parameter value n in anonymous function is never used
[warn]   val fuzzers = (0 until nClients) map { n =>
[warn]                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:17:48: parameter value site in anonymous function is never used
[warn] class WithTestDuration(x: Int) extends Config((site, here, up) => {
[warn]                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:17:54: parameter value here in anonymous function is never used
[warn] class WithTestDuration(x: Int) extends Config((site, here, up) => {
[warn]                                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:17:60: parameter value up in anonymous function is never used
[warn] class WithTestDuration(x: Int) extends Config((site, here, up) => {
[warn]                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:21:47: parameter value here in anonymous function is never used
[warn] class WithAMBAUnitTests extends Config((site, here, up) => {
[warn]                                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:21:53: parameter value up in anonymous function is never used
[warn] class WithAMBAUnitTests extends Config((site, here, up) => {
[warn]                                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:41:51: parameter value here in anonymous function is never used
[warn] class WithTLSimpleUnitTests extends Config((site, here, up) => {
[warn]                                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:41:57: parameter value up in anonymous function is never used
[warn] class WithTLSimpleUnitTests extends Config((site, here, up) => {
[warn]                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:70:50: parameter value here in anonymous function is never used
[warn] class WithTLWidthUnitTests extends Config((site, here, up) => {
[warn]                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:70:56: parameter value up in anonymous function is never used
[warn] class WithTLWidthUnitTests extends Config((site, here, up) => {
[warn]                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:84:49: parameter value here in anonymous function is never used
[warn] class WithTLXbarUnitTests extends Config((site, here, up) => {
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:84:55: parameter value up in anonymous function is never used
[warn] class WithTLXbarUnitTests extends Config((site, here, up) => {
[warn]                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:98:36: parameter value site in anonymous function is never used
[warn] class WithECCTests extends Config((site, here, up) => {
[warn]                                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:98:42: parameter value here in anonymous function is never used
[warn] class WithECCTests extends Config((site, here, up) => {
[warn]                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:98:48: parameter value up in anonymous function is never used
[warn] class WithECCTests extends Config((site, here, up) => {
[warn]                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:99:23: parameter value q in anonymous function is never used
[warn]   case UnitTests => (q: Parameters) => {
[warn]                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:116:46: parameter value site in anonymous function is never used
[warn] class WithScatterGatherTests extends Config((site, here, up) => {
[warn]                                              ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:116:52: parameter value here in anonymous function is never used
[warn] class WithScatterGatherTests extends Config((site, here, up) => {
[warn]                                                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:116:58: parameter value up in anonymous function is never used
[warn] class WithScatterGatherTests extends Config((site, here, up) => {
[warn]                                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:117:23: parameter value q in anonymous function is never used
[warn]   case UnitTests => (q: Parameters) => {
[warn]                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:132:37: parameter value site in anonymous function is never used
[warn] class WithPLRUTests extends Config((site, here, up) => {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:132:43: parameter value here in anonymous function is never used
[warn] class WithPLRUTests extends Config((site, here, up) => {
[warn]                                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:132:49: parameter value up in anonymous function is never used
[warn] class WithPLRUTests extends Config((site, here, up) => {
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:133:23: parameter value q in anonymous function is never used
[warn]   case UnitTests => (q: Parameters) => {
[warn]                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:141:43: parameter value site in anonymous function is never used
[warn] class WithPowerQueueTests extends Config((site, here, up) => {
[warn]                                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:141:49: parameter value here in anonymous function is never used
[warn] class WithPowerQueueTests extends Config((site, here, up) => {
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:141:55: parameter value up in anonymous function is never used
[warn] class WithPowerQueueTests extends Config((site, here, up) => {
[warn]                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/unittest/Configs.scala:142:23: parameter value q in anonymous function is never used
[warn]   case UnitTests => (q: Parameters) => {
[warn]                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/Annotations.scala:253:9: local val displayName in method anno is never used
[warn]     val displayName = s"${moduleName}.${baseHex}"
[warn]         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/Annotations.scala:204:5: parameter value rawModule in method makeRegMappingSer is never used
[warn]     rawModule: RawModule,
[warn]     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/Annotations.scala:205:5: parameter value moduleName in method makeRegMappingSer is never used
[warn]     moduleName: String,
[warn]     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/Annotations.scala:206:5: parameter value baseAddress in method makeRegMappingSer is never used
[warn]     baseAddress: BigInt,
[warn]     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/Arbiters.scala:101:15: parameter value p in class InOrderArbiter is never used
[warn]     (implicit p: Parameters) extends Module {
[warn]               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/DescribedSRAM.scala:26:9: local val uid in method apply is never used
[warn]     val uid = 0
[warn]         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/ElaborationArtefactAnnotation.scala:105:11: local var tokenBuf in method tokens is never updated: consider using immutable val
[warn]       var tokenBuf = new mutable.ArrayBuffer[Token]()
[warn]           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/Frequency.scala:19:17: pattern var vals in method apply is never used: use a wildcard `_` or suppress this warning with `vals@_`
[warn]     val (freqs, vals) = dist.unzip
[warn]                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/Misc.scala:179:10: pattern var n in method two is never used: use a wildcard `_` or suppress this warning with `n@_`
[warn]     case n =>
[warn]          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/Misc.scala:12:36: parameter value p in class ParameterizedBundle is never used
[warn] class ParameterizedBundle(implicit p: Parameters) extends Bundle
[warn]                                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/Misc.scala:95:10: parameter value i in anonymous function is never used
[warn]     for (i <- 1 until ceil(log(2)/log(radix)*w).toInt) {
[warn]          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/Misc.scala:115:12: parameter value i in anonymous function is never used
[warn]       for (i <- 1 until ceil(log(2)/log(radix)*w).toInt) {
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/MuxLiteral.scala:38:39: pattern var k in value $anonfun is never used: use a wildcard `_` or suppress this warning with `k@_`
[warn]     val simple = cases.filter { case (k, v) => !default.isLit || !v.isLit || v.litValue != default.litValue }
[warn]                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/PlusArg.scala:115:37: private default argument in object PlusArgArtefacts is never used
[warn]   private def serializeHelp_cHeader(tab: String = ""): String = artefacts
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/PrefixSum.scala:16:18: parameter value x in method idLayer is never used
[warn]   def idLayer[T](x: Int, y: Vector[T]) = y
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/Replacement.scala:110:92: pattern var pi in value $anonfun is never used: use a wildcard `_` or suppress this warning with `pi@_`
[warn]     nextState.zipWithIndex.tail.foldLeft((nextState.head.apply(n_ways-1,1),0)) { case ((pe,pi),(ce,ci)) => (Cat(ce.apply(n_ways-1,ci+1), pe), ci) }._1
[warn]                                                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/ScatterGather.scala:37:18: parameter value layer in method idLayer is never used
[warn]   def idLayer[T](layer: Int, data: Seq[T], holeSum: Seq[UInt]) = (data, holeSum)
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/ScatterGather.scala:69:18: parameter value layer in method idLayer is never used
[warn]   def idLayer[T](layer: Int, data: Seq[T], holeSum: Seq[UInt]) = (data, holeSum)
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:9:8: Importing from firrtl is deprecated as of Chisel's 3.6.0 release.
[warn] import firrtl.passes.InlineAnnotation
[warn]        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Main.scala:6:8: Importing from firrtl is deprecated as of Chisel's 3.6.0 release.
[warn] import firrtl.AnnotationSeq
[warn]        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Main.scala:7:8: Importing from firrtl is deprecated as of Chisel's 3.6.0 release.
[warn] import firrtl.options.TargetDirAnnotation
[warn]        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/Annotations.scala:8:8: Importing from firrtl is deprecated as of Chisel's 3.6.0 release.
[warn] import firrtl.annotations._
[warn]        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/ElaborationArtefactAnnotation.scala:5:8: Importing from firrtl is deprecated as of Chisel's 3.6.0 release.
[warn] import firrtl.RenameMap
[warn]        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/ElaborationArtefactAnnotation.scala:6:8: Importing from firrtl is deprecated as of Chisel's 3.6.0 release.
[warn] import firrtl.annotations.{Annotation, HasSerializationHints}
[warn]        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/ElaborationArtefactAnnotation.scala:7:8: Importing from firrtl is deprecated as of Chisel's 3.6.0 release.
[warn] import firrtl.annotations.{IsModule, ReferenceTarget}
[warn]        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:77:104: method mapValues in trait MapOps is deprecated (since 2.13.0): Use .view.mapValues(f). A future version will include a strict version of this method (for now, .view.mapValues(f).toMap).
[warn]         val sizes1 = (supportedSizes1 zip slave.slaves.map(_.address)).filter(_._1 >= 0).groupBy(_._1).mapValues(_.flatMap(_._2))
[warn]                                                                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/amba/axi4/IdIndexer.scala:53:56: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]         masters    = masters.zip(finalNameStrings).map { case (m, n) => m.copy(name = n) })
[warn]                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/debug/Debug.scala:1700:93: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]         (if (cfg.atzero) DebugRomContents() else DebugRomNonzeroContents()).zipWithIndex.map{case (x, i) =>
[warn]                                                                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/devices/tilelink/BootROM.scala:83:57: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]       LazyModule(new TLROM(params.address, params.size, contents, true, tlbus.beatBytes))
[warn]                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/AddressDecoder.scala:15:28: method Iterable in object Ordering is deprecated (since 2.13.0): Iterables are not guaranteed to have a consistent order; if using a type with a consistent order (e.g. Seq), use its Ordering (found in the Ordering.Implicits object)
[warn]   val portOrder = Ordering.Iterable(addressOrder)
[warn]                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/AddressDecoder.scala:16:33: method Iterable in object Ordering is deprecated (since 2.13.0): Iterables are not guaranteed to have a consistent order; if using a type with a consistent order (e.g. Seq), use its Ordering (found in the Ordering.Implicits object)
[warn]   val partitionOrder = Ordering.Iterable(portOrder)
[warn]                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/AddressDecoder.scala:129:129: method toIterable in trait Iterable is deprecated (since 2.13.7): toIterable is internal and will be made protected; its name is similar to `toList` or `toSeq`, but it doesn't copy non-immutable collections
[warn]       val (bestScore, bestBit, bestPartitions) = candidates.min(Ordering.by[(Seq[Int], BigInt, Partitions), Iterable[Int]](_._1.toIterable))
[warn]                                                                                                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/AddressDecoder.scala:129:123: method Iterable in object Ordering is deprecated (since 2.13.0): Iterables are not guaranteed to have a consistent order; if using a type with a consistent order (e.g. Seq), use its Ordering (found in the Ordering.Implicits object)
[warn]       val (bestScore, bestBit, bestPartitions) = candidates.min(Ordering.by[(Seq[Int], BigInt, Partitions), Iterable[Int]](_._1.toIterable))
[warn]                                                                                                                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/AddressRange.scala:79:33: method + in class Char is deprecated (since 2.13.0): Adding a number and a String is deprecated. Use the string interpolation `s"$num$str"`
[warn]     s""""names":[${names.map('"'+_+'"').mkString(",")}]}"""
[warn]                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala:28:34: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]       case (Some(a), None)    => chiselTypeClone(a)
[warn]                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala:29:34: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]       case (None,    Some(b)) => chiselTypeClone(b)
[warn]                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala:31:17: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]         require(DataMirror.checkTypeEquivalence(a, b),
[warn]                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala:33:9: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]         chiselTypeClone(a)
[warn]         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala:47:5: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]     DataMirror.directionOf(elt) == ActualDirection.Unspecified
[warn]     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala:51:71: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]     val io: T = IO(if (inferOutput) Output(chiselTypeOf(bundle)) else chiselTypeClone(bundle))
[warn]                                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala:70:5: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]     DataMirror.directionOf(elt) == ActualDirection.Unspecified
[warn]     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala:74:77: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]     val io: T = IO(if (inferInput) Input(chiselTypeOf(bundle)) else Flipped(chiselTypeClone(bundle)))
[warn]                                                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala:130:35: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]     inputs.foreach { i => require(DataMirror.checkTypeEquivalence(i, inputs.head),
[warn]                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala:133:52: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]     inputs.flatMap(_.getElements).foreach { elt => DataMirror.directionOf(elt) match {
[warn]                                                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala:144:47: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]     node.out.map(_._1).foreach { o => require(DataMirror.checkTypeEquivalence(o, outputs.head),
[warn]                                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/DeviceTree.scala:139:19: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     DTB(outstream.toByteArray)
[warn]                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:36:34: type SourceInfo in package sourceinfo is deprecated (since Chisel 3.6): APIs in chisel3.internal are not intended to be public. Use chisel3.experimental.SourceInfo
[warn]   protected[diplomacy] var info: SourceInfo = UnlocatableSourceInfo
[warn]                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:36:47: value UnlocatableSourceInfo in package sourceinfo is deprecated (since Chisel 3.6): APIs in chisel3.internal are not intended to be public. Use chisel3.experimental.UnlocatableSourceInfo
[warn]   protected[diplomacy] var info: SourceInfo = UnlocatableSourceInfo
[warn]                                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:270:76: type SourceInfo in package sourceinfo is deprecated (since Chisel 3.6): APIs in chisel3.internal are not intended to be public. Use chisel3.experimental.SourceInfo
[warn]   def apply[T <: LazyModule](bc: T)(implicit valName: ValName, sourceInfo: SourceInfo): T = {
[warn]                                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:311:32: type SourceInfo in package sourceinfo is deprecated (since Chisel 3.6): APIs in chisel3.internal are not intended to be public. Use chisel3.experimental.SourceInfo
[warn]       implicit val sourceInfo: SourceInfo = c.info
[warn]                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Main.scala:25:60: method newInstance in class Class is deprecated
[warn]             val currentConfig = Class.forName(currentName).newInstance.asInstanceOf[Config]
[warn]                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Main.scala:54:74: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]   def main(args: Array[String]): Unit = ParserForMethods(this).runOrExit(args)
[warn]                                                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Parameters.scala:33:44: method signum in trait ScalaNumberProxy is deprecated (since 2.13.0): use `sign` method instead
[warn]     val primary   = (this.start - x.start).signum
[warn]                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Parameters.scala:34:40: method signum in trait ScalaNumberProxy is deprecated (since 2.13.0): use `sign` method instead
[warn]     val secondary = (x.end - this.end).signum
[warn]                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Resources.scala:146:29: method filterKeys in trait MapOps is deprecated (since 2.13.0): Use .view.filterKeys(f). A future version will include a strict version of this method (for now, .view.filterKeys(p).toMap).
[warn]     val reg = resources.map.filterKeys(DiplomacyUtils.regFilter)
[warn]                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Resources.scala:196:29: method filterKeys in trait MapOps is deprecated (since 2.13.0): Use .view.filterKeys(f). A future version will include a strict version of this method (for now, .view.filterKeys(p).toMap).
[warn]     val reg = resources.map.filterKeys(DiplomacyUtils.regFilter)
[warn]                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Resources.scala:253:38: method filterKeys in trait MapOps is deprecated (since 2.13.0): Use .view.filterKeys(f). A future version will include a strict version of this method (for now, .view.filterKeys(p).toMap).
[warn]       "reg"         -> resources.map.filterKeys(DiplomacyUtils.regFilter).flatMap(_._2).map(_.value).toList,
[warn]                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Resources.scala:380:76: method mapValues in trait MapOps is deprecated (since 2.13.0): Use .view.mapValues(f). A future version will include a strict version of this method (for now, .view.mapValues(f).toMap).
[warn]     ResourceBindingsMap(map = resourceBindings.reverse.groupBy(_._1.owner).mapValues(seq => ResourceBindings(
[warn]                                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/diplomacy/Resources.scala:381:31: method mapValues in trait MapOps is deprecated (since 2.13.0): Use .view.mapValues(f). A future version will include a strict version of this method (for now, .view.mapValues(f).toMap).
[warn]         seq.groupBy(_._1.key).mapValues(_.map(z => Binding(z._2, z._3)).distinct).toMap)).toMap)
[warn]                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/groundtest/Configs.scala:45:16: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]     val prev = up(TilesLocated(InSubsystem), site)
[warn]                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/groundtest/TraceGen.scala:189:20: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]   io.available := ~MuxLookup(nextTag, true.B, inUseMap)
[warn]                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/groundtest/TraceGen.scala:252:25: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]   val randAddrFromBag = MuxLookup(randAddrBagIndex, 0.U,
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/groundtest/TraceGen.scala:271:17: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]                 MuxLookup(randExtraAddrIndex, 0.U,
[warn]                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/groundtest/TraceGen.scala:282:18: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]   val initAddr = MuxLookup(initCount, 0.U,
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/jtag/JtagShifter.scala:96:11: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]   val n = DataMirror.widthOf(gen) match {
[warn]           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/jtag/JtagShifter.scala:144:22: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]   val captureWidth = DataMirror.widthOf(genCapture) match {
[warn]                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/jtag/JtagShifter.scala:148:21: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]   val updateWidth = DataMirror.widthOf(genUpdate) match {
[warn]                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegMapper.scala:192:88: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     val rifireMux = mux(iindex, in.valid && front.ready &&  front.bits.read, frontSel, iRightReg, rifire)
[warn]                                                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegMapper.scala:192:99: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     val rifireMux = mux(iindex, in.valid && front.ready &&  front.bits.read, frontSel, iRightReg, rifire)
[warn]                                                                                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegMapper.scala:193:88: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     val wifireMux = mux(iindex, in.valid && front.ready && !front.bits.read, frontSel, iRightReg, wifire)
[warn]                                                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegMapper.scala:193:99: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     val wifireMux = mux(iindex, in.valid && front.ready && !front.bits.read, frontSel, iRightReg, wifire)
[warn]                                                                                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegMapper.scala:194:88: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     val rofireMux = mux(oindex, back.valid && out.ready &&  back .bits.read, backSel,  oRightReg, rofire)
[warn]                                                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegMapper.scala:194:99: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     val rofireMux = mux(oindex, back.valid && out.ready &&  back .bits.read, backSel,  oRightReg, rofire)
[warn]                                                                                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegMapper.scala:195:88: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     val wofireMux = mux(oindex, back.valid && out.ready && !back .bits.read, backSel,  oRightReg, wofire)
[warn]                                                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegMapper.scala:195:99: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     val wofireMux = mux(oindex, back.valid && out.ready && !back .bits.read, backSel,  oRightReg, wofire)
[warn]                                                                                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegMapper.scala:207:50: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     out.bits.data  := Mux(MuxSeq(oindex, true.B, oRightReg),
[warn]                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/regmapper/RegMapper.scala:208:47: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]                           MuxSeq(oindex, 0.U, dataOut),
[warn]                                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/BTB.scala:28:58: type InstanceId in package internal is deprecated (since Chisel 3.6): This type has moved to chisel3
[warn] trait HasBtbParameters extends HasCoreParameters { this: InstanceId =>
[warn]                                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/CSR.scala:891:85: method -- in trait MapOps is deprecated (since 2.13.0): Consider requiring an immutable Map.
[warn]     def decodeFast(s: Seq[Int]): Bool = DecodeLogic(addr, s.map(_.U), (read_mapping -- s).keys.toList.map(_.U))
[warn]                                                                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/CSR.scala:1493:68: object ZippedIterable3 in package runtime is deprecated (since 2.13.0): Use scala.collection.LazyZip3.
[warn]     for ((io, csr, reg) <- (io.customCSRs, customCSRs, reg_custom).zipped) {
[warn]                                                                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/CSR.scala:1496:62: object ZippedIterable3 in package runtime is deprecated (since 2.13.0): Use scala.collection.LazyZip3.
[warn]     for ((io, csr, reg) <- (io.roccCSRs, roccCSRs, reg_rocc).zipped) {
[warn]                                                              ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/CSR.scala:1517:66: object ZippedIterable3 in package runtime is deprecated (since 2.13.0): Use scala.collection.LazyZip3.
[warn]   for ((io, csr, reg) <- (io.customCSRs, customCSRs, reg_custom).zipped) {
[warn]                                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/CSR.scala:1520:60: object ZippedIterable3 in package runtime is deprecated (since 2.13.0): Use scala.collection.LazyZip3.
[warn]   for ((io, csr, reg) <- (io.roccCSRs, roccCSRs, reg_rocc).zipped) {
[warn]                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/DCache.scala:564:5: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]     MuxLookup(s2_req.cmd, WireDefault(0.U.asTypeOf(new TLBundleA(edge.bundle))), Array(
[warn]     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/DCache.scala:564:87: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     MuxLookup(s2_req.cmd, WireDefault(0.U.asTypeOf(new TLBundleA(edge.bundle))), Array(
[warn]                                                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/NBDcache.scala:85:5: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]     MuxLookup(req.cmd, (0.U).asTypeOf(new TLBundleA(edge.bundle)), Array(
[warn]     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/NBDcache.scala:85:73: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     MuxLookup(req.cmd, (0.U).asTypeOf(new TLBundleA(edge.bundle)), Array(
[warn]                                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/RocketCore.scala:387:16: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]   val ex_op1 = MuxLookup(ex_ctrl.sel_alu1, 0.S, Seq(
[warn]                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/RocketCore.scala:390:16: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]   val ex_op2 = MuxLookup(ex_ctrl.sel_alu2, 0.S, Seq(
[warn]                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/ScratchpadSlavePort.scala:60:18: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]       req.cmd := MuxLookup(a.opcode, M_XRD, Array(
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/ScratchpadSlavePort.scala:60:50: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]       req.cmd := MuxLookup(a.opcode, M_XRD, Array(
[warn]                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/ScratchpadSlavePort.scala:63:38: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]         TLMessages.ArithmeticData -> MuxLookup(a.param, M_XRD, Array(
[warn]                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/ScratchpadSlavePort.scala:63:69: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]         TLMessages.ArithmeticData -> MuxLookup(a.param, M_XRD, Array(
[warn]                                                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/ScratchpadSlavePort.scala:69:38: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]         TLMessages.LogicalData    -> MuxLookup(a.param, M_XRD, Array(
[warn]                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/ScratchpadSlavePort.scala:69:69: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]         TLMessages.LogicalData    -> MuxLookup(a.param, M_XRD, Array(
[warn]                                                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/TLBPermissions.scala:48:8: method mapValues in trait MapOps is deprecated (since 2.13.0): Use .view.mapValues(f). A future version will include a strict version of this method (for now, .view.mapValues(f).toMap).
[warn]       .mapValues(seq =>
[warn]        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/TLBPermissions.scala:75:8: method mapValues in trait MapOps is deprecated (since 2.13.0): Use .view.mapValues(f). A future version will include a strict version of this method (for now, .view.mapValues(f).toMap).
[warn]       .mapValues(_.filter(_.alignment >= pageSize)) // discard any region that's not big enough
[warn]        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:96:16: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]     val prev = up(TilesLocated(InSubsystem), site)
[warn]                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:123:16: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]     val prev = up(TilesLocated(InSubsystem), site)
[warn]                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:156:16: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]     val prev = up(TilesLocated(InSubsystem), site)
[warn]                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:219:23: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case BankedL2Key => up(BankedL2Key, site).copy(nBanks = n)
[warn]                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:223:24: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case BroadcastKey => up(BroadcastKey, site).copy(nTrackers = n)
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:228:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:237:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:245:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:253:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:262:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:275:24: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case BroadcastKey => up(BroadcastKey, site).copy(bufferless = true)
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:291:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:299:23: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case BankedL2Key => up(BankedL2Key, site).copy(
[warn]                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:306:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:316:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:327:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:335:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:343:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:371:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:379:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:388:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:396:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:404:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:412:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:420:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:428:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:436:29: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case BootROMLocated(x) => up(BootROMLocated(x), site).map(_.copy(contentFileName = bootROMFile))
[warn]                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:444:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:452:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:460:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:468:24: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case MemoryBusKey => up(MemoryBusKey, site).copy(beatBytes = dataBits/8)
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:469:17: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case ExtIn => up(ExtIn, site).map(_.copy(beatBytes = dataBits/8))
[warn]                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:474:23: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case ExportDebug => up(ExportDebug, site).copy(protocols = Set(JTAG))
[warn]                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:478:23: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case ExportDebug => up(ExportDebug, site).copy(protocols = Set(APB))
[warn]                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:483:26: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case DebugModuleKey => up(DebugModuleKey, site).map(_.copy(hasBusMaster = true))
[warn]                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:487:27: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case PeripheryBusKey => up(PeripheryBusKey, site).copy(beatBytes = nBits/8)
[warn]                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:499:18: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case ExtMem => up(ExtMem, site).map(_.copy(nMemoryChannels = n))
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:503:18: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case ExtMem => up(ExtMem, site).map(x => x.copy(master = x.master.copy(size = n)))
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:507:18: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case ExtMem => up(ExtMem, site).map(x => x.copy(incohBase = Some(base)))
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:552:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:563:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:602:27: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case PeripheryBusKey => up(PeripheryBusKey, site).copy(dtsFrequency = Some(BigInt((freqMHz * 1e6).round)))
[warn]                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:605:24: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case MemoryBusKey => up(MemoryBusKey, site).copy(dtsFrequency = Some(BigInt((freqMHz * 1e6).round)))
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:608:24: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case SystemBusKey => up(SystemBusKey, site).copy(dtsFrequency = Some(BigInt((freqMHz * 1e6).round)))
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:611:23: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case FrontBusKey => up(FrontBusKey, site).copy(dtsFrequency = Some(BigInt((freqMHz * 1e6).round)))
[warn]                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:614:25: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case ControlBusKey => up(ControlBusKey, site).copy(dtsFrequency = Some(BigInt((freqMHz * 1e6).round)))
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/subsystem/Configs.scala:624:16: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]     val prev = up(TilesLocated(InSubsystem), site)
[warn]                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/system/RocketTestSuite.scala:58:43: object ListMap in package mutable is deprecated (since 2.13.0): Use an immutable.ListMap assigned to a var instead of mutable.ListMap
[warn]   private val suites = collection.mutable.ListMap[String, RocketTestSuite]()
[warn]                                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/system/RocketTestSuite.scala:69:12: method filterKeys in trait MapOps is deprecated (since 2.13.0): Use .view.filterKeys(f). A future version will include a strict version of this method (for now, .view.filterKeys(p).toMap).
[warn]       envs.filterKeys(_ != "").map( {
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/system/RocketTestSuite.scala:116:41: method + in trait SetOps is deprecated (since 2.13.0): Consider requiring an immutable Set or fall back to Set.union
[warn]   val rv32uaNames = rv32uaSansLRSCNames + "lrsc"
[warn]                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/system/RocketTestSuite.scala:141:41: method + in trait SetOps is deprecated (since 2.13.0): Consider requiring an immutable Set or fall back to Set.union
[warn]   val rv64uaNames = rv64uaSansLRSCNames + "lrsc"
[warn]                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/system/RocketTestSuite.scala:151:60: method - in trait SetOps is deprecated (since 2.13.0): Consider requiring an immutable Set or fall back to Set.diff
[warn]   val rv32ud = new AssemblyTestSuite("rv32ud", rv64ufNames - "move")(_)
[warn]                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/system/RocketTestSuite.scala:153:33: method + in trait SetOps is deprecated (since 2.13.0): Consider requiring an immutable Set or fall back to Set.union
[warn]   val rv64udNames = rv64ufNames + "structural"
[warn]                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/system/RocketTestSuite.scala:163:33: method + in trait SetOps is deprecated (since 2.13.0): Consider requiring an immutable Set or fall back to Set.union
[warn]   val rv64siNames = rv32siNames + "icache-alias"
[warn]                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/system/RocketTestSuite.scala:166:58: method + in trait SetOps is deprecated (since 2.13.0): Consider requiring an immutable Set or fall back to Set.union
[warn]   val rv64miNames = rv32miNames - "shamt" + "breakpoint" + "access"
[warn]                                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/system/RocketTestSuite.scala:166:43: method + in trait SetOps is deprecated (since 2.13.0): Consider requiring an immutable Set or fall back to Set.union
[warn]   val rv64miNames = rv32miNames - "shamt" + "breakpoint" + "access"
[warn]                                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/system/RocketTestSuite.scala:166:33: method - in trait SetOps is deprecated (since 2.13.0): Consider requiring an immutable Set or fall back to Set.diff
[warn]   val rv64miNames = rv32miNames - "shamt" + "breakpoint" + "access"
[warn]                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:181:27: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]               r.lut    := MuxLookup(in.a.bits.param(1, 0), 0.U(4.W), Array(
[warn]                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:181:75: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]               r.lut    := MuxLookup(in.a.bits.param(1, 0), 0.U(4.W), Array(
[warn]                                                                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Edges.scala:277:21: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]     val acq_needT = MuxLookup(a.param, WireDefault(Bool(), DontCare), Array(
[warn]                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Edges.scala:277:76: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     val acq_needT = MuxLookup(a.param, WireDefault(Bool(), DontCare), Array(
[warn]                                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Edges.scala:281:5: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]     MuxLookup(a.opcode, WireDefault(Bool(), DontCare), Array(
[warn]     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Edges.scala:281:61: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     MuxLookup(a.opcode, WireDefault(Bool(), DontCare), Array(
[warn]                                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Edges.scala:287:36: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]       TLMessages.Hint           -> MuxLookup(a.param, WireDefault(Bool(), DontCare), Array(
[warn]                                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Edges.scala:287:91: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]       TLMessages.Hint           -> MuxLookup(a.param, WireDefault(Bool(), DontCare), Array(
[warn]                                                                                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:278:11: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]           MuxLookup(in_a.bits.opcode, lgMinSize, Array(
[warn]           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:278:55: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]           MuxLookup(in_a.bits.opcode, lgMinSize, Array(
[warn]                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Fuzzer.scala:183:31: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]     val legal = legal_dest && MuxLookup(a_type_sel, glegal, Seq(
[warn]                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Fuzzer.scala:191:16: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]     val bits = MuxLookup(a_type_sel, gbits, Seq(
[warn]                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Metadata.scala:84:5: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]     MuxLookup(Cat(c, param), Nothing, Seq(
[warn]     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Metadata.scala:140:5: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]     MuxLookup(cmd, toN, Seq(
[warn]     ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/tilelink/Monitor.scala:858:11: method legalizeADSourceOld in class TLMonitor is deprecated: Use legalizeADSource instead if possible
[warn]           legalizeADSourceOld(bundle, edge)
[warn]           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/ElaborationArtefactAnnotation.scala:103:48: method treatEscapes in object StringContext is deprecated (since 2.13.0): use processEscapes
[warn]       val strings = sc.parts.map(StringContext.treatEscapes).iterator
[warn]                                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/MuxLiteral.scala:49:49: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]       Mux(index >= endIndex.U, default, VecInit(table)(index))
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/RecordMap.scala:13:40: object requireIsChiselType in package internal is deprecated (since Chisel 3.6): APIs in chisel3.internal are not intended to be public. Use chisel3.experimental.requireIsChiselType instead
[warn]   eltMap.foreach { case (name, elt) => requireIsChiselType(elt, name) }
[warn]                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/RecordMap.scala:16:49: method mapValues in trait MapOps is deprecated (since 2.13.0): Use .view.mapValues(f). A future version will include a strict version of this method (for now, .view.mapValues(f).toMap).
[warn]   val elements = ListMap[String, T]() ++ eltMap.mapValues(chiselTypeClone(_).asInstanceOf[T])  // mapValues return value is lazy
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/RecordMap.scala:16:59: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]   val elements = ListMap[String, T]() ++ eltMap.mapValues(chiselTypeClone(_).asInstanceOf[T])  // mapValues return value is lazy
[warn]                                                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/TraceCoreInterface.scala:10:27: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn] object TraceItype extends ChiselEnum {
[warn]                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/util/package.scala:105:73: method + in class Char is deprecated (since 2.13.0): Adding a number and a String is deprecated. Use the string interpolation `s"$num$str"`
[warn]     def underscore: String = x.tail.foldLeft(x.headOption.map(_.toLower + "") getOrElse "") {
[warn]                                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/CustomInstructions.scala:53:46: Passing an explicit array value to a Scala varargs method is deprecated (since 2.13.0) and will result in a defensive copy; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     val res = collection.mutable.ArrayBuffer(all:_*)
[warn]                                              ^
[warn] /home/name/vivado_prj/vivado-risc-v/rocket-chip/src/main/scala/rocket/Instructions.scala:1604:46: Passing an explicit array value to a Scala varargs method is deprecated (since 2.13.0) and will result in a defensive copy; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     val res = collection.mutable.ArrayBuffer(all:_*)
[warn]                                              ^
[warn] 2617 feature warnings; re-run with -feature for details
[warn] 500 warnings found
[info] Done compiling.
[info] Compiling 3 Scala sources to /home/name/vivado_prj/vivado-risc-v/generators/testchipip/target/scala-2.13/classes ...
[warn] /home/name/vivado_prj/vivado-risc-v/generators/testchipip/src/main/scala/Serdes.scala:14:36: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `flipConnect`'s return type
[warn]   def flipConnect(other: SerialIO) {
[warn]                                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/testchipip/src/main/scala/Serdes.scala:24:41: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `flipConnect`'s return type
[warn]   def flipConnect(other: ValidSerialIO) {
[warn]                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/testchipip/src/main/scala/Serdes.scala:40:36: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `flipConnect`'s return type
[warn]   def flipConnect(other: StreamIO) {
[warn]                                    ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/testchipip/src/main/scala/Serdes.scala:134:78: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `apply`'s return type
[warn]   def apply(out: DecoupledIO[StreamChannel], in: DecoupledIO[StreamChannel]) {
[warn]                                                                              ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/testchipip/src/main/scala/Serdes.scala:148:39: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `apply`'s return type
[warn]   def apply(a: StreamIO, b: StreamIO) {
[warn]                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/testchipip/src/main/scala/Serdes.scala:158:41: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `flipConnect`'s return type
[warn]   def flipConnect(other: ValidStreamIO) {
[warn]                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/testchipip/src/main/scala/Util.scala:173:77: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `connect`'s return type
[warn]     def connect[T <: TLBundleBase](out: DecoupledIO[T], in: DecoupledIO[T]) {
[warn]                                                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/testchipip/src/main/scala/Util.scala:209:77: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `connect`'s return type
[warn]     def connect[T <: TLBundleBase](out: DecoupledIO[T], in: DecoupledIO[T]) {
[warn]                                                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/testchipip/src/main/scala/Serdes.scala:542:29: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]       inDes.io.out.ready := MuxLookup(inDes.io.out.bits.chanId, false.B, Seq(
[warn]                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/testchipip/src/main/scala/Serdes.scala:585:29: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]       inDes.io.out.ready := MuxLookup(inDes.io.out.bits.chanId, false.B, Seq(
[warn]                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/testchipip/src/main/scala/Serdes.scala:657:27: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]     inDes.io.out.ready := MuxLookup(inDes.io.out.bits.chanId, false.B, Seq(
[warn]                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/testchipip/src/main/scala/Util.scala:160:14: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]   val bits = DataMirror.internal.chiselTypeClone[T](gen)
[warn]              ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/testchipip/src/main/scala/Util.scala:166:14: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]   val bits = DataMirror.internal.chiselTypeClone[T](gen)
[warn]              ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/testchipip/src/main/scala/Util.scala:259:19: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]   when (io.narrow.in.fire()) {
[warn]                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/testchipip/src/main/scala/Util.scala:268:19: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]   when (io.narrow.out.fire()) {
[warn]                   ^
[warn] 143 feature warnings; re-run with -feature for details
[warn] 16 warnings found
[info] Done compiling.
[info] Compiling 4 Scala sources to /home/name/vivado_prj/vivado-risc-v/generators/rocc-acc-utils/target/scala-2.13/classes ...
[warn] 104 feature warnings; re-run with -feature for details
[warn] one warning found
[info] Done compiling.
[info] Compiling 20 Scala sources to /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/target/scala-2.13/classes ...
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/MSHR.scala:342:83: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `eviction`'s return type
[warn]   def eviction(from: CacheState, cover: Boolean)(implicit sourceInfo: SourceInfo) {
[warn]                                                                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/MSHR.scala:355:101: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `transition`'s return type
[warn]   def transition(from: CacheState, to: CacheState, cover: Boolean)(implicit sourceInfo: SourceInfo) {
[warn]                                                                                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/MSHR.scala:512:81: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `bypass`'s return type
[warn]   def bypass(from: CacheState, cover: Boolean)(implicit sourceInfo: SourceInfo) {
[warn]                                                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/Configs.scala:54:67: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]       sets = (capacityKB * 1024)/(site(CacheBlockBytes) * nWays * up(BankedL2Key, site).nBanks),
[warn]                                                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/Configs.scala:59:23: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case BankedL2Key => up(BankedL2Key, site).copy(coherenceManager = { context =>
[warn]                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:76:24: method apply in object TLClientPortParameters is deprecated: Use TLMasterPortParameters.v1 instead of TLClientPortParameters
[warn]     clientFn  = { _ => TLClientPortParameters(Seq(TLClientParameters(
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:76:51: method apply in object TLClientParameters is deprecated: Use TLMasterParameters.v1 instead of TLClientParameters
[warn]     clientFn  = { _ => TLClientPortParameters(Seq(TLClientParameters(
[warn]                                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:81:24: method apply in object TLManagerPortParameters is deprecated: Use TLSlavePortParameters.v1 instead of TLManagerPortParameters
[warn]     managerFn = { m => TLManagerPortParameters(
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:82:42: method copy in class TLSlaveParameters is deprecated: Use v1copy instead of copy
[warn]       managers = m.managers.map { m => m.copy(
[warn]                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/MSHR.scala:240:39: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]                                       MuxLookup(meta.state, 0.U(2.W), Seq(
[warn]                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/MSHR.scala:299:40: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]                                        MuxLookup(request.param, request.param, Seq(
[warn]                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/MSHR.scala:342:71: type SourceInfo in package sourceinfo is deprecated (since Chisel 3.6): APIs in chisel3.internal are not intended to be public. Use chisel3.experimental.SourceInfo
[warn]   def eviction(from: CacheState, cover: Boolean)(implicit sourceInfo: SourceInfo) {
[warn]                                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/MSHR.scala:355:89: type SourceInfo in package sourceinfo is deprecated (since Chisel 3.6): APIs in chisel3.internal are not intended to be public. Use chisel3.experimental.SourceInfo
[warn]   def transition(from: CacheState, to: CacheState, cover: Boolean)(implicit sourceInfo: SourceInfo) {
[warn]                                                                                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/MSHR.scala:512:69: type SourceInfo in package sourceinfo is deprecated (since Chisel 3.6): APIs in chisel3.internal are not intended to be public. Use chisel3.experimental.SourceInfo
[warn]   def bypass(from: CacheState, cover: Boolean)(implicit sourceInfo: SourceInfo) {
[warn]                                                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/Parameters.scala:229:14: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     Cat(bits.reverse)
[warn]              ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/sifive-cache/design/craft/inclusivecache/src/Parameters.scala:254:76: type SourceInfo in package sourceinfo is deprecated (since Chisel 3.6): APIs in chisel3.internal are not intended to be public. Use chisel3.experimental.SourceInfo
[warn]   def ccover(cond: Bool, label: String, desc: String)(implicit sourceInfo: SourceInfo) =
[warn]                                                                            ^
[warn] 667 feature warnings; re-run with -feature for details
[warn] 17 warnings found
[info] Done compiling.
[info] Compiling 55 Scala sources to /home/name/vivado_prj/vivado-risc-v/generators/gemmini/target/scala-2.13/classes ...
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Controller.scala:267:82: method zipped in class Ops is deprecated (since 2.13.0): Use xs.lazyZip(ys).lazyZip(zs)
[warn]   (ex_controller.io.srams.read, im2col.io.sram_reads, spad.module.io.srams.read).zipped.foreach { case (ex_read, im2col_read, spad_read) =>
[warn]                                                                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Controller.scala:406:12: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]   when (io.cmd.fire()) {
[warn]            ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/DMA.scala:131:61: method apply in object TLClientParameters is deprecated: Use TLMasterParameters.v1 instead of TLClientParameters
[warn]   val node = TLClientNode(Seq(TLMasterPortParameters.v1(Seq(TLClientParameters(
[warn]                                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/DMA.scala:214:18: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]       val tl_a = DataMirror.internal.chiselTypeClone[TLBundleA](tl.a.bits)
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/DMA.scala:355:61: method apply in object TLClientParameters is deprecated: Use TLMasterParameters.v1 instead of TLClientParameters
[warn]   val node = TLClientNode(Seq(TLMasterPortParameters.v1(Seq(TLClientParameters(
[warn]                                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/DMA.scala:502:18: value DataMirror in package experimental is deprecated (since Chisel 3.6): This value has moved to chisel3.reflect
[warn]       val tl_a = DataMirror.internal.chiselTypeClone[TLBundleA](tl.a.bits)
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/LoopConv.scala:99:24: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn]   object State extends ChiselEnum {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/LoopConv.scala:252:24: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn]   object State extends ChiselEnum {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/LoopConv.scala:431:24: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn]   object State extends ChiselEnum {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/LoopConv.scala:614:24: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn]   object State extends ChiselEnum {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/LoopConv.scala:868:24: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn]   object State extends ChiselEnum {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/LoopConv.scala:977:31: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]   command_p.io.in.bits.cmd := MuxLookup(state.asUInt, mvout_cmd, Seq(
[warn]                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:41:24: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn]   object State extends ChiselEnum {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:155:24: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn]   object State extends ChiselEnum {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:266:24: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn]   object State extends ChiselEnum {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:378:24: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn]   object State extends ChiselEnum {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:534:24: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn]   object State extends ChiselEnum {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:646:18: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]   }.elsewhen (io.cmd.fire() && state === st) {
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:657:18: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]   }.elsewhen (io.cmd.fire() && state === ln_config) {
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:659:18: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]   }.elsewhen (io.cmd.fire() && state === ln_st) {
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/LoopUnroller.scala:22:24: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn]   object State extends ChiselEnum {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Mesh.scala:81:46: method zipped in class Ops is deprecated (since 2.13.0): Use xs.lazyZip(ys).lazyZip(zs)
[warn]         (tile.io.in_control, in_ctrl, valid).zipped.foreach { case (tile_ctrl, ctrl, v) =>
[warn]                                              ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/NormCmd.scala:8:24: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn] object NormCmd extends ChiselEnum {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:252:24: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn]   object State extends ChiselEnum {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:351:24: method fire in class Valid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]     when (lanes.io.ins.fire()) {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:362:24: method fire in class Valid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]     when (lanes.io.out.fire()) {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:382:28: method fire in class Valid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]     when (max_lanes.io.ins.fire()) {
[warn]                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:393:28: method fire in class Valid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]     when (max_lanes.io.out.fire()) {
[warn]                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:648:28: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       next_state := Mux(io.out.fire() && out_stats_id === id.U, idle, state)
[warn]                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:649:18: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       done := io.out.fire() && out_stats_id === id.U
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:654:28: method fire in class Valid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]           max_lanes.io.ins.fire())
[warn]                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:670:24: method fire in class Valid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]           lanes.io.ins.fire())
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:691:25: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       next_state := Mux(divider_in.fire() && sum_to_divide_id === id.U, state.next, state)
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:694:25: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       next_state := Mux(divider_out.fire(), idle, state)
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:695:15: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       done := divider_out.fire()
[warn]               ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:697:25: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       next_state := Mux(divider_out.fire(), get_stddev, state)
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:700:25: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       next_state := Mux(sqrt_in.fire() && variance_to_sqrt_id === id.U, state.next, state)
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:703:25: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       next_state := Mux(sqrt_out.fire(), state.next, state)
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:706:25: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       next_state := Mux(reciprocal_in.fire() && stddev_to_inv_id === id.U, state.next, state)
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:709:25: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       next_state := Mux(reciprocal_out.fire(), state.next, state)
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:712:54: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       next_state := Mux(inv_stddev_scale_mul_pipe.io.ins.fire() && inv_stddev_to_scale_id === id.U, state.next, state)
[warn]                                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:715:54: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       next_state := Mux(inv_stddev_scale_mul_pipe.io.out.fire(), idle, state)
[warn]                                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:716:44: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       done := inv_stddev_scale_mul_pipe.io.out.fire()
[warn]                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:718:25: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       next_state := Mux(exp_divider_in.fire() && sum_exp_to_inv_id === id.U, state.next, state)
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:721:25: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       next_state := Mux(exp_divider_out.fire(), state.next, state)
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:724:55: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       next_state := Mux(inv_sum_exp_scale_mul_pipe.io.ins.fire() && inv_sum_exp_to_scale_id === id.U, state.next, state)
[warn]                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:727:55: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       next_state := Mux(inv_sum_exp_scale_mul_pipe.io.out.fire(), idle, state)
[warn]                                                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:728:45: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]       done := inv_sum_exp_scale_mul_pipe.io.out.fire()
[warn]                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:735:14: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]     when (io.in.fire() && in_stats_id === id.U) {
[warn]              ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Normalizer.scala:750:23: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]     val is_input = io.in.fire() && in_stats_id === id.U
[warn]                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Pipeline.scala:29:49: method zipped in class Ops is deprecated (since 2.13.0): Use xs.lazyZip(ys).lazyZip(zs)
[warn]     (stalling.init, stalling.tail, valids.init).zipped.foreach { case (s1, s2, v1) =>
[warn]                                                 ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Pipeline.scala:39:34: method zipped in class Ops is deprecated (since 2.13.0): Use xs.lazyZip(ys)
[warn]     (valids.init, stalling.tail).zipped.foreach { case (v1, s2) =>
[warn]                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Pipeline.scala:48:32: method zipped in class Ops is deprecated (since 2.13.0): Use xs.lazyZip(ys)
[warn]     (valids.tail, valids.init).zipped.foreach { case (v2, v1) =>
[warn]                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/ReservationStation.scala:181:23: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]   val alloc_fire = io.alloc.fire()
[warn]                       ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/Scratchpad.scala:600:29: method fire in class AddMethodsToReadyValid is deprecated (since Chisel 3.5): Calling this function with an empty argument list is invalid in Scala 3. Use the form without parentheses instead
[warn]     when (acc_scale_unit.io.in.fire()) {
[warn]                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/StoreController.scala:32:24: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn]   object State extends ChiselEnum {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/TransposePreloadUnroller.scala:21:24: type ChiselEnum in package experimental is deprecated (since Chisel 3.5): This type has moved to chisel3
[warn]   object State extends ChiselEnum {
[warn]                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/gemmini/src/main/scala/gemmini/VectorScalarMultiplier.scala:135:32: unreachable code
[warn]             case b: Bool => 1.U(1.W)
[warn]                                ^
[warn] 2956 feature warnings; re-run with -feature for details
[warn] 59 warnings found
[info] Done compiling.
[info] Compiling 56 Scala sources to /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/target/scala-2.13/classes ...
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/exu/core.scala:647:70: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method NullMicroOp,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]     val f_uop   = if (usingFPU) fp_rename_stage.io.ren2_uops(w) else NullMicroOp
[warn]                                                                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/exu/core.scala:648:76: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method NullMicroOp,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]     val p_uop   = if (enableSFBOpt) pred_rename_stage.io.ren2_uops(w) else NullMicroOp
[warn]                                                                            ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/exu/issue-units/issue-slot.scala:102:26: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method NullMicroOp,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]   val slot_uop = RegInit(NullMicroOp)
[warn]                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/exu/issue-units/issue-unit-age-ordered.scala:96:25: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method NullMicroOp,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]     io.iss_uops(w)   := NullMicroOp
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/exu/issue-units/issue-unit-unordered.scala:91:25: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method NullMicroOp,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]     io.iss_uops(w)   := NullMicroOp
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/exu/register-read/register-read.scala:134:40: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method NullMicroOp,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]     exe_reg_uops(w)   := Mux(rrd_kill, NullMicroOp, rrd_uops(w))
[warn]                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/dcache.scala:442:62: Methods without a parameter list and by-name params can no longer be converted to functions as `m _`, write a function literal `() => m` instead
[warn]   val meta = Seq.fill(memWidth) { Module(new L1MetadataArray(onReset _)) }
[warn]                                                              ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/dcache.scala:519:32: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method NullMicroOp,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]   mshr_read_req(0).uop      := NullMicroOp
[warn]                                ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/dcache.scala:534:25: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method NullMicroOp,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]   wb_req(0).uop      := NullMicroOp
[warn]                         ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/dcache.scala:555:29: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method NullMicroOp,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]   prober_req(0).uop      := NullMicroOp
[warn]                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/lsu.scala:602:56: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method NullMicroOp,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]                     Mux(will_fire_hella_incoming(w)  , NullMicroOp,
[warn]                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/lsu.scala:603:56: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method NullMicroOp,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]                                                        NullMicroOp)))))
[warn]                                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/lsu.scala:760:31: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method NullMicroOp,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]     dmem_req(w).bits.uop   := NullMicroOp
[warn]                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/lsu.scala:1031:78: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method NullMicroOp,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]                                  Mux(do_ld_search(w), mem_ldq_e(w).bits.uop, NullMicroOp)))
[warn]                                                                              ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/lsu.scala:1616:35: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method NullMicroOp,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]         stq(i).bits.uop        := NullMicroOp
[warn]                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/prefetcher.scala:67:35: Auto-application to `()` is deprecated. Supply the empty argument list `()` explicitly to invoke method NullMicroOp,
[warn] or remove the empty argument list from its definition (Java-defined methods are exempt).
[warn] In Scala 3, an unapplied method like this will be eta-expanded into a function.
[warn]   io.prefetch.bits.uop         := NullMicroOp
[warn]                                   ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/tlb.scala:91:58: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `insert`'s return type
[warn]     def insert(tag: UInt, level: UInt, entry: EntryData) {
[warn]                                                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/tlb.scala:100:22: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `invalidate`'s return type
[warn]     def invalidate() { valid.foreach(_ := false.B) }
[warn]                      ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/tlb.scala:101:34: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `invalidateVPN`'s return type
[warn]     def invalidateVPN(vpn: UInt) {
[warn]                                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/tlb.scala:115:31: procedure syntax is deprecated: instead, add `: Unit =` to explicitly declare `invalidateNonGlobal`'s return type
[warn]     def invalidateNonGlobal() {
[warn]                               ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:27:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:37:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:46:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:56:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:65:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:74:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:89:18: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]       val prev = up(TilesLocated(InSubsystem), site)
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:135:18: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]       val prev = up(TilesLocated(InSubsystem), site)
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:181:18: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]       val prev = up(TilesLocated(InSubsystem), site)
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:227:18: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]       val prev = up(TilesLocated(InSubsystem), site)
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:273:18: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]       val prev = up(TilesLocated(InSubsystem), site)
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:321:16: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]     val prev = up(TilesLocated(location), site)
[warn]                ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:340:18: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]       val prev = up(TilesLocated(InSubsystem), site)
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:388:18: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]       val prev = up(TilesLocated(InSubsystem), site)
[warn]                  ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:438:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:467:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:494:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/common/config-mixins.scala:523:37: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case TilesLocated(InSubsystem) => up(TilesLocated(InSubsystem), site) map {
[warn]                                     ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/exu/execution-units/functional-unit.scala:349:16: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]   val pc_sel = MuxLookup(uop.ctrl.br_type, PC_PLUS4,
[warn]                ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/exu/issue-units/issue-unit-unordered.scala:41:59: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     issue_slots(i).in_uop.bits  := Mux1H(entry_wen_oh(i), dis_uops)
[warn]                                                           ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/exu/register-read/register-read.scala:185:77: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     if (numReadPorts > 0) bypassed_rs1_data(w)  := MuxCase(rrd_rs1_data(w), rs1_cases)
[warn]                                                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/exu/register-read/register-read.scala:186:77: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     if (numReadPorts > 1) bypassed_rs2_data(w)  := MuxCase(rrd_rs2_data(w), rs2_cases)
[warn]                                                                             ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/exu/register-read/register-read.scala:187:78: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     if (enableSFBOpt)     bypassed_pred_data(w) := MuxCase(rrd_pred_data(w), pred_cases)
[warn]                                                                              ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/lsu.scala:1665:40: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]       mask := MuxCase(255.U(8.W), Array(
[warn]                                        ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/mshrs.scala:439:5: method apply in object MuxLookup is deprecated (since Chisel 3.6): Use MuxLookup(key, default)(mapping) instead
[warn]     MuxLookup(req.uop.mem_cmd, (0.U).asTypeOf(new TLBundleA(edge.bundle)), Array(
[warn]     ^
[warn] /home/name/vivado_prj/vivado-risc-v/generators/riscv-boom/src/main/scala/lsu/mshrs.scala:439:81: method copyArrayToImmutableIndexedSeq in class LowPriorityImplicits2 is deprecated (since 2.13.0): Implicit conversions from Array to immutable.IndexedSeq are implemented by copying; Use the more efficient non-copying ArraySeq.unsafeWrapArray or an explicit toIndexedSeq call
[warn]     MuxLookup(req.uop.mem_cmd, (0.U).asTypeOf(new TLBundleA(edge.bundle)), Array(
[warn]                                                                                 ^
[warn] 2804 feature warnings; re-run with -feature for details
[warn] 47 warnings found
[info] Done compiling.
[info] Compiling 2 Scala sources to /home/name/vivado_prj/vivado-risc-v/generators/partition-acc/target/scala-2.13/classes ...
[warn] 34 feature warnings; re-run with -feature for details
[warn] one warning found
[info] Done compiling.
[info] Compiling 1 Scala source to /home/name/vivado_prj/vivado-risc-v/target/scala-2.13/classes ...
[warn] /home/name/vivado_prj/vivado-risc-v/src/main/scala/rocket.scala:42:26: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case DebugModuleKey => up(DebugModuleKey, site).map(_.copy(nProgramBufferWords = prog_buf_words, hasImplicitEbreak = imp_break))
[warn]                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/src/main/scala/rocket.scala:131:24: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case SystemBusKey => up(SystemBusKey, site).copy(beatBytes = bits / 8)
[warn]                        ^
[warn] two warnings found
[info] Done compiling.
[info] running freechips.rocketchip.diplomacy.Main --dir /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/tmp --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition
L2 InclusiveCache Client Map:
	0 <= debug
	1 <= slave-port-axi4 ID#0
	2 <= slave-port-axi4 ID#1
	3 <= Core 0 DCache
	4 <= [cache_line_reader]
	5 <= [cache_line_writer]
	6 <= [tuple_length_reader]
	7 <= [key_info_reader]
	8 <= Core 0 ICache

Interrupt map (2 harts 8 interrupts):
  [1, 8] => gen

<stdin>:81.28-84.5: Warning (simple_bus_reg): /soc/external-interrupts: missing or empty reg/ranges property
<stdin>:106.28-111.5: Warning (simple_bus_reg): /soc/subsystem_pbus_clock: missing or empty reg/ranges property
<stdin>:36.29-40.6: Warning (interrupt_provider): /cpus/cpu@0/interrupt-controller: Missing #address-cells in interrupt provider
<stdin>:85.36-94.5: Warning (interrupt_provider): /soc/interrupt-controller@c000000: Missing #address-cells in interrupt provider
/dts-v1/;

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	compatible = "freechips,rocketchip-vivado-dev";
	model = "freechips,rocketchip-vivado";
	L16: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <1000000>;
		L5: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <16384>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <16384>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L2>;
			reg = <0x0>;
			riscv,isa = "rv64imafdczicsr_zifencei_zihpm_xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L3: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L11: memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x3 0x80000000>;
	};
	L15: soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "freechips,rocketchip-vivado-soc", "simple-bus";
		ranges;
		L2: cache-controller@2010000 {
			cache-block-size = <64>;
			cache-level = <2>;
			cache-sets = <256>;
			cache-size = <32768>;
			cache-unified;
			compatible = "sifive,inclusivecache0", "cache";
			next-level-cache = <&L11>;
			reg = <0x0 0x2010000 0x0 0x1000>;
			reg-names = "control";
			sifive,mshr-count = <12>;
		};
		L7: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L3 3 &L3 7>;
			reg = <0x0 0x2000000 0x0 0x10000>;
			reg-names = "control";
		};
		L8: debug-controller@0 {
			compatible = "sifive,debug-013", "riscv,debug-013";
			debug-attach = "dmi";
			interrupts-extended = <&L3 65535>;
			reg = <0x0 0x0 0x0 0x1000>;
			reg-names = "control";
		};
		L1: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x0 0x3000 0x0 0x1000>;
		};
		L10: external-interrupts {
			interrupt-parent = <&L6>;
			interrupts = <1 2 3 4 5 6 7 8>;
		};
		L6: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L3 11 &L3 9>;
			reg = <0x0 0xc000000 0x0 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <8>;
		};
		L12: mmio-port-axi4@60000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			ranges = <0x60000000 0x0 0x60000000 0x20000000>;
		};
		L13: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x0 0x10000 0x0 0x10000>;
			reg-names = "mem";
		};
		L0: subsystem_pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "subsystem_pbus_clock";
			compatible = "fixed-clock";
		};
	};
};

Generated Address Map
	        0 -      1000 ARWX  debug-controller@0
	     3000 -      4000 ARWX  error-device@3000
	    10000 -     20000  R X  rom@10000
	  2000000 -   2010000 ARW   clint@2000000
	  2010000 -   2011000 ARW   cache-controller@2010000
	  c000000 -  10000000 ARW   interrupt-controller@c000000
	 60000000 -  80000000  RWX  mmio-port-axi4@60000000
	 80000000 - 400000000 ARWXC memory@80000000

[warn] generators/sifive-cache/design/craft/inclusivecache/src/SinkC.scala:160:43: Dynamic index with width 6 is too large for extractee of width 2
[warn]     io.rel_pop.ready := putbuffer.io.valid(io.rel_pop.bits.index)
[warn]                                           ^
[warn] rocket-chip/src/main/scala/rocket/ICache.scala:500:25: Dynamic index with width 7 is too small for extractee of width 256
[warn]     val s1_vb = vb_array(Cat(i.U, s1_idx)) && !s1_slaveValid
[warn]                         ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:100: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                    ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:126: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                                              ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:80: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:106: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                                          ^
[warn] rocket-chip/src/main/scala/devices/debug/Debug.scala:1727:37: Dynamic index with width 1 is too large for extractee of width 1
[warn]     val hartHalted   = haltedBitRegs(selectedHartReg)
[warn]                                     ^
[warn] There were 7 warning(s) during hardware elaboration.
[success] Total time: 127 s (02:07), completed 2025年7月18日 下午6:15:06
mv workspace/rocket64b1_partition/tmp/Vivado.Rocket64b1_partition.dts workspace/rocket64b1_partition/system.dts
rm -rf workspace/rocket64b1_partition/tmp
[1;34m[Make state][0m rocket-assembly
rm -rf workspace/rocket64b1_partition/system-vc707
mkdir -p workspace/rocket64b1_partition/system-vc707
# 合成 Rocket SoC + fpga 的设备树
cat workspace/rocket64b1_partition/system.dts board/vc707/bootrom.dts >bootrom/system.dts
sed -i "s#reg = <0x80000000 *0x.*>#reg = <0x80000000 0x40000000>#g" bootrom/system.dts
sed -i "s#reg = <0x0 0x80000000 *0x.*>#reg = <0x0 0x80000000 0x0 0x40000000>#g" bootrom/system.dts
sed -i "s#clock-frequency = <[0-9]*>#clock-frequency = <100000000>#g" bootrom/system.dts
sed -i "s#timebase-frequency = <[0-9]*>#timebase-frequency = <1000000>#g" bootrom/system.dts
if [ ! -z "" ] ; then sed -i "s#local-mac-address = \[.*\]#local-mac-address = []#g" bootrom/system.dts ; fi
if [ ! -z "" ] ; then sed -i "s#phy-mode = \".*\"#phy-mode = \"\"#g" bootrom/system.dts ; fi
sed -i "/interrupts-extended = <&.* 65535>;/d" bootrom/system.dts
make -C bootrom CROSS_COMPILE="/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-" CFLAGS="-march=rv64imac -mabi=lp64" BOARD=vc707 clean bootrom.img
make[1]: Entering directory '/home/name/vivado_prj/vivado-risc-v/bootrom'
rm -f *.elf *.img *.dtb
dtc -I dts -O dtb -o system.dtb system.dts
system.dts:127.9-16: Warning (ranges_format): /io-bus:ranges: empty "ranges" property but its #address-cells (1) differs from / (2)
system.dts:127.9-16: Warning (ranges_format): /io-bus:ranges: empty "ranges" property but its #size-cells (1) differs from / (2)
system.dts:80.28-83.5: Warning (simple_bus_reg): /soc/external-interrupts: missing or empty reg/ranges property
system.dts:105.28-110.5: Warning (simple_bus_reg): /soc/subsystem_pbus_clock: missing or empty reg/ranges property
system.dts:36.29-40.6: Warning (interrupt_provider): /cpus/cpu@0/interrupt-controller: Missing #address-cells in interrupt provider
system.dts:84.36-93.5: Warning (interrupt_provider): /soc/interrupt-controller@c000000: Missing #address-cells in interrupt provider
/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-gcc -march=rv64imac -mabi=lp64 -mcmodel=medany -Os -ffunction-sections -Wall -fno-pic -fno-common -g -I. -DDEVICE_TREE='"system.dtb"' -static -nostartfiles -T bootrom.lds -Wl,--gc-sections -o bootrom.elf head.S kprintf.c bootrom.c ff.c ffunicode.c
/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-objdump -h -p bootrom.elf

bootrom.elf:     file format elf64-littleriscv

Program Header:
    LOAD off    0x0000000000001000 vaddr 0x0000000000010000 paddr 0x0000000000010000 align 2**12
         filesz 0x0000000000003b10 memsz 0x0000000000003b10 flags r-x

Sections:
Idx Name          Size      VMA               LMA               File off  Algn
  0 .text         00003b10  0000000000010000  0000000000010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000748  0000000080000000  0000000080000000  00000000  2**3
                  ALLOC
  2 .debug_line   000027d7  0000000000000000  0000000000000000  00004b10  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_info   00004ae3  0000000000000000  0000000000000000  000072e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_abbrev 0000097e  0000000000000000  0000000000000000  0000bdca  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002d0  0000000000000000  0000000000000000  0000c750  2**4
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_str    00000cbb  0000000000000000  0000000000000000  0000ca20  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_ranges 00000bd0  0000000000000000  0000000000000000  0000d6e0  2**4
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000602a  0000000000000000  0000000000000000  0000e2b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .comment      00000011  0000000000000000  0000000000000000  000142da  2**0
                  CONTENTS, READONLY
 10 .debug_frame  00000628  0000000000000000  0000000000000000  000142f0  2**3
                  CONTENTS, READONLY, DEBUGGING
/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-objcopy -O binary bootrom.elf bootrom.img
ls -l bootrom.img
-rwxrwxr-x 1 name name 15120  7月 18 18:15 bootrom.img
make[1]: Leaving directory '/home/name/vivado_prj/vivado-risc-v/bootrom'
mv bootrom/system.dts workspace/rocket64b1_partition/system-vc707.dts
mv bootrom/bootrom.img workspace/bootrom.img
java -Xmx25G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/name/vivado_prj/vivado-risc-v/sbt-launch.jar "runMain freechips.rocketchip.diplomacy.Main --dir `realpath workspace/rocket64b1_partition/system-vc707` --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition"
WARNING: A terminally deprecated method in java.lang.System has been called
WARNING: System::setSecurityManager has been called by sbt.TrapExit$ (file:/home/name/.sbt/boot/scala-2.12.10/org.scala-sbt/sbt/1.3.13/run_2.12-1.3.13.jar)
WARNING: Please consider reporting this to the maintainers of sbt.TrapExit$
WARNING: System::setSecurityManager will be removed in a future release
[info] welcome to sbt 1.3.13 (Ubuntu Java 17.0.15)
[info] loading settings for project vivado-risc-v-build from plugins.sbt ...
[info] loading project definition from /home/name/vivado_prj/vivado-risc-v/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils2 from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] resolving key references (11552 settings) ...
[info] set current project to vivado (in build file:/home/name/vivado_prj/vivado-risc-v/)
[info] running freechips.rocketchip.diplomacy.Main --dir /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/system-vc707 --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition
L2 InclusiveCache Client Map:
	0 <= debug
	1 <= slave-port-axi4 ID#0
	2 <= slave-port-axi4 ID#1
	3 <= Core 0 DCache
	4 <= [cache_line_reader]
	5 <= [cache_line_writer]
	6 <= [tuple_length_reader]
	7 <= [key_info_reader]
	8 <= Core 0 ICache

Interrupt map (2 harts 8 interrupts):
  [1, 8] => gen

<stdin>:81.28-84.5: Warning (simple_bus_reg): /soc/external-interrupts: missing or empty reg/ranges property
<stdin>:106.28-111.5: Warning (simple_bus_reg): /soc/subsystem_pbus_clock: missing or empty reg/ranges property
<stdin>:36.29-40.6: Warning (interrupt_provider): /cpus/cpu@0/interrupt-controller: Missing #address-cells in interrupt provider
<stdin>:85.36-94.5: Warning (interrupt_provider): /soc/interrupt-controller@c000000: Missing #address-cells in interrupt provider
/dts-v1/;

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	compatible = "freechips,rocketchip-vivado-dev";
	model = "freechips,rocketchip-vivado";
	L16: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <1000000>;
		L5: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <16384>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <16384>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L2>;
			reg = <0x0>;
			riscv,isa = "rv64imafdczicsr_zifencei_zihpm_xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L3: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L11: memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x3 0x80000000>;
	};
	L15: soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "freechips,rocketchip-vivado-soc", "simple-bus";
		ranges;
		L2: cache-controller@2010000 {
			cache-block-size = <64>;
			cache-level = <2>;
			cache-sets = <256>;
			cache-size = <32768>;
			cache-unified;
			compatible = "sifive,inclusivecache0", "cache";
			next-level-cache = <&L11>;
			reg = <0x0 0x2010000 0x0 0x1000>;
			reg-names = "control";
			sifive,mshr-count = <12>;
		};
		L7: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L3 3 &L3 7>;
			reg = <0x0 0x2000000 0x0 0x10000>;
			reg-names = "control";
		};
		L8: debug-controller@0 {
			compatible = "sifive,debug-013", "riscv,debug-013";
			debug-attach = "dmi";
			interrupts-extended = <&L3 65535>;
			reg = <0x0 0x0 0x0 0x1000>;
			reg-names = "control";
		};
		L1: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x0 0x3000 0x0 0x1000>;
		};
		L10: external-interrupts {
			interrupt-parent = <&L6>;
			interrupts = <1 2 3 4 5 6 7 8>;
		};
		L6: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L3 11 &L3 9>;
			reg = <0x0 0xc000000 0x0 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <8>;
		};
		L12: mmio-port-axi4@60000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			ranges = <0x60000000 0x0 0x60000000 0x20000000>;
		};
		L13: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x0 0x10000 0x0 0x10000>;
			reg-names = "mem";
		};
		L0: subsystem_pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "subsystem_pbus_clock";
			compatible = "fixed-clock";
		};
	};
};

Generated Address Map
	        0 -      1000 ARWX  debug-controller@0
	     3000 -      4000 ARWX  error-device@3000
	    10000 -     20000  R X  rom@10000
	  2000000 -   2010000 ARW   clint@2000000
	  2010000 -   2011000 ARW   cache-controller@2010000
	  c000000 -  10000000 ARW   interrupt-controller@c000000
	 60000000 -  80000000  RWX  mmio-port-axi4@60000000
	 80000000 - 400000000 ARWXC memory@80000000

[warn] generators/sifive-cache/design/craft/inclusivecache/src/SinkC.scala:160:43: Dynamic index with width 6 is too large for extractee of width 2
[warn]     io.rel_pop.ready := putbuffer.io.valid(io.rel_pop.bits.index)
[warn]                                           ^
[warn] rocket-chip/src/main/scala/rocket/ICache.scala:500:25: Dynamic index with width 7 is too small for extractee of width 256
[warn]     val s1_vb = vb_array(Cat(i.U, s1_idx)) && !s1_slaveValid
[warn]                         ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:100: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                    ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:126: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                                              ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:80: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:106: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                                          ^
[warn] rocket-chip/src/main/scala/devices/debug/Debug.scala:1727:37: Dynamic index with width 1 is too large for extractee of width 1
[warn]     val hartHalted   = haltedBitRegs(selectedHartReg)
[warn]                                     ^
[warn] There were 7 warning(s) during hardware elaboration.
[success] Total time: 13 s, completed 2025年7月18日 下午6:15:26
java -Xmx25G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/name/vivado_prj/vivado-risc-v/sbt-launch.jar assembly
WARNING: A terminally deprecated method in java.lang.System has been called
WARNING: System::setSecurityManager has been called by sbt.TrapExit$ (file:/home/name/.sbt/boot/scala-2.12.10/org.scala-sbt/sbt/1.3.13/run_2.12-1.3.13.jar)
WARNING: Please consider reporting this to the maintainers of sbt.TrapExit$
WARNING: System::setSecurityManager will be removed in a future release
[info] welcome to sbt 1.3.13 (Ubuntu Java 17.0.15)
[info] loading settings for project vivado-risc-v-build from plugins.sbt ...
[info] loading project definition from /home/name/vivado_prj/vivado-risc-v/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils2 from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] resolving key references (11552 settings) ...
[info] set current project to vivado (in build file:/home/name/vivado_prj/vivado-risc-v/)
[info] 348 file(s) merged using strategy 'Discard' (Run the task at debug level to see the details)
[info] 28 file(s) merged using strategy 'First' (Run the task at debug level to see the details)
[info] Built: /home/name/vivado_prj/vivado-risc-v/target/scala-2.13/system.jar
[info] Jar hash: 9abb7f95651277aed0557190c51a07b3660f4217
[success] Total time: 9 s, completed 2025年7月18日 下午6:15:41
rm workspace/bootrom.img
[1;34m[Make state][0m rocket-firrtl
java -Xmx25G -Xss8M  -cp `realpath target/scala-*/system.jar` firrtl.stage.FirrtlMain -i workspace/rocket64b1_partition/system-vc707/RocketSystem.fir -o RocketSystem.v --compiler verilog \
  --annotation-file workspace/rocket64b1_partition/system-vc707/RocketSystem.anno.json \
  --custom-transforms firrtl.passes.InlineInstances \
  --target:fpga
cp workspace/rocket64b1_partition/system-vc707/RocketSystem.v workspace/rocket64b1_partition/system-vc707.sv
# Copy any additional Verilog files generated by FIRRTL (e.g., for RoCC accelerators)
for vfile in workspace/rocket64b1_partition/system-vc707/*.v; do \
	if [ "$vfile" != "workspace/rocket64b1_partition/system-vc707/RocketSystem.v" ] && [ -f "$vfile" ]; then \
		cp "$vfile" workspace/rocket64b1_partition/$(basename $vfile .v).sv; \
	fi \
done
[1;34m[Make state][0m rocket-vhdl
mkdir -p vhdl-wrapper/bin
javac -g -nowarn \
  -sourcepath vhdl-wrapper/src -d vhdl-wrapper/bin \
  -classpath vhdl-wrapper/antlr-4.8-complete.jar \
  vhdl-wrapper/src/net/largest/riscv/vhdl/Main.java
java -Xmx25G -Xss8M  -cp \
  vhdl-wrapper/src:vhdl-wrapper/bin:vhdl-wrapper/antlr-4.8-complete.jar \
  net.largest.riscv.vhdl.Main -m Rocket64b1_partition \
  workspace/rocket64b1_partition/system-vc707.sv >workspace/rocket64b1_partition/rocket.vhdl
[1;34m[Make state][0m vivado-tcl
echo "set vivado_board_name vc707" >workspace/rocket64b1_partition/system-vc707.tcl
if [ "xilinx.com:vc707:part0:1.4" != "" -a "xilinx.com:vc707:part0:1.4" != "NONE" ] ; then echo "set vivado_board_part xilinx.com:vc707:part0:1.4" >>workspace/rocket64b1_partition/system-vc707.tcl ; fi
if [ "" != "" ] ; then echo "set board_config " >>workspace/rocket64b1_partition/system-vc707.tcl ; fi
echo "set xilinx_part xc7vx485tffg1761-2" >>workspace/rocket64b1_partition/system-vc707.tcl
echo "set rocket_module_name Rocket64b1_partition" >>workspace/rocket64b1_partition/system-vc707.tcl
echo "set riscv_clock_frequency 100.0" >>workspace/rocket64b1_partition/system-vc707.tcl
echo "set memory_size 0x40000000" >>workspace/rocket64b1_partition/system-vc707.tcl
# Generate list of additional Verilog files
echo "set additional_verilog_files {}" >>workspace/rocket64b1_partition/system-vc707.tcl
for vfile in workspace/rocket64b1_partition/*.sv; do \
	if [ "$vfile" != "workspace/rocket64b1_partition/system-vc707.sv" ] && [ -f "$vfile" ]; then \
		echo "lappend additional_verilog_files [file normalize \"$(realpath $vfile)\"]" >>workspace/rocket64b1_partition/system-vc707.tcl; \
	fi \
done
echo 'cd [file dirname [file normalize [info script]]]' >>workspace/rocket64b1_partition/system-vc707.tcl
echo 'source ../../vivado.tcl' >>workspace/rocket64b1_partition/system-vc707.tcl
[1;34m[Make state][0m vivado-project
if [ ! -e workspace/rocket64b1_partition/vivado-vc707-riscv ] ; then env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64b1_partition/system-vc707.tcl || ( rm -rf workspace/rocket64b1_partition/vivado-vc707-riscv ; exit 1 ) ; fi
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1264.164 ; gain = 59.023 ; free physical = 27806 ; free virtual = 47024
INFO: [BD::TCL 103-2003] Currently there is no design <riscv> in project, so creating one...
Wrote  : </home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
INFO: [BD::TCL 103-2004] Making design <riscv> as current_bd_design.
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "riscv".
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:util_ds_buf:2.2 xilinx.com:ip:smartconnect:1.0 xilinx.com:ip:mig_7series:4.2 xilinx.com:ip:xadc_wiz:3.3 xilinx.com:ip:xlconcat:2.1 xilinx.com:ip:gig_ethernet_pcs_pma:16.2  .
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  Rocket64b1_partition synchronizer mem_reset_control ethernet sdc_controller ethernet_vc707 uart  .
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk_sync_rst' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk_sync_rst' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mem_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mem_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_ok' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ui_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ui_clk_sync_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'ui_clk_sync_rst': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'mem_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'ui_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock_ok' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mdio_clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mdio_clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'async_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mdio_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'async_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'mdio_clock': Added interface parameter 'ASSOCIATED_RESET' with value 'mdio_reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PROTOCOL' with value 'AXI4LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'TX_AXIS': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'RX_AXIS': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'mdio_clock': Added interface parameter 'FREQ_HZ' with value '2500000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'mdio_clock' has a fixed FREQ_HZ of '2500000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'mdio_clock' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'GMII' of definition 'xilinx.com:interface:gmii:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'GMII' of definition 'xilinx.com:interface:gmii:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'an_interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'an_interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'TX_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'TX_AXIS': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'RX_AXIS': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'GMII': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'an_interrupt': Added interface parameter 'SENSITIVITY' with value 'EDGE_RISING'.
INFO: [IP_Flow 19-7067] Note that bus interface 'clock' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : virtex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: PART : xc7vx485tffg1761-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : virtex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: PART : xc7vx485tffg1761-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: Standard : SGMII
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'async_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'async_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'sdio_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'sdio_reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PROTOCOL' with value 'AXI4LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'sdio_clk': Added interface parameter 'FREQ_HZ' with value '50000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'sdio_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-7067] Note that bus interface 'clock' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'sdio_clk' has a fixed FREQ_HZ of '50000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'sdio_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'RS232' of definition 'xilinx.com:interface:uart:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RS232' of definition 'xilinx.com:interface:uart:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'async_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'async_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PROTOCOL' with value 'AXI4LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-7067] Note that bus interface 'clock' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_ok' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'MEM_AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'ADDR_WIDTH' with value '34'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'ADDR_WIDTH' with value '31'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'ADDR_WIDTH' with value '34'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock_ok' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '5.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'clk_wiz_0'
Slave segment '/IO/SD/S_AXI_LITE/reg0' is being assigned into address space '/RocketChip/IO_AXI4' at <0x6000_0000 [ 64K ]>.
Slave segment '/IO/UART/S_AXI_LITE/reg0' is being assigned into address space '/RocketChip/IO_AXI4' at <0x6001_0000 [ 64K ]>.
Slave segment '/IO/Ethernet/S_AXI_LITE/reg0' is being assigned into address space '/RocketChip/IO_AXI4' at <0x6002_0000 [ 64K ]>.
Slave segment '/IO/XADC/s_axi_lite/Reg' is being assigned into address space '/RocketChip/IO_AXI4' at <0x6003_0000 [ 64K ]>.
Slave segment '/DDR/mig_7series_0/memmap/memaddr' is being assigned into address space '/RocketChip/MEM_AXI4' at <0x0_0000_0000 [ 16G ]>.
Slave segment '/RocketChip/DMA_AXI4/reg0' is being assigned into address space '/IO/Ethernet/M_AXI' at <0x0_0000_0000 [ 16G ]>.
Slave segment '/RocketChip/DMA_AXI4/reg0' is being assigned into address space '/IO/SD/M_AXI' at <0x0_0000_0000 [ 16G ]>.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_m_0: SmartConnect riscv_io_axi_m_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_axi_smc_1_0: SmartConnect riscv_axi_smc_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: SmartConnect riscv_io_axi_s_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: IP riscv_io_axi_s_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /riscv_io_axi_s_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2150.535 ; gain = 148.719 ; free physical = 26817 ; free virtual = 46245
Wrote  : </home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_m_0: SmartConnect riscv_io_axi_m_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_axi_smc_1_0: SmartConnect riscv_axi_smc_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: SmartConnect riscv_io_axi_s_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: IP riscv_io_axi_s_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /riscv_io_axi_s_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2178.285 ; gain = 19.812 ; free physical = 26772 ; free virtual = 46211
Wrote  : </home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
INFO: [BD 41-1662] The design 'riscv.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v
Verilog Output written to : /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/sim/riscv.v
Verilog Output written to : /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v
update_compile_order: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2269.234 ; gain = 72.035 ; free physical = 26653 ; free virtual = 46114
date >workspace/rocket64b1_partition/vivado-vc707-riscv/timestamp.txt
[1;34m[Make state][0m synthesis
echo "set_param general.maxThreads 1" >>workspace/rocket64b1_partition/vivado-vc707-riscv/make-synthesis.tcl
echo "open_project workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.xpr" >workspace/rocket64b1_partition/vivado-vc707-riscv/make-synthesis.tcl
echo "update_compile_order -fileset sources_1" >>workspace/rocket64b1_partition/vivado-vc707-riscv/make-synthesis.tcl
echo "reset_run synth_1" >>workspace/rocket64b1_partition/vivado-vc707-riscv/make-synthesis.tcl
echo "launch_runs -jobs 1 synth_1" >>workspace/rocket64b1_partition/vivado-vc707-riscv/make-synthesis.tcl
echo "wait_on_run synth_1" >>workspace/rocket64b1_partition/vivado-vc707-riscv/make-synthesis.tcl
env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64b1_partition/vivado-vc707-riscv/make-synthesis.tcl
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/name/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1322.645 ; gain = 0.023 ; free physical = 27351 ; free virtual = 46817
INFO: [BD 41-1662] The design 'riscv.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v
Verilog Output written to : /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/sim/riscv.v
Verilog Output written to : /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v
Exporting to file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/hw_handoff/riscv_axi_smc_1_0.hwh
Generated Hardware Definition File /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/riscv_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDR/axi_smc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDR/mem_reset_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDR/mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/Ethernet .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/EthernetVC707/ethernet_stream_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/EthernetVC707/gig_ethernet_pcs_pma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/SD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/UART .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/XADC .
Exporting to file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/hw_handoff/riscv_io_axi_m_0.hwh
Generated Hardware Definition File /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/synth/riscv_io_axi_m_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_m .
Exporting to file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/hw_handoff/riscv_io_axi_s_0.hwh
Generated Hardware Definition File /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/synth/riscv_io_axi_s_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RocketChip .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_diff_clock_buf .
Exporting to file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/hw_handoff/riscv.hwh
Generated Hardware Definition File /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin RX_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /IO/EthernetVC707
WARNING: [BD 41-2265] Clock pin for protocol instance pin TX_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /IO/EthernetVC707
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_Ethernet_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_RocketChip_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_SD_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_UART_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_XADC_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_axi_smc_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_ethernet_stream_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_gig_ethernet_pcs_pma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_io_axi_m_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_io_axi_s_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_mem_reset_control_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_sys_diff_clock_buf_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_Ethernet_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_axi_smc_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_RocketChip_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_SD_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_UART_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_XADC_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_io_axi_m_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_mem_reset_control_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_sys_diff_clock_buf_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_ethernet_stream_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_io_axi_s_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_gig_ethernet_pcs_pma_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Jul 18 18:19:43 2025] Launched riscv_axi_smc_1_0_synth_1, riscv_mem_reset_control_0_0_synth_1, riscv_mig_7series_0_0_synth_1, riscv_Ethernet_0_synth_1, riscv_ethernet_stream_0_0_synth_1, riscv_gig_ethernet_pcs_pma_0_0_synth_1, riscv_SD_0_synth_1, riscv_UART_0_synth_1, riscv_XADC_0_synth_1, riscv_io_axi_m_0_synth_1, riscv_io_axi_s_0_synth_1, riscv_RocketChip_0_synth_1, riscv_clk_wiz_0_0_synth_1, riscv_sys_diff_clock_buf_0_synth_1...
Run output will be captured here:
riscv_axi_smc_1_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/riscv_axi_smc_1_0_synth_1/runme.log
riscv_mem_reset_control_0_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/riscv_mem_reset_control_0_0_synth_1/runme.log
riscv_mig_7series_0_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/riscv_mig_7series_0_0_synth_1/runme.log
riscv_Ethernet_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/riscv_Ethernet_0_synth_1/runme.log
riscv_ethernet_stream_0_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/riscv_ethernet_stream_0_0_synth_1/runme.log
riscv_gig_ethernet_pcs_pma_0_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/riscv_gig_ethernet_pcs_pma_0_0_synth_1/runme.log
riscv_SD_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/riscv_SD_0_synth_1/runme.log
riscv_UART_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/riscv_UART_0_synth_1/runme.log
riscv_XADC_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/riscv_XADC_0_synth_1/runme.log
riscv_io_axi_m_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/riscv_io_axi_m_0_synth_1/runme.log
riscv_io_axi_s_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/riscv_io_axi_s_0_synth_1/runme.log
riscv_RocketChip_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/riscv_RocketChip_0_synth_1/runme.log
riscv_clk_wiz_0_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/riscv_clk_wiz_0_0_synth_1/runme.log
riscv_sys_diff_clock_buf_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/riscv_sys_diff_clock_buf_0_synth_1/runme.log
[Fri Jul 18 18:19:43 2025] Launched synth_1...
Run output will be captured here: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:50 ; elapsed = 00:01:24 . Memory (MB): peak = 2401.637 ; gain = 958.934 ; free physical = 26369 ; free virtual = 45864
[Fri Jul 18 18:19:43 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log riscv_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
source riscv_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/name/tools/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1451.680 ; gain = 128.062 ; free physical = 25683 ; free virtual = 45690
Command: synth_design -top riscv_wrapper -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7547
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/name/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2188.109 ; gain = 360.797 ; free physical = 24658 ; free virtual = 44665
Synthesis current peak Physical Memory [PSS] (MB): peak = 1590.273; parent = 1385.630; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3207.215; parent = 2195.051; children = 1012.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_wrapper' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/imports/hdl/riscv_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'riscv' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1517]
INFO: [Synth 8-6157] synthesizing module 'DDR_imp_10J4PB3' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:12]
INFO: [Synth 8-6157] synthesizing module 'riscv_axi_smc_1_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_axi_smc_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_axi_smc_1_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_axi_smc_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'riscv_mem_reset_control_0_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_mem_reset_control_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_mem_reset_control_0_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_mem_reset_control_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'riscv_mig_7series_0_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_mig_7series_0_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:367]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:367]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:367]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:367]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:367]
WARNING: [Synth 8-7071] port 'device_temp' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:367]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'riscv_mig_7series_0_0' has 64 connections declared, but only 58 given [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:367]
INFO: [Synth 8-6155] done synthesizing module 'DDR_imp_10J4PB3' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:12]
INFO: [Synth 8-6157] synthesizing module 'IO_imp_44488Y' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:612]
INFO: [Synth 8-6157] synthesizing module 'riscv_Ethernet_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_Ethernet_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_Ethernet_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_Ethernet_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'EthernetVC707_imp_1RFHSR3' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:428]
INFO: [Synth 8-6157] synthesizing module 'riscv_ethernet_stream_0_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_ethernet_stream_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_ethernet_stream_0_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_ethernet_stream_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_gig_ethernet_pcs_pma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_gig_ethernet_pcs_pma_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gtrefclk_out' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7071] port 'gtrefclk_bufg_out' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7071] port 'resetdone' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7071] port 'rxuserclk_out' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7071] port 'rxuserclk2_out' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7071] port 'pma_reset_out' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7071] port 'gt0_qplloutclk_out' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7071] port 'gt0_qplloutrefclk_out' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7023] instance 'gig_ethernet_pcs_pma_0' of module 'riscv_gig_ethernet_pcs_pma_0_0' has 37 connections declared, but only 29 given [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
INFO: [Synth 8-6155] done synthesizing module 'EthernetVC707_imp_1RFHSR3' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:428]
INFO: [Synth 8-6157] synthesizing module 'riscv_SD_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_SD_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_SD_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_SD_0_stub.v:5]
WARNING: [Synth 8-7071] port 'sdio_reset' of module 'riscv_SD_0' is unconnected for instance 'SD' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1202]
WARNING: [Synth 8-7023] instance 'SD' of module 'riscv_SD_0' has 44 connections declared, but only 43 given [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1202]
INFO: [Synth 8-6157] synthesizing module 'riscv_UART_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_UART_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_UART_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_UART_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'riscv_XADC_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_XADC_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_XADC_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_XADC_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
WARNING: [Synth 8-7071] port 'channel_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
WARNING: [Synth 8-7071] port 'busy_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
WARNING: [Synth 8-7071] port 'eos_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
WARNING: [Synth 8-7071] port 'ot_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
WARNING: [Synth 8-7023] instance 'XADC' of module 'riscv_XADC_0' has 30 connections declared, but only 23 given [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
INFO: [Synth 8-6157] synthesizing module 'riscv_io_axi_m_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_io_axi_m_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_io_axi_m_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_io_axi_m_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'riscv_io_axi_s_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_io_axi_s_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_io_axi_s_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_io_axi_s_0_stub.v:5]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M01_AXI_wstrb' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M02_AXI_wstrb' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M03_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M03_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7023] instance 'io_axi_s' of module 'riscv_io_axi_s_0' has 117 connections declared, but only 106 given [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
INFO: [Synth 8-6157] synthesizing module 'riscv_xlconcat_0_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_xlconcat_0_0/synth/riscv_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'riscv_xlconcat_0_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_xlconcat_0_0/synth/riscv_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'IO_imp_44488Y' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:612]
INFO: [Synth 8-6157] synthesizing module 'riscv_RocketChip_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_RocketChip_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_RocketChip_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_RocketChip_0_stub.v:5]
WARNING: [Synth 8-7071] port 'dma_axi4_bid' of module 'riscv_RocketChip_0' is unconnected for instance 'RocketChip' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1937]
WARNING: [Synth 8-7071] port 'dma_axi4_rid' of module 'riscv_RocketChip_0' is unconnected for instance 'RocketChip' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1937]
WARNING: [Synth 8-7023] instance 'RocketChip' of module 'riscv_RocketChip_0' has 118 connections declared, but only 116 given [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1937]
INFO: [Synth 8-6157] synthesizing module 'riscv_clk_wiz_0_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_clk_wiz_0_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'riscv_sys_diff_clock_buf_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_sys_diff_clock_buf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_sys_diff_clock_buf_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-7499-cranberry/realtime/riscv_sys_diff_clock_buf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1517]
INFO: [Synth 8-6155] done synthesizing module 'riscv_wrapper' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/imports/hdl/riscv_wrapper.v:12]
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.016 ; gain = 440.703 ; free physical = 24568 ; free virtual = 44576
Synthesis current peak Physical Memory [PSS] (MB): peak = 1590.273; parent = 1385.630; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3280.184; parent = 2268.020; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2285.828 ; gain = 458.516 ; free physical = 24576 ; free virtual = 44583
Synthesis current peak Physical Memory [PSS] (MB): peak = 1590.273; parent = 1385.630; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3297.996; parent = 2285.832; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2285.828 ; gain = 458.516 ; free physical = 24576 ; free virtual = 44583
Synthesis current peak Physical Memory [PSS] (MB): peak = 1590.273; parent = 1385.630; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3297.996; parent = 2285.832; children = 1012.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2285.828 ; gain = 0.000 ; free physical = 24576 ; free virtual = 44583
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0/riscv_axi_smc_1_0_in_context.xdc] for cell 'riscv_i/DDR/axi_smc_1'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0/riscv_axi_smc_1_0_in_context.xdc] for cell 'riscv_i/DDR/axi_smc_1'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0_in_context.xdc] for cell 'riscv_i/DDR/mem_reset_control_0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0_in_context.xdc] for cell 'riscv_i/DDR/mem_reset_control_0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc] for cell 'riscv_i/IO/Ethernet'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc] for cell 'riscv_i/IO/Ethernet'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0_in_context.xdc] for cell 'riscv_i/IO/EthernetVC707/ethernet_stream_0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0_in_context.xdc] for cell 'riscv_i/IO/EthernetVC707/ethernet_stream_0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc] for cell 'riscv_i/IO/SD'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc] for cell 'riscv_i/IO/SD'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0/riscv_UART_0_in_context.xdc] for cell 'riscv_i/IO/UART'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0/riscv_UART_0_in_context.xdc] for cell 'riscv_i/IO/UART'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0/riscv_XADC_0_in_context.xdc] for cell 'riscv_i/IO/XADC'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0/riscv_XADC_0_in_context.xdc] for cell 'riscv_i/IO/XADC'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0/riscv_io_axi_m_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_m'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0/riscv_io_axi_m_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_m'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0/riscv_io_axi_s_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_s'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0/riscv_io_axi_s_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_s'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0/riscv_RocketChip_0_in_context.xdc] for cell 'riscv_i/RocketChip'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0/riscv_RocketChip_0_in_context.xdc] for cell 'riscv_i/RocketChip'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_in_context.xdc] for cell 'riscv_i/clk_wiz_0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_in_context.xdc] for cell 'riscv_i/clk_wiz_0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_in_context.xdc] for cell 'riscv_i/sys_diff_clock_buf'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_in_context.xdc] for cell 'riscv_i/sys_diff_clock_buf'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.664 ; gain = 0.000 ; free physical = 24599 ; free virtual = 44607
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.664 ; gain = 0.000 ; free physical = 24599 ; free virtual = 44607
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/name/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24656 ; free virtual = 44664
Synthesis current peak Physical Memory [PSS] (MB): peak = 1590.273; parent = 1385.630; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3331.816; parent = 2319.652; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24656 ; free virtual = 44664
Synthesis current peak Physical Memory [PSS] (MB): peak = 1590.273; parent = 1385.630; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3331.816; parent = 2319.652; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[10]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[10]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[11]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[11]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[12]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[12]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[13]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[13]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[8]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[8]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[9]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[9]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cas_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cas_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cke[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cke[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cs_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cs_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[10]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[10]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[11]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[11]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[12]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[12]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[13]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[13]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[14]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[14]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[15]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[15]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[16]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[16]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[17]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[17]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[18]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[18]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[19]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[19]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[20]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[20]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[21]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[21]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[22]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[22]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[23]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[23]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[24]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[24]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[25]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[25]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[26]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[26]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[27]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[27]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[28]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[28]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[29]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[29]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[30]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[30]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[31]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[31]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[32]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[32]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[33]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[33]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[34]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[34]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[35]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[35]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[36]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[36]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[37]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[37]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[38]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[38]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[39]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[39]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[40]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[40]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[41]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[41]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[42]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[42]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[43]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[43]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[44]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[44]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[45]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[45]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[46]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[46]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[47]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[47]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[48]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[48]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[49]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[49]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[50]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[50]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[51]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[51]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[52]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[52]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[53]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[53]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[54]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[54]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[55]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[55]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[56]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[56]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[57]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[57]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[58]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[58]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[59]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[59]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[60]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[60]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[61]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[61]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[62]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[62]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[63]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[63]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[8]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[8]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[9]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[9]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_odt[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_odt[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ras_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ras_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_reset_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_reset_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_we_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_we_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mdio_data. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mdio_data. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_cmd. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_cmd. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_p[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_p[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/DDR/axi_smc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/DDR/mem_reset_control_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/DDR/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/Ethernet. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/EthernetVC707/ethernet_stream_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/SD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/UART. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/XADC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/io_axi_m. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/io_axi_s. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/RocketChip. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/sys_diff_clock_buf. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24656 ; free virtual = 44664
Synthesis current peak Physical Memory [PSS] (MB): peak = 1590.273; parent = 1385.630; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3331.816; parent = 2319.652; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24656 ; free virtual = 44665
Synthesis current peak Physical Memory [PSS] (MB): peak = 1590.273; parent = 1385.630; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3331.816; parent = 2319.652; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24683 ; free virtual = 44697
Synthesis current peak Physical Memory [PSS] (MB): peak = 1590.273; parent = 1385.630; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3331.816; parent = 2319.652; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24689 ; free virtual = 44702
Synthesis current peak Physical Memory [PSS] (MB): peak = 1676.373; parent = 1471.771; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3331.816; parent = 2319.652; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24689 ; free virtual = 44702
Synthesis current peak Physical Memory [PSS] (MB): peak = 1676.576; parent = 1471.975; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3331.816; parent = 2319.652; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24673 ; free virtual = 44686
Synthesis current peak Physical Memory [PSS] (MB): peak = 1676.576; parent = 1471.975; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3331.816; parent = 2319.652; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24678 ; free virtual = 44692
Synthesis current peak Physical Memory [PSS] (MB): peak = 1676.576; parent = 1471.975; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3331.816; parent = 2319.652; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24678 ; free virtual = 44692
Synthesis current peak Physical Memory [PSS] (MB): peak = 1676.576; parent = 1471.975; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3331.816; parent = 2319.652; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24678 ; free virtual = 44692
Synthesis current peak Physical Memory [PSS] (MB): peak = 1676.576; parent = 1471.975; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3331.816; parent = 2319.652; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24678 ; free virtual = 44692
Synthesis current peak Physical Memory [PSS] (MB): peak = 1676.576; parent = 1471.975; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3331.816; parent = 2319.652; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24680 ; free virtual = 44694
Synthesis current peak Physical Memory [PSS] (MB): peak = 1676.576; parent = 1471.975; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3331.816; parent = 2319.652; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24680 ; free virtual = 44694
Synthesis current peak Physical Memory [PSS] (MB): peak = 1676.576; parent = 1471.975; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3331.816; parent = 2319.652; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |riscv_RocketChip_0             |         1|
|2     |riscv_clk_wiz_0_0              |         1|
|3     |riscv_sys_diff_clock_buf_0     |         1|
|4     |riscv_axi_smc_1_0              |         1|
|5     |riscv_mem_reset_control_0_0    |         1|
|6     |riscv_mig_7series_0_0          |         1|
|7     |riscv_Ethernet_0               |         1|
|8     |riscv_SD_0                     |         1|
|9     |riscv_UART_0                   |         1|
|10    |riscv_XADC_0                   |         1|
|11    |riscv_io_axi_m_0               |         1|
|12    |riscv_io_axi_s_0               |         1|
|13    |riscv_ethernet_stream_0_0      |         1|
|14    |riscv_gig_ethernet_pcs_pma_0_0 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |riscv_Ethernet               |     1|
|2     |riscv_RocketChip             |     1|
|3     |riscv_SD                     |     1|
|4     |riscv_UART                   |     1|
|5     |riscv_XADC                   |     1|
|6     |riscv_axi_smc_1              |     1|
|7     |riscv_clk_wiz_0              |     1|
|8     |riscv_ethernet_stream_0      |     1|
|9     |riscv_gig_ethernet_pcs_pma_0 |     1|
|10    |riscv_io_axi_m               |     1|
|11    |riscv_io_axi_s               |     1|
|12    |riscv_mem_reset_control_0    |     1|
|13    |riscv_mig_7series_0          |     1|
|14    |riscv_sys_diff_clock_buf     |     1|
|15    |IBUF                         |     9|
|16    |OBUF                         |     8|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24680 ; free virtual = 44694
Synthesis current peak Physical Memory [PSS] (MB): peak = 1676.576; parent = 1471.975; children = 204.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3331.816; parent = 2319.652; children = 1012.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2351.664 ; gain = 458.516 ; free physical = 24703 ; free virtual = 44717
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2351.664 ; gain = 524.352 ; free physical = 24703 ; free virtual = 44717
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2351.664 ; gain = 0.000 ; free physical = 24823 ; free virtual = 44836
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2351.664 ; gain = 0.000 ; free physical = 24792 ; free virtual = 44805
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a1ffa105
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2351.664 ; gain = 899.984 ; free physical = 24928 ; free virtual = 44942
INFO: [Common 17-1381] The checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/synth_1/riscv_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_wrapper_utilization_synth.rpt -pb riscv_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 19:08:30 2025...
[Fri Jul 18 19:08:35 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:46:44 ; elapsed = 00:48:52 . Memory (MB): peak = 2401.637 ; gain = 0.000 ; free physical = 26110 ; free virtual = 46117
if find workspace/rocket64b1_partition/vivado-vc707-riscv -name "*.log" -exec cat {} \; | grep 'ERROR: ' ; then exit 1 ; fi 
[1;34m[Make state][0m bitstream
echo "set_param general.maxThreads 1" >>workspace/rocket64b1_partition/vivado-vc707-riscv/make-bitstream.tcl
echo "open_project workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.xpr" >workspace/rocket64b1_partition/vivado-vc707-riscv/make-bitstream.tcl
echo "reset_run impl_1" >>workspace/rocket64b1_partition/vivado-vc707-riscv/make-bitstream.tcl
echo "launch_runs -to_step write_bitstream -jobs 1 impl_1" >>workspace/rocket64b1_partition/vivado-vc707-riscv/make-bitstream.tcl
echo "wait_on_run impl_1" >>workspace/rocket64b1_partition/vivado-vc707-riscv/make-bitstream.tcl
env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64b1_partition/vivado-vc707-riscv/make-bitstream.tcl
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/name/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1326.617 ; gain = 0.023 ; free physical = 26840 ; free virtual = 46847
[Fri Jul 18 19:09:13 2025] Launched impl_1...
Run output will be captured here: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 1542.723 ; gain = 216.105 ; free physical = 26701 ; free virtual = 46709
[Fri Jul 18 19:09:13 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log riscv_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source riscv_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
source riscv_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/name/tools/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1456.203 ; gain = 187.102 ; free physical = 26426 ; free virtual = 46434
Command: link_design -top riscv_wrapper -part xc7vx485tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0.dcp' for cell 'riscv_i/RocketChip'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.dcp' for cell 'riscv_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0.dcp' for cell 'riscv_i/sys_diff_clock_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0.dcp' for cell 'riscv_i/DDR/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0.dcp' for cell 'riscv_i/DDR/mem_reset_control_0'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0.dcp' for cell 'riscv_i/DDR/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0.dcp' for cell 'riscv_i/IO/Ethernet'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0.dcp' for cell 'riscv_i/IO/SD'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0.dcp' for cell 'riscv_i/IO/UART'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.dcp' for cell 'riscv_i/IO/XADC'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0.dcp' for cell 'riscv_i/IO/io_axi_m'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0.dcp' for cell 'riscv_i/IO/io_axi_s'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0.dcp' for cell 'riscv_i/IO/EthernetVC707/ethernet_stream_0'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0.dcp' for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2153.047 ; gain = 0.000 ; free physical = 25690 ; free virtual = 45699
INFO: [Netlist 29-17] Analyzing 21327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: riscv_i/sys_diff_clock_buf/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'riscv_i/sys_diff_clock_buf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'riscv_i/sys_diff_clock_buf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_board.xdc] for cell 'riscv_i/sys_diff_clock_buf/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_board.xdc] for cell 'riscv_i/sys_diff_clock_buf/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc:42]
INFO: [Timing 38-2] Deriving generated clocks [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc:42]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3438.910 ; gain = 804.656 ; free physical = 24526 ; free virtual = 44547
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/top.xdc]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: riscv_i/sys_clock). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/name/vivado_prj/vivado-risc-v/board/vc707/top.xdc:12]
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/top.xdc]
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/sdc.xdc]
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/sdc.xdc]
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/uart.xdc]
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/uart.xdc]
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/ethernet.xdc]
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/ethernet.xdc]
Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == sync_reset || REF_NAME == sync_reset)}'. [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl:23]
Finished Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl]
Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst
INFO: [Timing 38-2] Deriving generated clocks [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Inserting timing constraints for axis_async_fifo instance riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -regexp -filter {(ORIG_REF_NAME =~ "eth_mac_(10g|1g_(gmii|rgmii)|mii)_fifo(__\w+__\d+)?" ||
REF_NAME =~ "eth_mac_(10g|1g_(gmii|rgmii)|mii)_fifo(__\w+__\d+)?")}'. [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/board/timing-constraints.tcl]
Finished Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/board/timing-constraints.tcl]
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
INFO: [Project 1-1714] 196 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5573] Port sdio_dat[0] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[1] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[2] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[3] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3523.871 ; gain = 0.000 ; free physical = 24649 ; free virtual = 44671
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6783 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 6 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 273 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5401 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 588 instances
  RAM64M => RAM64M (RAMD64E(x4)): 436 instances

30 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:15 . Memory (MB): peak = 3523.871 ; gain = 2067.668 ; free physical = 24649 ; free virtual = 44671
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3595.906 ; gain = 64.031 ; free physical = 24660 ; free virtual = 44682

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 3b1daa37

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3595.906 ; gain = 0.000 ; free physical = 24476 ; free virtual = 44498

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1129]_i_1 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/shift_reg_reg[0]_srl16_i_2__4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1131]_i_1 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/shift_reg_reg[0]_srl16_i_2__5, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/complex_victim_inc_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/samples_cnt_r[11]_i_3, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_7, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[1]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_1 into driver instance riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_2ms_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0 into driver instance riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_2ms_i_2__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/atomics/state_1_i_1__4 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/atomics/ram_opcode_reg_0_1_0_2_i_8__1, which resulted in an inversion of 117 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/nodeOut_a_q/a_first_counter[7]_i_2__1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/nodeOut_a_q/stalls_id_1[1]_i_2__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q/ram_size_reg_0_1_0_3_i_2__1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q/ram_size_reg_0_1_0_3_i_8__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q_1/ram_source_reg_0_1_0_3_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q_1/ram_source_reg_0_1_0_3_i_6, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/a_first_counter[8]_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/a_first_counter[8]_i_5, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_3__0, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_1__10 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_3__10, which resulted in an inversion of 33 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_1__2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_3__2, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/bad_grant_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/bad_grant_i_3, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/robin_filter[11]_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/req_r_opcode[1]_i_6, which resulted in an inversion of 162 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_9/robin_filter[10]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_9/req_r_source[3]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_9/robin_filter[9]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_9/robin_filter[9]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__1, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__3 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__3, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__4 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__4, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__5 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__5, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__6 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__6, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__7 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__7, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__8 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__8, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__9 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__9, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_17, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_3 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_18, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_4 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_19, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_5 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_20, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_3 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_15, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_4 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_16, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_7 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_23, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s2_need_pb_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s2_need_d_i_8, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s3_retires_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s3_retires_i_2, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s4_full_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s4_full_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/nodeOut_w_deq_q/counter[2]_i_1__5 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/nodeOut_w_deq_q/beatsLeft[2]_i_2__5, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_1_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_1_1_i_2, which resulted in an inversion of 117 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_2_0_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_2_0_i_2, which resulted in an inversion of 88 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_2_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_2_1_i_2, which resulted in an inversion of 103 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_0_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_opcode_reg_0_1_0_2_i_5__5, which resulted in an inversion of 146 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_opcode_reg_0_1_0_2_i_4__6, which resulted in an inversion of 145 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_2_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_2_i_2, which resulted in an inversion of 141 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_0_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_size_reg_0_1_0_3_i_5__2, which resulted in an inversion of 146 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_param_reg_0_1_0_0_i_3, which resulted in an inversion of 150 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_2_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_size_reg_0_1_0_3_i_8__2, which resulted in an inversion of 144 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state__0_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_source_reg_0_1_6_8_i_4__0, which resulted in an inversion of 89 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state__1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/cam_a_0_bits_source[7]_i_2, which resulted in an inversion of 91 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/counter[7]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/counter[7]_i_3__0, which resulted in an inversion of 132 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/state_1_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/state_1_i_2__0, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/buf_info_queue/read_start_index[4]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/buf_info_queue/i___92_i_5, which resulted in an inversion of 47 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/load_info_queue/write_start_index[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/load_info_queue/i___224_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/load_info_queue/write_start_index[3]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/i___226, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/load_info_queue/write_start_index[4]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/i___227, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/buf_info_queue/read_start_index[4]_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/buf_info_queue/i___92_i_1__1, which resulted in an inversion of 47 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/load_info_queue/write_start_index[1]_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/load_info_queue/i___224_i_1__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/load_info_queue/write_start_index[3]_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/i___226, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/load_info_queue/write_start_index[4]_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/i___227, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/buf_info_queue/read_start_index[4]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/buf_info_queue/i___92_i_1__0, which resulted in an inversion of 47 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/load_info_queue/write_start_index[1]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/load_info_queue/i___224_i_1__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/load_info_queue/write_start_index[3]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/i___226, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/load_info_queue/write_start_index[4]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/i___227, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_br_taken_i_5 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_reg_wdata[63]_i_32, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[1]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[2]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[3]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[3]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[4]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[4]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[5]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[5]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[6]_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[6]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_param[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_address[33]_i_3, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/r_sectored_hit_bits[0]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/state_vec_0[4]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/r_sectored_hit_bits[1]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/r_sectored_hit_valid_i_2__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/r_sectored_hit_bits[2]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/state_vec_0[6]_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_2[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_2[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_2[4]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_2[4]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist[5]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist[5]_i_2, which resulted in an inversion of 185 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_out_pipe_b_data[61]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_out_pipe_b_data[61]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/i2f_1/roundAnyRawFNToRecFN/_roundedSig_T_2_carry__6_i_3__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/i2f_1/roundAnyRawFNToRecFN/io_out_pipe_b_data[30]_i_2__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist[4]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist[4]_i_2__0, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxPages_1[0]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/i___216_i_1, which resulted in an inversion of 59 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_11 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_40, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_12 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_41, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_8 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_37, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_9 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_38, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_6, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_7, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_4 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_9, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_5 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_10, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_btb_resp_bits_bht_history[7]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_valid_i_3, which resulted in an inversion of 87 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/r_sectored_hit_bits[0]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/i___198_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/r_sectored_hit_bits[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/i___198_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/s1_req_tag[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/s1_req_addr[39]_i_5, which resulted in an inversion of 61 pins
INFO: [Opt 31-138] Pushed 45 inverter(s) to 217 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4d802374

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3891.734 ; gain = 109.961 ; free physical = 24377 ; free virtual = 44399
INFO: [Opt 31-389] Phase Retarget created 342 cells and removed 541 cells
INFO: [Opt 31-1021] In phase Retarget, 214 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 25 inverter(s) to 33 load pin(s).
Phase 2 Constant propagation | Checksum: d0910cf3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3891.734 ; gain = 109.961 ; free physical = 24392 ; free virtual = 44414
INFO: [Opt 31-389] Phase Constant propagation created 395 cells and removed 1545 cells
INFO: [Opt 31-1021] In phase Constant propagation, 476 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7de88dbf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 3891.734 ; gain = 109.961 ; free physical = 24417 ; free virtual = 44440
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1678 cells
INFO: [Opt 31-1021] In phase Sweep, 264 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7de88dbf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 3891.734 ; gain = 109.961 ; free physical = 24419 ; free virtual = 44441
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 7de88dbf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 3891.734 ; gain = 109.961 ; free physical = 24419 ; free virtual = 44441
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_vector1_carry__0_i_5 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16_i_5__2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/s_vector1_carry_i_5 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16_i_3__1, which resulted in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: 90fe24a4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 3891.734 ; gain = 109.961 ; free physical = 24419 ; free virtual = 44441
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 160 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             342  |             541  |                                            214  |
|  Constant propagation         |             395  |            1545  |                                            476  |
|  Sweep                        |               1  |            1678  |                                            264  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               3  |                                            160  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3891.734 ; gain = 0.000 ; free physical = 24431 ; free virtual = 44453
Ending Logic Optimization Task | Checksum: 10d021621

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 3891.734 ; gain = 109.961 ; free physical = 24431 ; free virtual = 44453

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 111 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 222
Ending PowerOpt Patch Enables Task | Checksum: 1833bc45a

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.97 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 24159 ; free virtual = 44185
Ending Power Optimization Task | Checksum: 1833bc45a

Time (s): cpu = 00:01:30 ; elapsed = 00:00:35 . Memory (MB): peak = 4930.062 ; gain = 1038.328 ; free physical = 24321 ; free virtual = 44348

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2f073155

Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 24332 ; free virtual = 44359
Ending Final Cleanup Task | Checksum: 2f073155

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 24327 ; free virtual = 44353

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 24327 ; free virtual = 44353
Ending Netlist Obfuscation Task | Checksum: 2f073155

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 24327 ; free virtual = 44353
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:12 ; elapsed = 00:01:22 . Memory (MB): peak = 4930.062 ; gain = 1406.191 ; free physical = 24327 ; free virtual = 44353
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 24041 ; free virtual = 44076
INFO: [Common 17-1381] The checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 24001 ; free virtual = 44078
INFO: [runtcl-4] Executing : report_drc -file riscv_wrapper_drc_opted.rpt -pb riscv_wrapper_drc_opted.pb -rpx riscv_wrapper_drc_opted.rpx
Command: report_drc -file riscv_wrapper_drc_opted.rpt -pb riscv_wrapper_drc_opted.pb -rpx riscv_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 23962 ; free virtual = 44040
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 23966 ; free virtual = 44044
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 26526a9b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 23968 ; free virtual = 44047
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 23968 ; free virtual = 44047

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Place 30-1907] riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_iodelay_ctrl/idelayctrl_gen_1.u_idelayctrl_300_400_REPLICATED_0 replication was created for riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_iodelay_ctrl/idelayctrl_gen_1.u_idelayctrl_300_400 IDELAYCTRL
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c48f02e8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 23927 ; free virtual = 44009

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c6d78227

Time (s): cpu = 00:02:04 ; elapsed = 00:00:57 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 23447 ; free virtual = 43530

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c6d78227

Time (s): cpu = 00:02:05 ; elapsed = 00:00:57 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 23455 ; free virtual = 43538
Phase 1 Placer Initialization | Checksum: 1c6d78227

Time (s): cpu = 00:02:05 ; elapsed = 00:00:58 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 23460 ; free virtual = 43544

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f4ee5e49

Time (s): cpu = 00:02:59 ; elapsed = 00:01:15 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 23450 ; free virtual = 43534

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1cc513b3b

Time (s): cpu = 00:03:42 ; elapsed = 00:01:28 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 23437 ; free virtual = 43520

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1cc513b3b

Time (s): cpu = 00:03:42 ; elapsed = 00:01:29 . Memory (MB): peak = 4930.062 ; gain = 0.000 ; free physical = 23444 ; free virtual = 43527

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 122b80e55

Time (s): cpu = 00:09:18 ; elapsed = 00:03:30 . Memory (MB): peak = 4960.027 ; gain = 29.965 ; free physical = 23381 ; free virtual = 43466

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1744 LUTNM shape to break, 5904 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 542, two critical 1202, total 1000, new lutff created 33
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3627 nets or LUTs. Breaked 1000 LUTs, combined 2627 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0. Replicated 11 times.
INFO: [Physopt 32-81] Processed net riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy. Replicated 6 times.
INFO: [Physopt 32-81] Processed net riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4979.957 ; gain = 0.000 ; free physical = 23354 ; free virtual = 43442
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4979.957 ; gain = 0.000 ; free physical = 23361 ; free virtual = 43448
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4979.957 ; gain = 0.000 ; free physical = 23357 ; free virtual = 43445

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |           2627  |                  3627  |           0  |           1  |  00:00:05  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            8  |              0  |                     3  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1008  |           2627  |                  3630  |           0  |          11  |  00:00:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1f3ca39cd

Time (s): cpu = 00:10:15 ; elapsed = 00:03:54 . Memory (MB): peak = 5011.973 ; gain = 81.910 ; free physical = 23379 ; free virtual = 43466
Phase 2.4 Global Placement Core | Checksum: 1f65d0170

Time (s): cpu = 00:10:58 ; elapsed = 00:04:09 . Memory (MB): peak = 5011.973 ; gain = 81.910 ; free physical = 23342 ; free virtual = 43430
Phase 2 Global Placement | Checksum: 1f65d0170

Time (s): cpu = 00:10:58 ; elapsed = 00:04:09 . Memory (MB): peak = 5011.973 ; gain = 81.910 ; free physical = 23440 ; free virtual = 43528

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f370dc3d

Time (s): cpu = 00:11:47 ; elapsed = 00:04:23 . Memory (MB): peak = 5011.973 ; gain = 81.910 ; free physical = 23445 ; free virtual = 43533

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15e0abcba

Time (s): cpu = 00:14:49 ; elapsed = 00:06:24 . Memory (MB): peak = 5011.973 ; gain = 81.910 ; free physical = 23374 ; free virtual = 43462

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22fa6e5cd

Time (s): cpu = 00:14:53 ; elapsed = 00:06:26 . Memory (MB): peak = 5011.973 ; gain = 81.910 ; free physical = 23379 ; free virtual = 43467

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 169f687a6

Time (s): cpu = 00:14:53 ; elapsed = 00:06:26 . Memory (MB): peak = 5011.973 ; gain = 81.910 ; free physical = 23382 ; free virtual = 43470

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20466f1cf

Time (s): cpu = 00:16:45 ; elapsed = 00:06:57 . Memory (MB): peak = 5011.973 ; gain = 81.910 ; free physical = 23386 ; free virtual = 43474

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1cef97243

Time (s): cpu = 00:17:40 ; elapsed = 00:07:46 . Memory (MB): peak = 5011.973 ; gain = 81.910 ; free physical = 23268 ; free virtual = 43356

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18fd60c3b

Time (s): cpu = 00:17:48 ; elapsed = 00:07:54 . Memory (MB): peak = 5011.973 ; gain = 81.910 ; free physical = 23298 ; free virtual = 43386

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26164d51b

Time (s): cpu = 00:17:50 ; elapsed = 00:07:56 . Memory (MB): peak = 5011.973 ; gain = 81.910 ; free physical = 23299 ; free virtual = 43387

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 195d0ffd9

Time (s): cpu = 00:20:23 ; elapsed = 00:08:33 . Memory (MB): peak = 5011.973 ; gain = 81.910 ; free physical = 23163 ; free virtual = 43251
Phase 3 Detail Placement | Checksum: 195d0ffd9

Time (s): cpu = 00:20:24 ; elapsed = 00:08:35 . Memory (MB): peak = 5011.973 ; gain = 81.910 ; free physical = 23173 ; free virtual = 43262

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12905b549

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.866 | TNS=-62144.150 |
Phase 1 Physical Synthesis Initialization | Checksum: 11b34bc1e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 5108.770 ; gain = 0.000 ; free physical = 23117 ; free virtual = 43206
INFO: [Place 46-33] Processed net riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/mem_data, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/mem_data, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15a4e844a

Time (s): cpu = 00:01:05 ; elapsed = 00:00:18 . Memory (MB): peak = 5108.770 ; gain = 0.000 ; free physical = 23112 ; free virtual = 43201
Phase 4.1.1.1 BUFG Insertion | Checksum: 12905b549

Time (s): cpu = 00:23:54 ; elapsed = 00:09:38 . Memory (MB): peak = 5108.770 ; gain = 178.707 ; free physical = 23115 ; free virtual = 43204

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-25.276. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16e51a3b4

Time (s): cpu = 00:24:42 ; elapsed = 00:10:20 . Memory (MB): peak = 5108.770 ; gain = 178.707 ; free physical = 23098 ; free virtual = 43187

Time (s): cpu = 00:24:42 ; elapsed = 00:10:20 . Memory (MB): peak = 5108.770 ; gain = 178.707 ; free physical = 23101 ; free virtual = 43189
Phase 4.1 Post Commit Optimization | Checksum: 16e51a3b4

Time (s): cpu = 00:24:43 ; elapsed = 00:10:21 . Memory (MB): peak = 5108.770 ; gain = 178.707 ; free physical = 23101 ; free virtual = 43189

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16e51a3b4

Time (s): cpu = 00:24:46 ; elapsed = 00:10:22 . Memory (MB): peak = 5108.770 ; gain = 178.707 ; free physical = 23112 ; free virtual = 43201

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                4x4|
|___________|___________________|___________________|
|      South|                4x4|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16e51a3b4

Time (s): cpu = 00:24:48 ; elapsed = 00:10:24 . Memory (MB): peak = 5108.770 ; gain = 178.707 ; free physical = 23116 ; free virtual = 43205
Phase 4.3 Placer Reporting | Checksum: 16e51a3b4

Time (s): cpu = 00:24:49 ; elapsed = 00:10:25 . Memory (MB): peak = 5108.770 ; gain = 178.707 ; free physical = 23116 ; free virtual = 43205

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5108.770 ; gain = 0.000 ; free physical = 23116 ; free virtual = 43205

Time (s): cpu = 00:24:49 ; elapsed = 00:10:25 . Memory (MB): peak = 5108.770 ; gain = 178.707 ; free physical = 23116 ; free virtual = 43205
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1480bc92d

Time (s): cpu = 00:24:50 ; elapsed = 00:10:26 . Memory (MB): peak = 5108.770 ; gain = 178.707 ; free physical = 23116 ; free virtual = 43205
Ending Placer Task | Checksum: a10e6daf

Time (s): cpu = 00:24:51 ; elapsed = 00:10:27 . Memory (MB): peak = 5108.770 ; gain = 178.707 ; free physical = 23116 ; free virtual = 43205
INFO: [Common 17-83] Releasing license: Implementation
205 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:25:02 ; elapsed = 00:10:33 . Memory (MB): peak = 5108.770 ; gain = 178.707 ; free physical = 23431 ; free virtual = 43520
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 5124.777 ; gain = 8.004 ; free physical = 23099 ; free virtual = 43462
report_design_analysis: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 5132.781 ; gain = 8.004 ; free physical = 23026 ; free virtual = 43390
INFO: [Common 17-1381] The checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 5132.781 ; gain = 24.012 ; free physical = 23307 ; free virtual = 43466
INFO: [runtcl-4] Executing : report_io -file riscv_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.53 . Memory (MB): peak = 5132.781 ; gain = 0.000 ; free physical = 23242 ; free virtual = 43402
INFO: [runtcl-4] Executing : report_utilization -file riscv_wrapper_utilization_placed.rpt -pb riscv_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file riscv_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.73 . Memory (MB): peak = 5132.781 ; gain = 0.000 ; free physical = 23253 ; free virtual = 43414
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'

Starting Initial Update Timing Task

Time (s): cpu = 00:02:09 ; elapsed = 00:00:33 . Memory (MB): peak = 5132.781 ; gain = 0.000 ; free physical = 23201 ; free virtual = 43363
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 133.65s |  WALL: 34.61s
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5132.781 ; gain = 0.000 ; free physical = 23201 ; free virtual = 43363

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.276 | TNS=-61912.317 |
Phase 1 Physical Synthesis Initialization | Checksum: fe4d567b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 5132.781 ; gain = 0.000 ; free physical = 23217 ; free virtual = 43379
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.276 | TNS=-61912.317 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: fe4d567b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:24 . Memory (MB): peak = 5132.781 ; gain = 0.000 ; free physical = 23203 ; free virtual = 43365

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.276 | TNS=-61912.317 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_reg[1][31]_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/dispatch_key_length[1][7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/dispatch_key_length[1][7]_i_3_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/dispatch_key_length[1][7]_i_3_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_24_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.272 | TNS=-61911.742 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_9_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_187_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_27_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_159_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_300_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_378_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_378_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_378_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.267 | TNS=-61911.167 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_379_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_379_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_379_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.251 | TNS=-61908.861 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_450_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_528_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_8_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_8_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_8_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.958 | TNS=-61866.667 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_55_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_211_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_285_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_360_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_435_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_510_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_588_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_21_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_132_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_192_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_222_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_56_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_149_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_216_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_365_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_440_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_515_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_592_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_16_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_16_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_16_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.724 | TNS=-61833.125 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_89_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_139_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_275_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_350_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_425_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_500_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_574_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_636_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_22_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_197_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_227_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_256_n_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_256
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_256_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.587 | TNS=-61813.393 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_256_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_256_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_256_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_78_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.532 | TNS=-61805.767 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_255_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.470 | TNS=-61796.840 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_253_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.463 | TNS=-61795.829 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_254_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.418 | TNS=-61789.353 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_201_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.405 | TNS=-61787.483 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_228_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.398 | TNS=-61786.472 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_229_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.397 | TNS=-61786.326 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_230_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.393 | TNS=-61785.751 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_78_n_0. Net driver riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_78 was replaced.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_78_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.364 | TNS=-61781.575 |
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_255_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_255_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_78_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.361 | TNS=-61781.291 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_231_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.341 | TNS=-61778.410 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_170_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.330 | TNS=-61776.824 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_171_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.325 | TNS=-61776.111 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_108_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.311 | TNS=-61774.088 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_200_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.297 | TNS=-61772.073 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_140_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.295 | TNS=-61771.789 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_253_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_78_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.234 | TNS=-61762.999 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_78_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_78_comp_2.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.232 | TNS=-61762.716 |
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_256_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_256_comp_1.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.037 | TNS=-61734.783 |
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_255_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_255_comp_1.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.032 | TNS=-61734.063 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_143_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_207_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_280_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_355_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_430_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_505_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_579_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_638_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_662_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_82_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_176_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_320_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_395_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_470_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_544_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_611_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_48_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_142_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_276_n_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_276
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_276_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.948 | TNS=-61721.963 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_276_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_276_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_276_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_116_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.942 | TNS=-61721.250 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_275_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.865 | TNS=-61710.161 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_274_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.850 | TNS=-61708.000 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_234_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.839 | TNS=-61706.414 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_235_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.829 | TNS=-61704.974 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_175_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.826 | TNS=-61704.544 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_236_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.819 | TNS=-61703.533 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_259_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.817 | TNS=-61703.249 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_258_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.816 | TNS=-61703.104 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_176_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.808 | TNS=-61701.954 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_260_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.807 | TNS=-61701.809 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_203_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.806 | TNS=-61701.663 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_204_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.798 | TNS=-61700.513 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_205_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.795 | TNS=-61700.084 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_261_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.786 | TNS=-61698.782 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_273_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.785 | TNS=-61698.644 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_206_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.776 | TNS=-61697.341 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_233_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.768 | TNS=-61696.192 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_275_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_275_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_275_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_116_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.756 | TNS=-61694.467 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_235_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_235_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_235_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_116_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.752 | TNS=-61694.038 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_83_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_181_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_325_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_400_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_475_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_549_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_614_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_614_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_614_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.698 | TNS=-61686.260 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_615_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_25_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_25_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_25_comp_1.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_81_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.531 | TNS=-61662.802 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_117_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_310_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_385_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_460_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_534_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_598_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_650_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_29_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_212_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_118_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_241_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_315_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_390_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_465_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_539_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_603_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_654_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_30_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_30_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_30_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_pointer_reg[0]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.317 | TNS=-61632.134 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_87_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_197_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_270_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_345_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_420_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_495_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_569_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_632_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_26_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_207_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_237_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_305_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_380_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_455_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_529_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_593_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_645_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_pointer_reg[0]_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/dispatch_key_length[1][7]_i_27
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_pointer_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.282 | TNS=-61627.092 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_646_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_pointer_reg[0]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_pointer_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_pointer_reg[0]_3. Replicated 1 times.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_pointer_reg[0]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.252 | TNS=-61622.915 |
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_pointer_reg[0]_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/dispatch_key_length[1][7]_i_27_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_pointer_reg[0]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.073 | TNS=-61597.144 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_85_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_261_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_410_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_485_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_559_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_624_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_196_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_340_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_415_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_490_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_564_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_625_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_655_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_668_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr11536_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr11536_out. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_68_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/ff1_full[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.938 | TNS=-61560.342 |
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr11536_out. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_68_comp_1.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/dcount_reg[1]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.880 | TNS=-61542.050 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/gen_excute[0].ff_key_full.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/cnt_reg[7]_i_8
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/gen_excute[0].ff_key_full. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.833 | TNS=-61562.707 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/gen_excute[1].ff_key_full.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/cnt_reg[7]_i_7
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/gen_excute[1].ff_key_full. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.828 | TNS=-61561.863 |
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr11536_out. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_68_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/gen_excute[0].ff_key_full. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.765 | TNS=-61552.069 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/gen_excute[0].ff_key_full_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/i___15_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/i___14_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/i___8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/out_key_reg[0][63]_1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/wr_ptr_reg_n_0_[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/wr_ptr_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.697 | TNS=-61528.975 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/dcount_reg[1]_0[0]_repN.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/cnt_reg[7]_i_5_comp
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/dcount_reg[1]_0[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.685 | TNS=-61527.273 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/gen_excute[1].ff_key_full. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/i___14_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/i___14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/i___14_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/i___8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/wr_ptr_reg_n_0_[0].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/wr_ptr_reg[0]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/wr_ptr_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.681 | TNS=-61526.705 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/i___14_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/i___9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/wr_ptr_reg_n_0_[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/wr_ptr_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.674 | TNS=-61525.745 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/rd_ptr_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/jtag/jtag_update. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/jtag/jtag_tck_inp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/jtag/TDO.  Re-placed instance riscv_i/RocketChip/inst/jtag/dr_reg[0]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/jtag/TDO. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.674 | TNS=-61525.134 |
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/jtag/TDO. Replicated 1 times.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/jtag/TDO. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.674 | TNS=-61525.097 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/jtag/TDO_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_reg[1][31]_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/dispatch_key_length[1][7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.617 | TNS=-61516.890 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/dispatch_key_length[1][7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_9_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_27_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_528_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_55_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_588_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_21_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_56_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_592_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_16_n_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_16_comp
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.592 | TNS=-61513.289 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_89_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_636_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_22_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_256_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_143_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_662_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_82_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_611_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_48_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_83_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_615_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_117_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_650_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_29_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_118_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_654_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_87_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_632_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_26_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_646_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_pointer_reg[0]_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/dispatch_key_length[1][7]_i_27_comp
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_pointer_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.544 | TNS=-61506.376 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_307_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.540 | TNS=-61505.802 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_306_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.523 | TNS=-61503.357 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_pointer_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_85_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_624_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_196_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_668_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr11536_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/gen_excute[0].ff_key_full_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/i___15_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/i___8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/out_key_reg[0][63]_1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/rd_ptr_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/jtag/jtag_update. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/jtag/jtag_tck_inp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/jtag/TDO_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.523 | TNS=-61503.357 |
Phase 3 Critical Path Optimization | Checksum: 1b7db8e24

Time (s): cpu = 00:03:16 ; elapsed = 00:01:38 . Memory (MB): peak = 5132.781 ; gain = 0.000 ; free physical = 23183 ; free virtual = 43345

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.523 | TNS=-61503.357 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_reg[1][31]_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/dispatch_key_length[1][7]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/dispatch_key_length[1][7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.508 | TNS=-61502.877 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/din[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/dispatch_key_length[1][7]_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_9_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_187_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_27_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_159_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_300_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_450_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_528_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_55_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_211_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_285_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_360_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_435_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_510_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_588_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_21_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_132_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_192_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_222_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_56_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_149_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_216_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_365_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_440_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_515_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_592_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_89_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_139_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_275_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_350_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_425_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_500_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_574_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_636_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_22_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_197_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_227_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_256_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_143_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_207_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_280_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_355_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_430_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_505_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_579_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_638_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_662_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_82_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_176_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_320_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_395_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_470_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_544_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_611_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_48_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_142_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_83_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_181_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_325_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_400_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_475_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_549_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_615_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_117_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_310_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_385_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_460_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_534_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_598_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_650_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_29_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_212_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_118_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_241_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_315_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_390_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_465_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_539_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_603_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_654_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_87_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_197_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_270_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_345_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_420_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_495_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_569_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_632_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_26_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_207_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_237_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_305_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_380_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_455_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_529_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_593_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_646_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_pointer_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_85_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_261_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_410_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_485_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_559_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_624_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_196_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_340_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_415_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_490_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_564_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_625_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_655_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_668_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr11536_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/gen_excute[0].ff_key_full_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/i___15_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/i___14_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/i___8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/out_tuple_reg[0][63]_1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/rd_ptr_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/jtag/jtag_update. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/jtag/jtag_tck_inp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/jtag/TDO_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/din[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/dispatch_key_length[1][7]_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_9_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_27_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_528_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_55_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_588_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_21_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_56_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_592_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_89_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_636_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_22_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_256_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_143_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_662_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_82_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_611_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_48_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_236_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_83_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_615_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_117_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_650_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_29_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_118_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_654_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_87_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_632_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length_reg[1][7]_i_26_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_length[1][7]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_reg[31]_i_646_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr_pointer_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_85_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_624_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_196_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/rr_reg[31]_i_668_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/rr11536_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/gen_excute[0].ff_key_full_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/i___15_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/i___8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/out_tuple_reg[0][63]_1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/rd_ptr_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/jtag/jtag_update. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/jtag/jtag_tck_inp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/jtag/TDO_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.508 | TNS=-61502.877 |
Phase 4 Critical Path Optimization | Checksum: 1b7db8e24

Time (s): cpu = 00:03:52 ; elapsed = 00:01:59 . Memory (MB): peak = 5132.781 ; gain = 0.000 ; free physical = 23169 ; free virtual = 43332
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5132.781 ; gain = 0.000 ; free physical = 23179 ; free virtual = 43342
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-22.508 | TNS=-61502.877 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          2.768  |        409.440  |            6  |              0  |                    70  |           0  |           2  |  00:01:34  |
|  Total          |          2.768  |        409.440  |            6  |              0  |                    70  |           0  |           3  |  00:01:35  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5132.781 ; gain = 0.000 ; free physical = 23179 ; free virtual = 43342
Ending Physical Synthesis Task | Checksum: 163c86848

Time (s): cpu = 00:03:55 ; elapsed = 00:02:02 . Memory (MB): peak = 5132.781 ; gain = 0.000 ; free physical = 23179 ; free virtual = 43342
INFO: [Common 17-83] Releasing license: Implementation
950 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:06:05 ; elapsed = 00:02:36 . Memory (MB): peak = 5132.781 ; gain = 0.000 ; free physical = 23287 ; free virtual = 43451
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 5132.781 ; gain = 0.000 ; free physical = 22946 ; free virtual = 43381
report_design_analysis: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 5132.781 ; gain = 0.000 ; free physical = 22937 ; free virtual = 43372
INFO: [Common 17-1381] The checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 5132.781 ; gain = 0.000 ; free physical = 23206 ; free virtual = 43440
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b40db0cb ConstDB: 0 ShapeSum: a1a95ce1 RouteDB: 0
Post Restoration Checksum: NetGraph: 37d4013f NumContArr: 6c966ec6 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: a46a7005

Time (s): cpu = 00:02:41 ; elapsed = 00:01:00 . Memory (MB): peak = 5140.785 ; gain = 0.000 ; free physical = 22912 ; free virtual = 43147

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: a46a7005

Time (s): cpu = 00:02:43 ; elapsed = 00:01:02 . Memory (MB): peak = 5140.785 ; gain = 0.000 ; free physical = 22853 ; free virtual = 43088

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a46a7005

Time (s): cpu = 00:02:44 ; elapsed = 00:01:03 . Memory (MB): peak = 5140.785 ; gain = 0.000 ; free physical = 22853 ; free virtual = 43088
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1360788f0

Time (s): cpu = 00:05:55 ; elapsed = 00:02:06 . Memory (MB): peak = 5296.180 ; gain = 155.395 ; free physical = 22659 ; free virtual = 42894
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.879| TNS=-52852.127| WHS=-0.473 | THS=-7396.767|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1bd5eba36

Time (s): cpu = 00:08:53 ; elapsed = 00:02:44 . Memory (MB): peak = 5296.180 ; gain = 155.395 ; free physical = 22705 ; free virtual = 42940
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.879| TNS=-51839.153| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 167e93c03

Time (s): cpu = 00:08:54 ; elapsed = 00:02:45 . Memory (MB): peak = 5312.180 ; gain = 171.395 ; free physical = 22685 ; free virtual = 42924

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0119017 %
  Global Horizontal Routing Utilization  = 0.00963775 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 171055
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 170955
  Number of Partially Routed Nets     = 100
  Number of Node Overlaps             = 251

Phase 2 Router Initialization | Checksum: 111ee3c6b

Time (s): cpu = 00:09:00 ; elapsed = 00:02:47 . Memory (MB): peak = 5317.922 ; gain = 177.137 ; free physical = 22598 ; free virtual = 42837

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 111ee3c6b

Time (s): cpu = 00:09:00 ; elapsed = 00:02:48 . Memory (MB): peak = 5317.922 ; gain = 177.137 ; free physical = 22606 ; free virtual = 42845
Phase 3 Initial Routing | Checksum: 18860e563

Time (s): cpu = 00:11:19 ; elapsed = 00:03:18 . Memory (MB): peak = 5879.922 ; gain = 739.137 ; free physical = 22612 ; free virtual = 42851
INFO: [Route 35-580] Design has 289 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+============================+============================+====================================================================================================================================================+
| Launch Setup Clock         | Launch Hold Clock          | Pin                                                                                                                                                |
+============================+============================+====================================================================================================================================================+
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_tuple_reg[1][14]/D |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_reg[1][9]/D    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_key_reg[1][56]/D   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_tuple_reg[1][10]/D |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/dispatch_tuple_reg[1][56]/D |
+----------------------------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 22022
 Number of Nodes with overlaps = 365
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.595| TNS=-176520.174| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f6c7c605

Time (s): cpu = 00:14:58 ; elapsed = 00:05:14 . Memory (MB): peak = 5879.922 ; gain = 739.137 ; free physical = 22547 ; free virtual = 42787

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 216
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.520| TNS=-175845.998| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 206547d0f

Time (s): cpu = 00:15:46 ; elapsed = 00:05:53 . Memory (MB): peak = 5879.922 ; gain = 739.137 ; free physical = 22550 ; free virtual = 42790

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.214| TNS=-175636.102| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 121fa4da7

Time (s): cpu = 00:16:28 ; elapsed = 00:06:26 . Memory (MB): peak = 5879.922 ; gain = 739.137 ; free physical = 22530 ; free virtual = 42770

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 212
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.577| TNS=-174154.164| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1440d46fe

Time (s): cpu = 00:16:45 ; elapsed = 00:06:39 . Memory (MB): peak = 5879.922 ; gain = 739.137 ; free physical = 22563 ; free virtual = 42804
Phase 4 Rip-up And Reroute | Checksum: 1440d46fe

Time (s): cpu = 00:16:45 ; elapsed = 00:06:40 . Memory (MB): peak = 5879.922 ; gain = 739.137 ; free physical = 22563 ; free virtual = 42804

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20b315002

Time (s): cpu = 00:17:47 ; elapsed = 00:06:57 . Memory (MB): peak = 5879.922 ; gain = 739.137 ; free physical = 22586 ; free virtual = 42827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.201| TNS=-173073.204| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: dcb0a30c

Time (s): cpu = 00:18:03 ; elapsed = 00:07:01 . Memory (MB): peak = 5879.922 ; gain = 739.137 ; free physical = 22322 ; free virtual = 42563

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: dcb0a30c

Time (s): cpu = 00:18:04 ; elapsed = 00:07:02 . Memory (MB): peak = 5879.922 ; gain = 739.137 ; free physical = 22329 ; free virtual = 42569
Phase 5 Delay and Skew Optimization | Checksum: dcb0a30c

Time (s): cpu = 00:18:04 ; elapsed = 00:07:02 . Memory (MB): peak = 5879.922 ; gain = 739.137 ; free physical = 22329 ; free virtual = 42569

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f696872d

Time (s): cpu = 00:19:13 ; elapsed = 00:07:24 . Memory (MB): peak = 5879.922 ; gain = 739.137 ; free physical = 22537 ; free virtual = 42778
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.154| TNS=-170562.780| WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 118992642

Time (s): cpu = 00:19:14 ; elapsed = 00:07:25 . Memory (MB): peak = 5879.922 ; gain = 739.137 ; free physical = 22515 ; free virtual = 42767
Phase 6 Post Hold Fix | Checksum: 118992642

Time (s): cpu = 00:19:15 ; elapsed = 00:07:25 . Memory (MB): peak = 5879.922 ; gain = 739.137 ; free physical = 22515 ; free virtual = 42767

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.1354 %
  Global Horizontal Routing Utilization  = 12.6458 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 97.2973%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X116Y316 -> INT_L_X116Y316
   INT_R_X115Y279 -> INT_R_X115Y279
   INT_R_X119Y278 -> INT_R_X119Y278
   INT_R_X115Y275 -> INT_R_X115Y275
   INT_R_X117Y275 -> INT_R_X117Y275
South Dir 1x1 Area, Max Cong = 98.1982%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X115Y322 -> INT_R_X115Y322
   INT_L_X120Y245 -> INT_L_X120Y245
East Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X124Y310 -> INT_L_X124Y310
   INT_R_X127Y309 -> INT_R_X127Y309
   INT_R_X127Y306 -> INT_R_X127Y306
   INT_R_X133Y301 -> INT_R_X133Y301
   INT_R_X23Y297 -> INT_R_X23Y297
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X63Y278 -> INT_R_X63Y278

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 9131b83a

Time (s): cpu = 00:19:17 ; elapsed = 00:07:26 . Memory (MB): peak = 5879.922 ; gain = 739.137 ; free physical = 22519 ; free virtual = 42771

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9131b83a

Time (s): cpu = 00:19:18 ; elapsed = 00:07:27 . Memory (MB): peak = 5879.922 ; gain = 739.137 ; free physical = 22516 ; free virtual = 42768

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ae808f68

Time (s): cpu = 00:19:36 ; elapsed = 00:07:38 . Memory (MB): peak = 5911.938 ; gain = 771.152 ; free physical = 22510 ; free virtual = 42762

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-22.154| TNS=-170562.780| WHS=0.049  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: ae808f68

Time (s): cpu = 00:20:40 ; elapsed = 00:07:54 . Memory (MB): peak = 5911.938 ; gain = 771.152 ; free physical = 22529 ; free virtual = 42782
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:20:41 ; elapsed = 00:07:55 . Memory (MB): peak = 5911.938 ; gain = 771.152 ; free physical = 22767 ; free virtual = 43020

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
972 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:20:58 ; elapsed = 00:08:04 . Memory (MB): peak = 5911.938 ; gain = 779.156 ; free physical = 22767 ; free virtual = 43020
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 5911.938 ; gain = 0.000 ; free physical = 22388 ; free virtual = 42948
report_design_analysis: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 5911.938 ; gain = 0.000 ; free physical = 22238 ; free virtual = 42798
INFO: [Common 17-1381] The checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:17 ; elapsed = 00:00:41 . Memory (MB): peak = 5911.938 ; gain = 0.000 ; free physical = 22514 ; free virtual = 42852
INFO: [runtcl-4] Executing : report_drc -file riscv_wrapper_drc_routed.rpt -pb riscv_wrapper_drc_routed.pb -rpx riscv_wrapper_drc_routed.rpx
Command: report_drc -file riscv_wrapper_drc_routed.rpt -pb riscv_wrapper_drc_routed.pb -rpx riscv_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 5911.961 ; gain = 0.023 ; free physical = 22516 ; free virtual = 42854
INFO: [runtcl-4] Executing : report_methodology -file riscv_wrapper_methodology_drc_routed.rpt -pb riscv_wrapper_methodology_drc_routed.pb -rpx riscv_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file riscv_wrapper_methodology_drc_routed.rpt -pb riscv_wrapper_methodology_drc_routed.pb -rpx riscv_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:05:25 ; elapsed = 00:01:04 . Memory (MB): peak = 5911.961 ; gain = 0.000 ; free physical = 22325 ; free virtual = 42666
INFO: [runtcl-4] Executing : report_power -file riscv_wrapper_power_routed.rpt -pb riscv_wrapper_power_summary_routed.pb -rpx riscv_wrapper_power_routed.rpx
Command: report_power -file riscv_wrapper_power_routed.rpt -pb riscv_wrapper_power_summary_routed.pb -rpx riscv_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
984 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:03:01 ; elapsed = 00:00:59 . Memory (MB): peak = 5935.973 ; gain = 24.012 ; free physical = 22159 ; free virtual = 42515
INFO: [runtcl-4] Executing : report_route_status -file riscv_wrapper_route_status.rpt -pb riscv_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_wrapper_timing_summary_routed.rpt -pb riscv_wrapper_timing_summary_routed.pb -rpx riscv_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:46 ; elapsed = 00:00:11 . Memory (MB): peak = 5935.973 ; gain = 0.000 ; free physical = 22098 ; free virtual = 42485
INFO: [runtcl-4] Executing : report_incremental_reuse -file riscv_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file riscv_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5935.973 ; gain = 0.000 ; free physical = 22067 ; free virtual = 42454
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file riscv_wrapper_bus_skew_routed.rpt -pb riscv_wrapper_bus_skew_routed.pb -rpx riscv_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force riscv_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__1 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final4 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__1 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__1 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final4 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__1 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__2 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__1 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final4 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__1 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__1 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final4 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__1 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__1 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__2 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__1 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final4 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__1 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__1 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final4 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__1 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__1 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__2 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_presum/pre_sum is a gated clock net sourced by a combinational pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_presum/pre_sum_reg[2][7]_i_2/O, cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_presum/pre_sum_reg[2][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_presum/valid1 is a gated clock net sourced by a combinational pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_presum/tuple_offsets_reg[1][7]_i_2/O, cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_presum/tuple_offsets_reg[1][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/out_num_reg[2]_4 is a gated clock net sourced by a combinational pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/rr_reg[31]_i_2/O, cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_splitter/rr_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/dcount_reg[1]_4[0] is a gated clock net sourced by a combinational pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/cnt_reg[7]_i_2/O, cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_tuple/cnt_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/ENARDEN (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1_0) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/RSTRAMARSTRAM (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/reset0_out) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/WEBWE[0] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/WEBWE[1] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/WEBWE[2] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/WEBWE[3] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/WEBWE[4] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/WEBWE[5] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/WEBWE[6] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/WEBWE[7] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1/ENARDEN (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1_0) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1/RSTRAMARSTRAM (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/reset0_out) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1/WEBWE[0] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1/WEBWE[1] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1/WEBWE[2] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1/WEBWE[3] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1/WEBWE[4] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1/WEBWE[5] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1/WEBWE[6] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1/WEBWE[7] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are riscv_i/IO/io_axi_s/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m03_nodes/m03_ar_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 25 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 107 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 79660352 bits.
Writing bitstream ./riscv_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:04:15 ; elapsed = 00:01:25 . Memory (MB): peak = 6417.695 ; gain = 433.699 ; free physical = 22032 ; free virtual = 42435
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 19:39:52 2025...
[Fri Jul 18 19:39:57 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:30:45 . Memory (MB): peak = 1542.723 ; gain = 0.000 ; free physical = 26451 ; free virtual = 46854
if find workspace/rocket64b1_partition/vivado-vc707-riscv -name "*.log" -exec cat {} \; | grep 'ERROR: ' ; then exit 1 ; fi
[1;34m[Make state][0m cfgmem_file
echo "open_project workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.xpr" >workspace/rocket64b1_partition/vivado-vc707-riscv/make-mcs.tcl
echo "write_cfgmem -format mcs -interface BPIx16 -size 32 -loadbit {up 0x0 workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper.bit}  -file workspace/rocket64b1_partition/vc707-riscv.mcs -force" >>workspace/rocket64b1_partition/vivado-vc707-riscv/make-mcs.tcl
env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64b1_partition/vivado-vc707-riscv/make-mcs.tcl
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/name/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1327.109 ; gain = 62.969 ; free physical = 26370 ; free virtual = 46773
Command: write_cfgmem -format mcs -interface BPIx16 -size 32 -loadbit {up 0x0 workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper.bit} -file workspace/rocket64b1_partition/vc707-riscv.mcs -force
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 2 due to the use of interface BPIX16.
Creating bitstream load up from address 0x00000000
Loading bitfile workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper.bit
Writing file workspace/rocket64b1_partition/vc707-riscv.mcs
Writing log file workspace/rocket64b1_partition/vc707-riscv.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          BPIX16
Size               32M
Start Address      0x00000000
End Address        0x01FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x009D686F    Jul 18 19:39:52 2025    workspace/rocket64b1_partition/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper.bit
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
