{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719721827496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719721827497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 01:30:27 2024 " "Processing started: Sun Jun 30 01:30:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719721827497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721827497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab08_FPGA -c Lab08_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab08_FPGA -c Lab08_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721827497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719721827871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719721827872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ex08fpga_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ex08fpga_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-Behavior " "Found design unit 1: hex7seg-Behavior" {  } { { "Eq01-Ex08FPGA_Hex.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_Hex.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837091 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "Eq01-Ex08FPGA_Hex.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_Hex.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721837091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ex08fpga_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ex08fpga_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-LogicFunction " "Found design unit 1: toplevel-LogicFunction" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837093 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721837093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ex08fpga_ramdisp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ex08fpga_ramdisp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramDisp-a_ram " "Found design unit 1: ramDisp-a_ram" {  } { { "Eq01-Ex08FPGA_ramdisp.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_ramdisp.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837095 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramDisp " "Found entity 1: ramDisp" {  } { { "Eq01-Ex08FPGA_ramdisp.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_ramdisp.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721837095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-un_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-un_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 un_controle-a_un_controle " "Found design unit 1: un_controle-a_un_controle" {  } { { "Eq01-un_controle.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-un_controle.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837097 ""} { "Info" "ISGN_ENTITY_NAME" "1 un_controle " "Found entity 1: un_controle" {  } { { "Eq01-un_controle.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-un_controle.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721837097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-un_atom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-un_atom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 un_atom-a_un_atom " "Found design unit 1: un_atom-a_un_atom" {  } { { "Eq01-un_atom.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-un_atom.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837099 ""} { "Info" "ISGN_ENTITY_NAME" "1 un_atom " "Found entity 1: un_atom" {  } { { "Eq01-un_atom.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-un_atom.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721837099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ularegs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ularegs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULARegs-op_ULARegs " "Found design unit 1: ULARegs-op_ULARegs" {  } { { "Eq01-ULARegs.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ULARegs.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837101 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULARegs " "Found entity 1: ULARegs" {  } { { "Eq01-ULARegs.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ULARegs.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721837101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_arch " "Found design unit 1: ULA-ULA_arch" {  } { { "Eq01-ULA.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ULA.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837102 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Eq01-ULA.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ULA.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721837102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-rom_pc_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-rom_pc_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_PC_UC-integration " "Found design unit 1: ROM_PC_UC-integration" {  } { { "Eq01-ROM_PC_UC.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ROM_PC_UC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837104 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_PC_UC " "Found entity 1: ROM_PC_UC" {  } { { "Eq01-ROM_PC_UC.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ROM_PC_UC.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721837104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-a_ram " "Found design unit 1: RegFile-a_ram" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837105 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721837105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-reg16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-reg16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits-a_reg8bits " "Found design unit 1: reg16bits-a_reg8bits" {  } { { "Eq01-reg16bits.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-reg16bits.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837107 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits " "Found entity 1: reg16bits" {  } { { "Eq01-reg16bits.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-reg16bits.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721837107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-counting " "Found design unit 1: program_counter-counting" {  } { { "Eq01-program_counter.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-program_counter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837108 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "Eq01-program_counter.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-program_counter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721837108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-prime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-prime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prime-calculate " "Found design unit 1: Prime-calculate" {  } { { "Eq01-Prime.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Prime.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837110 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prime " "Found entity 1: Prime" {  } { { "Eq01-Prime.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Prime.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721837110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-maq_estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-maq_estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maq_estados-change_state " "Found design unit 1: maq_estados-change_state" {  } { { "Eq01-maq_estados.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-maq_estados.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837111 ""} { "Info" "ISGN_ENTITY_NAME" "1 maq_estados " "Found entity 1: maq_estados" {  } { { "Eq01-maq_estados.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-maq_estados.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721837111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-conteudo_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-conteudo_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-a_rom " "Found design unit 1: rom-a_rom" {  } { { "Eq01-conteudo_rom.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-conteudo_rom.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837113 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Eq01-conteudo_rom.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-conteudo_rom.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721837113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721837113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719721837163 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_out Eq01-Ex08FPGA_toplevel.vhd(80) " "Verilog HDL or VHDL warning at Eq01-Ex08FPGA_toplevel.vhd(80): object \"ram_out\" assigned a value but never read" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719721837164 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramDisp ramDisp:RAMeDISP " "Elaborating entity \"ramDisp\" for hierarchy \"ramDisp:RAMeDISP\"" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "RAMeDISP" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721837165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg ramDisp:RAMeDISP\|hex7seg:H0 " "Elaborating entity \"hex7seg\" for hierarchy \"ramDisp:RAMeDISP\|hex7seg:H0\"" {  } { { "Eq01-Ex08FPGA_ramdisp.vhd" "H0" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_ramdisp.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721837166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prime Prime:Controller " "Elaborating entity \"Prime\" for hierarchy \"Prime:Controller\"" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "Controller" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721837168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_PC_UC Prime:Controller\|ROM_PC_UC:pcall " "Elaborating entity \"ROM_PC_UC\" for hierarchy \"Prime:Controller\|ROM_PC_UC:pcall\"" {  } { { "Eq01-Prime.vhd" "pcall" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Prime.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721837169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter Prime:Controller\|ROM_PC_UC:pcall\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"Prime:Controller\|ROM_PC_UC:pcall\|program_counter:pc\"" {  } { { "Eq01-ROM_PC_UC.vhd" "pc" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ROM_PC_UC.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721837170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits Prime:Controller\|ROM_PC_UC:pcall\|program_counter:pc\|reg16bits:count " "Elaborating entity \"reg16bits\" for hierarchy \"Prime:Controller\|ROM_PC_UC:pcall\|program_counter:pc\|reg16bits:count\"" {  } { { "Eq01-program_counter.vhd" "count" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-program_counter.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721837172 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgst Eq01-reg16bits.vhd(39) " "VHDL Process Statement warning at Eq01-reg16bits.vhd(39): signal \"rgst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Eq01-reg16bits.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-reg16bits.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719721837172 "|toplevel|Prime:Controller|ROM_PC_UC:pcall|program_counter:pc|reg16bits:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom Prime:Controller\|ROM_PC_UC:pcall\|rom:r0m " "Elaborating entity \"rom\" for hierarchy \"Prime:Controller\|ROM_PC_UC:pcall\|rom:r0m\"" {  } { { "Eq01-ROM_PC_UC.vhd" "r0m" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ROM_PC_UC.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721837173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "un_controle Prime:Controller\|ROM_PC_UC:pcall\|un_controle:uctl " "Elaborating entity \"un_controle\" for hierarchy \"Prime:Controller\|ROM_PC_UC:pcall\|un_controle:uctl\"" {  } { { "Eq01-ROM_PC_UC.vhd" "uctl" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ROM_PC_UC.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721837175 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instr_sel Eq01-un_controle.vhd(50) " "Verilog HDL or VHDL warning at Eq01-un_controle.vhd(50): object \"instr_sel\" assigned a value but never read" {  } { { "Eq01-un_controle.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-un_controle.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719721837175 "|toplevel|Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_estados Prime:Controller\|ROM_PC_UC:pcall\|un_controle:uctl\|maq_estados:mq " "Elaborating entity \"maq_estados\" for hierarchy \"Prime:Controller\|ROM_PC_UC:pcall\|un_controle:uctl\|maq_estados:mq\"" {  } { { "Eq01-un_controle.vhd" "mq" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-un_controle.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721837176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "un_atom Prime:Controller\|ROM_PC_UC:pcall\|un_controle:uctl\|un_atom:add " "Elaborating entity \"un_atom\" for hierarchy \"Prime:Controller\|ROM_PC_UC:pcall\|un_controle:uctl\|un_atom:add\"" {  } { { "Eq01-un_controle.vhd" "add" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-un_controle.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721837177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULARegs Prime:Controller\|ULARegs:ulaRg " "Elaborating entity \"ULARegs\" for hierarchy \"Prime:Controller\|ULARegs:ulaRg\"" {  } { { "Eq01-Prime.vhd" "ulaRg" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Prime.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721837181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank " "Elaborating entity \"RegFile\" for hierarchy \"Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\"" {  } { { "Eq01-ULARegs.vhd" "Bank" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ULARegs.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721837183 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "primesum Eq01-RegFile.vhd(36) " "VHDL Signal Declaration warning at Eq01-RegFile.vhd(36): used explicit default value for signal \"primesum\" because signal was never assigned a value" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719721837186 "|toplevel|Prime:Controller|ULARegs:ulaRg|RegFile:Bank"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "debug_reg Eq01-RegFile.vhd(51) " "VHDL Process Statement warning at Eq01-RegFile.vhd(51): signal \"debug_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719721837187 "|toplevel|Prime:Controller|ULARegs:ulaRg|RegFile:Bank"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "primesum Eq01-RegFile.vhd(52) " "VHDL Process Statement warning at Eq01-RegFile.vhd(52): signal \"primesum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719721837187 "|toplevel|Prime:Controller|ULARegs:ulaRg|RegFile:Bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA Prime:Controller\|ULARegs:ulaRg\|ULA:ULA0 " "Elaborating entity \"ULA\" for hierarchy \"Prime:Controller\|ULARegs:ulaRg\|ULA:ULA0\"" {  } { { "Eq01-ULARegs.vhd" "ULA0" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ULARegs.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721837187 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Prime:Controller\|ULARegs:ulaRg\|ULA:ULA0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Prime:Controller\|ULARegs:ulaRg\|ULA:ULA0\|Mult0\"" {  } { { "Eq01-ULA.vhd" "Mult0" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ULA.vhd" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719721837984 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Prime:Controller\|ULARegs:ulaRg\|ULA:ULA0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Prime:Controller\|ULARegs:ulaRg\|ULA:ULA0\|Div0\"" {  } { { "Eq01-ULA.vhd" "Div0" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ULA.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719721837984 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Prime:Controller\|ROM_PC_UC:pcall\|un_controle:uctl\|maq_estados:mq\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Prime:Controller\|ROM_PC_UC:pcall\|un_controle:uctl\|maq_estados:mq\|Mod0\"" {  } { { "Eq01-maq_estados.vhd" "Mod0" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-maq_estados.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719721837984 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1719721837984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Prime:Controller\|ULARegs:ulaRg\|ULA:ULA0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Prime:Controller\|ULARegs:ulaRg\|ULA:ULA0\|lpm_mult:Mult0\"" {  } { { "Eq01-ULA.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ULA.vhd" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721838025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Prime:Controller\|ULARegs:ulaRg\|ULA:ULA0\|lpm_mult:Mult0 " "Instantiated megafunction \"Prime:Controller\|ULARegs:ulaRg\|ULA:ULA0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838025 ""}  } { { "Eq01-ULA.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ULA.vhd" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719721838025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "C:/Users/victo/Desktop/FPGA Ver/db/mult_tns.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721838063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721838063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Prime:Controller\|ULARegs:ulaRg\|ULA:ULA0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Prime:Controller\|ULARegs:ulaRg\|ULA:ULA0\|lpm_divide:Div0\"" {  } { { "Eq01-ULA.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ULA.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721838086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Prime:Controller\|ULARegs:ulaRg\|ULA:ULA0\|lpm_divide:Div0 " "Instantiated megafunction \"Prime:Controller\|ULARegs:ulaRg\|ULA:ULA0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838086 ""}  } { { "Eq01-ULA.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-ULA.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719721838086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bvl " "Found entity 1: lpm_divide_bvl" {  } { { "db/lpm_divide_bvl.tdf" "" { Text "C:/Users/victo/Desktop/FPGA Ver/db/lpm_divide_bvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721838123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721838123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/victo/Desktop/FPGA Ver/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721838136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721838136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4le " "Found entity 1: alt_u_div_4le" {  } { { "db/alt_u_div_4le.tdf" "" { Text "C:/Users/victo/Desktop/FPGA Ver/db/alt_u_div_4le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721838162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721838162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/victo/Desktop/FPGA Ver/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721838210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721838210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/victo/Desktop/FPGA Ver/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721838252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721838252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Prime:Controller\|ROM_PC_UC:pcall\|un_controle:uctl\|maq_estados:mq\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Prime:Controller\|ROM_PC_UC:pcall\|un_controle:uctl\|maq_estados:mq\|lpm_divide:Mod0\"" {  } { { "Eq01-maq_estados.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-maq_estados.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721838260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Prime:Controller\|ROM_PC_UC:pcall\|un_controle:uctl\|maq_estados:mq\|lpm_divide:Mod0 " "Instantiated megafunction \"Prime:Controller\|ROM_PC_UC:pcall\|un_controle:uctl\|maq_estados:mq\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 2 " "Parameter \"LPM_WIDTHN\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719721838260 ""}  } { { "Eq01-maq_estados.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-maq_estados.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719721838260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4kl " "Found entity 1: lpm_divide_4kl" {  } { { "db/lpm_divide_4kl.tdf" "" { Text "C:/Users/victo/Desktop/FPGA Ver/db/lpm_divide_4kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721838298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721838298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3kh " "Found entity 1: sign_div_unsign_3kh" {  } { { "db/sign_div_unsign_3kh.tdf" "" { Text "C:/Users/victo/Desktop/FPGA Ver/db/sign_div_unsign_3kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721838310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721838310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gee " "Found entity 1: alt_u_div_gee" {  } { { "db/alt_u_div_gee.tdf" "" { Text "C:/Users/victo/Desktop/FPGA Ver/db/alt_u_div_gee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719721838324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721838324 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1719721838668 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1719721838668 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[0\] VCC " "Pin \"HEX2_HW\[0\]\" is stuck at VCC" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719721839097 "|toplevel|HEX2_HW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[1\] VCC " "Pin \"HEX2_HW\[1\]\" is stuck at VCC" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719721839097 "|toplevel|HEX2_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[2\] VCC " "Pin \"HEX2_HW\[2\]\" is stuck at VCC" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719721839097 "|toplevel|HEX2_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[3\] VCC " "Pin \"HEX2_HW\[3\]\" is stuck at VCC" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719721839097 "|toplevel|HEX2_HW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[4\] VCC " "Pin \"HEX2_HW\[4\]\" is stuck at VCC" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719721839097 "|toplevel|HEX2_HW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[5\] VCC " "Pin \"HEX2_HW\[5\]\" is stuck at VCC" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719721839097 "|toplevel|HEX2_HW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[6\] VCC " "Pin \"HEX2_HW\[6\]\" is stuck at VCC" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719721839097 "|toplevel|HEX2_HW[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[0\] VCC " "Pin \"HEX3_HW\[0\]\" is stuck at VCC" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719721839097 "|toplevel|HEX3_HW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[1\] VCC " "Pin \"HEX3_HW\[1\]\" is stuck at VCC" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719721839097 "|toplevel|HEX3_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[2\] VCC " "Pin \"HEX3_HW\[2\]\" is stuck at VCC" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719721839097 "|toplevel|HEX3_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[3\] VCC " "Pin \"HEX3_HW\[3\]\" is stuck at VCC" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719721839097 "|toplevel|HEX3_HW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[4\] VCC " "Pin \"HEX3_HW\[4\]\" is stuck at VCC" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719721839097 "|toplevel|HEX3_HW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[5\] VCC " "Pin \"HEX3_HW\[5\]\" is stuck at VCC" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719721839097 "|toplevel|HEX3_HW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[6\] VCC " "Pin \"HEX3_HW\[6\]\" is stuck at VCC" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719721839097 "|toplevel|HEX3_HW[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719721839097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719721839195 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[16\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[16\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[2\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[2\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[1\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[1\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[0\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[0\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[3\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[3\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[6\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[6\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[5\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[5\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[4\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[4\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[7\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[7\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[11\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[11\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[11\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[11\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[11\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[11\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[11\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[11\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[11\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[11\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[11\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[11\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[11\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[11\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[11\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[11\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[11\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[11\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[11\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[11\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[11\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[11\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[11\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[11\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[11\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[11\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[11\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[11\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[11\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[11\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[12\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[12\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[12\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[12\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[12\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[12\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[12\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[12\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[12\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[12\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[12\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[12\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[12\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[12\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[12\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[12\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[12\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[12\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[12\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[12\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[12\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[12\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[12\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[12\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[12\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[12\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[12\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[12\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[12\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[12\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[13\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[13\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[13\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[13\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[13\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[13\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[13\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[13\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[13\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[13\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[13\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[13\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[13\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[13\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[13\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[13\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[13\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[13\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[13\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[13\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[13\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[13\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[13\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[13\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[13\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[13\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[13\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[13\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[13\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[13\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[15\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[15\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[14\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[14\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[14\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[14\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[14\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[14\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[14\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[14\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[14\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[14\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[14\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[14\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[14\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[14\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[14\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[14\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[14\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[14\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[14\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[14\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[14\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[14\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[14\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[14\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[14\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[14\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[14\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[14\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[14\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[14\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[2\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[8\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[8\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[9\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[9\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[9\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[9\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[9\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[9\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[9\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[9\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[9\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[9\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[9\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[9\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[9\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[9\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[9\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[9\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[9\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[9\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[9\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[9\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[9\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[9\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[9\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[9\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[9\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[9\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[9\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[9\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[9\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[9\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[10\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[6\]\[10\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[10\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[5\]\[10\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[10\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[4\]\[10\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[10\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[7\]\[10\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[10\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[9\]\[10\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[10\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[10\]\[10\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[10\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[8\]\[10\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[10\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[11\]\[10\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[10\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[1\]\[10\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[10\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[0\]\[10\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[10\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[3\]\[10\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[10\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[14\]\[10\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[10\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[13\]\[10\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[10\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[12\]\[10\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[10\] Low " "Register Prime:Controller\|ULARegs:ulaRg\|RegFile:Bank\|conteudo_ram\[15\]\[10\] will power up to Low" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-RegFile.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1719721839315 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1719721839315 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719721840776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719721840987 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719721840987 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1_HW " "No output dependent on input pin \"KEY1_HW\"" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719721841096 "|toplevel|KEY1_HW"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1719721841096 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1453 " "Implemented 1453 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719721841096 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719721841096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1399 " "Implemented 1399 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719721841096 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1719721841096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719721841096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 275 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 275 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719721841134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 01:30:41 2024 " "Processing ended: Sun Jun 30 01:30:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719721841134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719721841134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719721841134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719721841134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1719721842399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719721842399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 01:30:42 2024 " "Processing started: Sun Jun 30 01:30:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719721842399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1719721842399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab08_FPGA -c Lab08_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab08_FPGA -c Lab08_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1719721842399 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1719721842497 ""}
{ "Info" "0" "" "Project  = Lab08_FPGA" {  } {  } 0 0 "Project  = Lab08_FPGA" 0 0 "Fitter" 0 0 1719721842498 ""}
{ "Info" "0" "" "Revision = Lab08_FPGA" {  } {  } 0 0 "Revision = Lab08_FPGA" 0 0 "Fitter" 0 0 1719721842498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1719721842589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1719721842590 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab08_FPGA 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Lab08_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1719721842603 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719721842646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719721842646 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1719721842827 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1719721842833 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719721842941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719721842941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719721842941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719721842941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719721842941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719721842941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719721842941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719721842941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719721842941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719721842941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719721842941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719721842941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719721842941 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1719721842941 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Desktop/FPGA Ver/" { { 0 { 0 ""} 0 2447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719721842945 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Desktop/FPGA Ver/" { { 0 { 0 ""} 0 2449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719721842945 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Desktop/FPGA Ver/" { { 0 { 0 ""} 0 2451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719721842945 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Desktop/FPGA Ver/" { { 0 { 0 ""} 0 2453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719721842945 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Desktop/FPGA Ver/" { { 0 { 0 ""} 0 2455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719721842945 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Desktop/FPGA Ver/" { { 0 { 0 ""} 0 2457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719721842945 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Desktop/FPGA Ver/" { { 0 { 0 ""} 0 2459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719721842945 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Desktop/FPGA Ver/" { { 0 { 0 ""} 0 2461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719721842945 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1719721842945 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719721842946 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719721842946 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719721842946 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719721842946 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1719721842947 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab08_FPGA.sdc " "Synopsys Design Constraints File file not found: 'Lab08_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1719721843813 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1719721843813 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1719721843826 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1719721843826 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1719721843826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_H_HW~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node CLK_H_HW~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719721843940 ""}  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_toplevel.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Desktop/FPGA Ver/" { { 0 { 0 ""} 0 2439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719721843940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ramDisp:RAMeDISP\|clk_div  " "Automatically promoted node ramDisp:RAMeDISP\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719721843940 ""}  } { { "Eq01-Ex08FPGA_ramdisp.vhd" "" { Text "C:/Users/victo/Desktop/FPGA Ver/Eq01-Ex08FPGA_ramdisp.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Desktop/FPGA Ver/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719721843940 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1719721844364 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719721844365 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719721844366 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719721844368 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719721844371 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1719721844375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1719721844375 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1719721844377 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1719721844377 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719721844544 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1719721844559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1719721845838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719721846054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1719721846082 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1719721849790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719721849790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1719721850445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/victo/Desktop/FPGA Ver/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1719721852273 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1719721852273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1719721857365 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1719721857365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719721857370 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1719721857550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719721857564 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719721858188 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719721858188 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719721858995 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719721859716 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/victo/Desktop/FPGA Ver/output_files/Lab08_FPGA.fit.smsg " "Generated suppressed messages file C:/Users/victo/Desktop/FPGA Ver/output_files/Lab08_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1719721860160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5985 " "Peak virtual memory: 5985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719721860746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 01:31:00 2024 " "Processing ended: Sun Jun 30 01:31:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719721860746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719721860746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719721860746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1719721860746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1719721861732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719721861732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 01:31:01 2024 " "Processing started: Sun Jun 30 01:31:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719721861732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1719721861732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab08_FPGA -c Lab08_FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab08_FPGA -c Lab08_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1719721861732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1719721862029 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1719721863415 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1719721863540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719721864162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 01:31:04 2024 " "Processing ended: Sun Jun 30 01:31:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719721864162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719721864162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719721864162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1719721864162 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1719721864830 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1719721865371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719721865372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 01:31:05 2024 " "Processing started: Sun Jun 30 01:31:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719721865372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1719721865372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab08_FPGA -c Lab08_FPGA " "Command: quartus_sta Lab08_FPGA -c Lab08_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1719721865372 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1719721865475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1719721865635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1719721865636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719721865672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719721865673 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab08_FPGA.sdc " "Synopsys Design Constraints File file not found: 'Lab08_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1719721865953 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1719721865954 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ramDisp:RAMeDISP\|clk_div ramDisp:RAMeDISP\|clk_div " "create_clock -period 1.000 -name ramDisp:RAMeDISP\|clk_div ramDisp:RAMeDISP\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1719721865958 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_H_HW CLK_H_HW " "create_clock -period 1.000 -name CLK_H_HW CLK_H_HW" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1719721865958 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719721865958 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1719721865964 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719721865965 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1719721865965 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1719721865975 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1719721865987 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1719721865992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -53.467 " "Worst-case setup slack is -53.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721865995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721865995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -53.467           -8757.202 ramDisp:RAMeDISP\|clk_div  " "  -53.467           -8757.202 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721865995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.780             -96.644 CLK_H_HW  " "   -3.780             -96.644 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721865995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719721865995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721866007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721866007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 ramDisp:RAMeDISP\|clk_div  " "    0.356               0.000 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721866007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 CLK_H_HW  " "    0.425               0.000 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721866007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719721866007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719721866014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719721866020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721866023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721866023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 CLK_H_HW  " "   -3.000             -42.284 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721866023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -416.691 ramDisp:RAMeDISP\|clk_div  " "   -1.403            -416.691 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721866023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719721866023 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1719721866044 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1719721866071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1719721866914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719721867047 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1719721867062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -48.657 " "Worst-case setup slack is -48.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -48.657           -8013.005 ramDisp:RAMeDISP\|clk_div  " "  -48.657           -8013.005 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.404             -87.260 CLK_H_HW  " "   -3.404             -87.260 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719721867065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 ramDisp:RAMeDISP\|clk_div  " "    0.322               0.000 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 CLK_H_HW  " "    0.392               0.000 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719721867074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719721867078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719721867082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 CLK_H_HW  " "   -3.000             -42.284 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -416.691 ramDisp:RAMeDISP\|clk_div  " "   -1.403            -416.691 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719721867086 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1719721867102 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719721867275 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1719721867279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.213 " "Worst-case setup slack is -21.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.213           -3524.591 ramDisp:RAMeDISP\|clk_div  " "  -21.213           -3524.591 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984             -23.524 CLK_H_HW  " "   -0.984             -23.524 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719721867281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 ramDisp:RAMeDISP\|clk_div  " "    0.152               0.000 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 CLK_H_HW  " "    0.170               0.000 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719721867289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719721867293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1719721867297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.898 CLK_H_HW  " "   -3.000             -31.898 CLK_H_HW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -297.000 ramDisp:RAMeDISP\|clk_div  " "   -1.000            -297.000 ramDisp:RAMeDISP\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719721867301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719721867301 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1719721868072 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1719721868074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719721868179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 01:31:08 2024 " "Processing ended: Sun Jun 30 01:31:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719721868179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719721868179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719721868179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1719721868179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1719721869213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719721869214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 01:31:09 2024 " "Processing started: Sun Jun 30 01:31:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719721869214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1719721869214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab08_FPGA -c Lab08_FPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab08_FPGA -c Lab08_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1719721869214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1719721869649 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab08_FPGA.vo C:/Users/victo/Desktop/FPGA Ver/simulation/questa/ simulation " "Generated file Lab08_FPGA.vo in folder \"C:/Users/victo/Desktop/FPGA Ver/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1719721869845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719721869888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 01:31:09 2024 " "Processing ended: Sun Jun 30 01:31:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719721869888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719721869888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719721869888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1719721869888 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 286 s " "Quartus Prime Full Compilation was successful. 0 errors, 286 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1719721870529 ""}
