Timing Analyzer report for adder
Tue May 21 14:38:57 2019
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.062 ns   ; cin  ; cout ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                         ; Preliminary        ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 15.062 ns       ; cin  ; cout ;
; N/A   ; None              ; 15.002 ns       ; cin  ; s[3] ;
; N/A   ; None              ; 14.909 ns       ; cin  ; s[2] ;
; N/A   ; None              ; 14.814 ns       ; cin  ; s[1] ;
; N/A   ; None              ; 14.374 ns       ; cin  ; s[0] ;
; N/A   ; None              ; 13.095 ns       ; a[0] ; cout ;
; N/A   ; None              ; 13.058 ns       ; b[0] ; cout ;
; N/A   ; None              ; 13.052 ns       ; a[1] ; cout ;
; N/A   ; None              ; 13.035 ns       ; a[0] ; s[3] ;
; N/A   ; None              ; 12.998 ns       ; b[0] ; s[3] ;
; N/A   ; None              ; 12.992 ns       ; a[1] ; s[3] ;
; N/A   ; None              ; 12.942 ns       ; a[0] ; s[2] ;
; N/A   ; None              ; 12.922 ns       ; a[2] ; cout ;
; N/A   ; None              ; 12.905 ns       ; b[0] ; s[2] ;
; N/A   ; None              ; 12.899 ns       ; a[1] ; s[2] ;
; N/A   ; None              ; 12.884 ns       ; a[3] ; cout ;
; N/A   ; None              ; 12.862 ns       ; a[2] ; s[3] ;
; N/A   ; None              ; 12.847 ns       ; a[0] ; s[1] ;
; N/A   ; None              ; 12.810 ns       ; b[0] ; s[1] ;
; N/A   ; None              ; 12.576 ns       ; b[1] ; cout ;
; N/A   ; None              ; 12.547 ns       ; b[2] ; cout ;
; N/A   ; None              ; 12.516 ns       ; b[1] ; s[3] ;
; N/A   ; None              ; 12.487 ns       ; b[2] ; s[3] ;
; N/A   ; None              ; 12.433 ns       ; a[3] ; s[3] ;
; N/A   ; None              ; 12.423 ns       ; b[1] ; s[2] ;
; N/A   ; None              ; 12.413 ns       ; a[1] ; s[1] ;
; N/A   ; None              ; 12.412 ns       ; b[3] ; cout ;
; N/A   ; None              ; 12.368 ns       ; a[2] ; s[2] ;
; N/A   ; None              ; 12.006 ns       ; a[0] ; s[0] ;
; N/A   ; None              ; 12.000 ns       ; b[2] ; s[2] ;
; N/A   ; None              ; 11.976 ns       ; b[0] ; s[0] ;
; N/A   ; None              ; 11.960 ns       ; b[3] ; s[3] ;
; N/A   ; None              ; 11.936 ns       ; b[1] ; s[1] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Tue May 21 14:38:57 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder -c adder --timing_analysis_only
Info: Longest tpd from source pin "cin" to destination pin "cout" is 15.062 ns
    Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 1; PIN Node = 'cin'
    Info: 2: + IC(7.430 ns) + CELL(0.735 ns) = 9.100 ns; Loc. = LCCOMB_X1_Y2_N14; Fanout = 2; COMB Node = 'add~33'
    Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 9.186 ns; Loc. = LCCOMB_X1_Y2_N16; Fanout = 2; COMB Node = 'add~35'
    Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 9.272 ns; Loc. = LCCOMB_X1_Y2_N18; Fanout = 2; COMB Node = 'add~37'
    Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 9.358 ns; Loc. = LCCOMB_X1_Y2_N20; Fanout = 2; COMB Node = 'add~39'
    Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 9.444 ns; Loc. = LCCOMB_X1_Y2_N22; Fanout = 1; COMB Node = 'add~41'
    Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 9.950 ns; Loc. = LCCOMB_X1_Y2_N24; Fanout = 1; COMB Node = 'add~42'
    Info: 8: + IC(1.886 ns) + CELL(3.226 ns) = 15.062 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'cout'
    Info: Total cell delay = 5.746 ns ( 38.15 % )
    Info: Total interconnect delay = 9.316 ns ( 61.85 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Tue May 21 14:38:57 2019
    Info: Elapsed time: 00:00:00


