#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x156e04c90 .scope module, "simple_regfile_alu_tb" "simple_regfile_alu_tb" 2 1;
 .timescale 0 0;
P_0x6000004cd2c0 .param/l "ADDR_WIDTH" 0 2 5, +C4<00000000000000000000000000000101>;
P_0x6000004cd300 .param/l "REG_COUNT" 0 2 4, +C4<00000000000000000000000000100000>;
P_0x6000004cd340 .param/l "REG_WIDTH" 0 2 3, +C4<00000000000000000000000001000000>;
v0x6000003cd290_0 .net "alu_result", 63 0, v0x6000003cc900_0;  1 drivers
v0x6000003cd320_0 .var "clk", 0 0;
v0x6000003cd3b0_0 .var/i "i", 31 0;
v0x6000003cd440_0 .var "imm_data", 63 0;
v0x6000003cd4d0_0 .var "inst_immflag", 0 0;
v0x6000003cd560_0 .var "inst_rd", 4 0;
v0x6000003cd5f0_0 .var "inst_rs1", 4 0;
v0x6000003cd680_0 .var "inst_rs2", 4 0;
S_0x156e04e00 .scope module, "dut" "simple_regfile_alu" 2 20, 3 1 0, S_0x156e04c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "inst_rs1";
    .port_info 2 /INPUT 5 "inst_rs2";
    .port_info 3 /INPUT 5 "inst_rd";
    .port_info 4 /INPUT 1 "inst_immflag";
    .port_info 5 /INPUT 64 "imm_data";
    .port_info 6 /OUTPUT 64 "alu_result";
P_0x6000004cd380 .param/l "ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000000101>;
P_0x6000004cd3c0 .param/l "REG_COUNT" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x6000004cd400 .param/l "REG_WIDTH" 0 3 2, +C4<00000000000000000000000001000000>;
L_0x600001acd6c0 .functor BUFZ 64, L_0x6000000cc140, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001acd730 .functor BUFZ 64, L_0x6000000cc280, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x6000003cc5a0_0 .net *"_ivl_0", 63 0, L_0x6000000cc140;  1 drivers
v0x6000003cc630_0 .net *"_ivl_10", 6 0, L_0x6000000cc320;  1 drivers
L_0x158078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000003cc6c0_0 .net *"_ivl_13", 1 0, L_0x158078058;  1 drivers
v0x6000003cc750_0 .net *"_ivl_2", 6 0, L_0x6000000cc1e0;  1 drivers
L_0x158078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000003cc7e0_0 .net *"_ivl_5", 1 0, L_0x158078010;  1 drivers
v0x6000003cc870_0 .net *"_ivl_8", 63 0, L_0x6000000cc280;  1 drivers
v0x6000003cc900_0 .var "alu_result", 63 0;
v0x6000003cc990_0 .net "clk", 0 0, v0x6000003cd320_0;  1 drivers
v0x6000003cca20_0 .var "computed", 63 0;
v0x6000003ccab0_0 .var/i "i", 31 0;
v0x6000003ccb40_0 .net "imm_data", 63 0, v0x6000003cd440_0;  1 drivers
v0x6000003ccbd0_0 .var "imm_latched", 63 0;
v0x6000003ccc60_0 .var "immflag_latched", 0 0;
v0x6000003cccf0_0 .net "inst_immflag", 0 0, v0x6000003cd4d0_0;  1 drivers
v0x6000003ccd80_0 .net "inst_rd", 4 0, v0x6000003cd560_0;  1 drivers
v0x6000003cce10_0 .net "inst_rs1", 4 0, v0x6000003cd5f0_0;  1 drivers
v0x6000003ccea0_0 .net "inst_rs2", 4 0, v0x6000003cd680_0;  1 drivers
v0x6000003ccf30_0 .var "rd_sel", 4 0;
v0x6000003ccfc0 .array "regfile", 31 0, 63 0;
v0x6000003cd050_0 .net "rs1_data", 63 0, L_0x600001acd6c0;  1 drivers
v0x6000003cd0e0_0 .var "rs1_sel", 4 0;
v0x6000003cd170_0 .net "rs2_data", 63 0, L_0x600001acd730;  1 drivers
v0x6000003cd200_0 .var "rs2_sel", 4 0;
E_0x6000024c8040 .event negedge, v0x6000003cc990_0;
E_0x6000024c8080 .event posedge, v0x6000003cc990_0;
L_0x6000000cc140 .array/port v0x6000003ccfc0, L_0x6000000cc1e0;
L_0x6000000cc1e0 .concat [ 5 2 0 0], v0x6000003cd0e0_0, L_0x158078010;
L_0x6000000cc280 .array/port v0x6000003ccfc0, L_0x6000000cc320;
L_0x6000000cc320 .concat [ 5 2 0 0], v0x6000003cd200_0, L_0x158078058;
    .scope S_0x156e04e00;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000003ccab0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x6000003ccab0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x6000003ccab0_0;
    %store/vec4a v0x6000003ccfc0, 4, 0;
    %load/vec4 v0x6000003ccab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000003ccab0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x156e04e00;
T_1 ;
    %wait E_0x6000024c8080;
    %load/vec4 v0x6000003cce10_0;
    %assign/vec4 v0x6000003cd0e0_0, 0;
    %load/vec4 v0x6000003ccea0_0;
    %assign/vec4 v0x6000003cd200_0, 0;
    %load/vec4 v0x6000003ccd80_0;
    %assign/vec4 v0x6000003ccf30_0, 0;
    %load/vec4 v0x6000003cccf0_0;
    %assign/vec4 v0x6000003ccc60_0, 0;
    %load/vec4 v0x6000003ccb40_0;
    %assign/vec4 v0x6000003ccbd0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x156e04e00;
T_2 ;
    %wait E_0x6000024c8040;
    %load/vec4 v0x6000003cd050_0;
    %load/vec4 v0x6000003cd170_0;
    %add;
    %load/vec4 v0x6000003ccc60_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x6000003ccbd0_0;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %add;
    %store/vec4 v0x6000003cca20_0, 0, 64;
    %load/vec4 v0x6000003ccf30_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x6000003cca20_0;
    %load/vec4 v0x6000003ccf30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000003ccfc0, 0, 4;
T_2.2 ;
    %load/vec4 v0x6000003cca20_0;
    %assign/vec4 v0x6000003cc900_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x156e04c90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003cd320_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x6000003cd320_0;
    %inv;
    %store/vec4 v0x6000003cd320_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x156e04c90;
T_4 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000003cd5f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000003cd680_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000003cd560_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003cd4d0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6000003cd440_0, 0, 64;
    %wait E_0x6000024c8080;
    %wait E_0x6000024c8080;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000003cd5f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000003cd680_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6000003cd560_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003cd4d0_0, 0, 1;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x6000003cd440_0, 0, 64;
    %wait E_0x6000024c8080;
    %wait E_0x6000024c8040;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000003cd5f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000003cd680_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x6000003cd560_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003cd4d0_0, 0, 1;
    %pushi/vec4 20, 0, 64;
    %store/vec4 v0x6000003cd440_0, 0, 64;
    %wait E_0x6000024c8080;
    %wait E_0x6000024c8040;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6000003cd5f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x6000003cd680_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x6000003cd560_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003cd4d0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6000003cd440_0, 0, 64;
    %wait E_0x6000024c8080;
    %wait E_0x6000024c8040;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x6000003cd5f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000003cd680_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x6000003cd560_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003cd4d0_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x6000003cd440_0, 0, 64;
    %wait E_0x6000024c8080;
    %wait E_0x6000024c8040;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000003cd3b0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x6000003cd3b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %vpi_call 2 92 "$display", "Register %0d = %0d", v0x6000003cd3b0_0, &A<v0x6000003ccfc0, v0x6000003cd3b0_0 > {0 0 0};
    %load/vec4 v0x6000003cd3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000003cd3b0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 94 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x156e04c90;
T_5 ;
    %vpi_call 2 100 "$monitor", "Time=%0t clk=%b rs1=%0d rs2=%0d rd=%0d immflag=%b imm_data=%0d alu_result=%0d", $time, v0x6000003cd320_0, v0x6000003cd5f0_0, v0x6000003cd680_0, v0x6000003cd560_0, v0x6000003cd4d0_0, v0x6000003cd440_0, v0x6000003cd290_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x156e04c90;
T_6 ;
    %wait E_0x6000024c8040;
    %load/vec4 v0x6000003ccd80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000003ccfc0, 4;
    %vpi_call 2 105 "$display", "Time=%0t: Register %0d written with value %0d", $time, v0x6000003ccd80_0, S<0,vec4,u64> {1 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x156e04c90;
T_7 ;
    %wait E_0x6000024c8040;
    %delay 1, 0;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "simple_exe_test.v";
