<stg><name>compute_keccak.1</name>


<trans_list>

<trans id="435" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
<literal name="icmp_ln217_1" val="0"/>
<literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="26" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
<literal name="icmp_ln217_1" val="0"/>
<literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="26" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217_1" val="1"/>
<literal name="icmp_ln236" val="1"/>
</and_exp><and_exp><literal name="icmp_ln217" val="0"/>
<literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="26" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217_1" val="1"/>
<literal name="icmp_ln236" val="0"/>
</and_exp><and_exp><literal name="icmp_ln217" val="0"/>
<literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="27" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="28" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="30" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="31" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="33" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="34" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="35" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="37" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="38" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="39" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="42" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="48" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="49" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
memset.loop25:3 %keccak_context = alloca i64 1

]]></Node>
<StgValue><ssdm name="keccak_context"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:6 %keccak_context_addr = getelementptr i64 %keccak_context, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="keccak_context_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:7 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:8 %keccak_context_addr_14 = getelementptr i64 %keccak_context, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="keccak_context_addr_14"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:9 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_14, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:10 %keccak_context_addr_15 = getelementptr i64 %keccak_context, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="keccak_context_addr_15"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:11 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_15, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:12 %keccak_context_addr_16 = getelementptr i64 %keccak_context, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="keccak_context_addr_16"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:13 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_16, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:14 %keccak_context_addr_17 = getelementptr i64 %keccak_context, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="keccak_context_addr_17"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:15 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_17, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:16 %keccak_context_addr_18 = getelementptr i64 %keccak_context, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="keccak_context_addr_18"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:17 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_18, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:18 %keccak_context_addr_19 = getelementptr i64 %keccak_context, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="keccak_context_addr_19"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:19 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_19, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:20 %keccak_context_addr_20 = getelementptr i64 %keccak_context, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="keccak_context_addr_20"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:21 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_20, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:22 %keccak_context_addr_21 = getelementptr i64 %keccak_context, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="keccak_context_addr_21"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:23 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_21, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:24 %keccak_context_addr_22 = getelementptr i64 %keccak_context, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="keccak_context_addr_22"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:25 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_22, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:1 %msglen_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %msglen

]]></Node>
<StgValue><ssdm name="msglen_read"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:26 %keccak_context_addr_23 = getelementptr i64 %keccak_context, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="keccak_context_addr_23"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:27 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_23, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:28 %keccak_context_addr_24 = getelementptr i64 %keccak_context, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="keccak_context_addr_24"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:29 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_24, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="20" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:30 %keccak_context_addr_25 = getelementptr i64 %keccak_context, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="keccak_context_addr_25"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:31 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_25, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:32 %keccak_context_addr_26 = getelementptr i64 %keccak_context, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="keccak_context_addr_26"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:33 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_26, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="19" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:34 %keccak_context_addr_27 = getelementptr i64 %keccak_context, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="keccak_context_addr_27"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:35 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_27, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:36 %keccak_context_addr_28 = getelementptr i64 %keccak_context, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="keccak_context_addr_28"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:37 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_28, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="18" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:38 %keccak_context_addr_29 = getelementptr i64 %keccak_context, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="keccak_context_addr_29"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:39 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_29, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:40 %keccak_context_addr_30 = getelementptr i64 %keccak_context, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="keccak_context_addr_30"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:41 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_30, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="17" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:42 %keccak_context_addr_31 = getelementptr i64 %keccak_context, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="keccak_context_addr_31"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:43 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_31, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:44 %keccak_context_addr_32 = getelementptr i64 %keccak_context, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="keccak_context_addr_32"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:45 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_32, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="16" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:46 %keccak_context_addr_33 = getelementptr i64 %keccak_context, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="keccak_context_addr_33"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:47 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_33, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:48 %keccak_context_addr_34 = getelementptr i64 %keccak_context, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="keccak_context_addr_34"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:49 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_34, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="15" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:50 %keccak_context_addr_35 = getelementptr i64 %keccak_context, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="keccak_context_addr_35"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:51 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_35, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:52 %keccak_context_addr_36 = getelementptr i64 %keccak_context, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="keccak_context_addr_36"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:53 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_36, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="14" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:54 %keccak_context_addr_37 = getelementptr i64 %keccak_context, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="keccak_context_addr_37"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:55 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_37, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:56 %keccak_context_addr_38 = getelementptr i64 %keccak_context, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="keccak_context_addr_38"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:57 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_38, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="13" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:58 %keccak_context_addr_39 = getelementptr i64 %keccak_context, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="keccak_context_addr_39"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:59 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_39, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:60 %keccak_context_addr_40 = getelementptr i64 %keccak_context, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="keccak_context_addr_40"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:61 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_40, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="12" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:62 %keccak_context_addr_41 = getelementptr i64 %keccak_context, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="keccak_context_addr_41"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:63 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_41, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:64 %keccak_context_addr_42 = getelementptr i64 %keccak_context, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="keccak_context_addr_42"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:65 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_42, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="11" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:66 %keccak_context_addr_43 = getelementptr i64 %keccak_context, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="keccak_context_addr_43"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:67 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_43, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:68 %keccak_context_addr_44 = getelementptr i64 %keccak_context, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="keccak_context_addr_44"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:69 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_44, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="10" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="132" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:70 %keccak_context_addr_45 = getelementptr i64 %keccak_context, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="keccak_context_addr_45"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:71 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_45, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:72 %keccak_context_addr_46 = getelementptr i64 %keccak_context, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="keccak_context_addr_46"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:73 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_46, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="9" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="137" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:74 %keccak_context_addr_47 = getelementptr i64 %keccak_context, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="keccak_context_addr_47"/></StgValue>
</operation>

<operation id="138" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:75 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_47, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="139" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:76 %keccak_context_addr_48 = getelementptr i64 %keccak_context, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="keccak_context_addr_48"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:77 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_48, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="8" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="142" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:78 %keccak_context_addr_49 = getelementptr i64 %keccak_context, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="keccak_context_addr_49"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:79 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_49, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:80 %keccak_context_addr_50 = getelementptr i64 %keccak_context, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="keccak_context_addr_50"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:81 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_50, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="146" st_id="19" stage="7" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="147" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:82 %keccak_context_addr_51 = getelementptr i64 %keccak_context, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="keccak_context_addr_51"/></StgValue>
</operation>

<operation id="148" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:83 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_51, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:84 %keccak_context_addr_52 = getelementptr i64 %keccak_context, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="keccak_context_addr_52"/></StgValue>
</operation>

<operation id="150" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:85 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_52, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="6" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="152" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:86 %keccak_context_addr_53 = getelementptr i64 %keccak_context, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="keccak_context_addr_53"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:87 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_53, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:88 %keccak_context_addr_54 = getelementptr i64 %keccak_context, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="keccak_context_addr_54"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:89 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_54, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="5" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="157" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:90 %keccak_context_addr_55 = getelementptr i64 %keccak_context, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="keccak_context_addr_55"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:91 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_55, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:92 %keccak_context_addr_56 = getelementptr i64 %keccak_context, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="keccak_context_addr_56"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:93 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_56, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="4" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="33" op_0_bw="16">
<![CDATA[
memset.loop25:108 %zext_ln215 = zext i16 %msglen_read

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
memset.loop25:109 %mul_ln215 = mul i33 %zext_ln215, i33 123362

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:94 %keccak_context_addr_57 = getelementptr i64 %keccak_context, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="keccak_context_addr_57"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:95 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_57, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:96 %keccak_context_addr_58 = getelementptr i64 %keccak_context, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="keccak_context_addr_58"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:97 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_58, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="3" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
memset.loop25:109 %mul_ln215 = mul i33 %zext_ln215, i33 123362

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:98 %keccak_context_addr_59 = getelementptr i64 %keccak_context, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="keccak_context_addr_59"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:99 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_59, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:100 %keccak_context_addr_60 = getelementptr i64 %keccak_context, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="keccak_context_addr_60"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:101 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_60, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="2" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
memset.loop25:109 %mul_ln215 = mul i33 %zext_ln215, i33 123362

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
memset.loop25:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop25:2 %msg_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %msg

]]></Node>
<StgValue><ssdm name="msg_read"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
memset.loop25:4 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %keccak_context

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
memset.loop25:5 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:102 %keccak_context_addr_61 = getelementptr i64 %keccak_context, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="keccak_context_addr_61"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:103 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_61, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:104 %urem_ln186 = urem i16 %msglen_read, i16 136

]]></Node>
<StgValue><ssdm name="urem_ln186"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="16">
<![CDATA[
memset.loop25:105 %zext_ln186 = zext i16 %urem_ln186

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop25:106 %keccak_context_addr_62 = getelementptr i64 %keccak_context, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="keccak_context_addr_62"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop25:107 %store_ln186 = store void @_ssdm_op_Write.bram.p0i64, i6 %keccak_context_addr_62, i64 %zext_ln186, i8 3

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
memset.loop25:109 %mul_ln215 = mul i33 %zext_ln215, i33 123362

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop25:110 %trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i33.i32.i32, i33 %mul_ln215, i32 24, i32 32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
memset.loop25:111 %icmp_ln217 = icmp_ugt  i16 %msglen_read, i16 135

]]></Node>
<StgValue><ssdm name="icmp_ln217"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop25:112 %br_ln217 = br i1 %icmp_ln217, void %._crit_edge.i, void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="19">
<![CDATA[
.lr.ph.i:0 %trunc_ln217 = trunc i19 %msg_read

]]></Node>
<StgValue><ssdm name="trunc_ln217"/></StgValue>
</operation>

<operation id="191" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i:1 %icmp_ln219 = icmp_eq  i3 %trunc_ln217, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="192" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="19">
<![CDATA[
.lr.ph.i:2 %empty = trunc i19 %msg_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="193" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i:3 %br_ln217 = br void

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="194" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %byteIndex = phi i16 0, void %.lr.ph.i, i16 %byteIndex_1, void

]]></Node>
<StgValue><ssdm name="byteIndex"/></StgValue>
</operation>

<operation id="195" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1 %i = phi i9 0, void %.lr.ph.i, i9 %i_136, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2 %icmp_ln217_1 = icmp_eq  i9 %i, i9 %trunc_ln

]]></Node>
<StgValue><ssdm name="icmp_ln217_1"/></StgValue>
</operation>

<operation id="197" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_357 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="198" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4 %i_136 = add i9 %i, i9 1

]]></Node>
<StgValue><ssdm name="i_136"/></StgValue>
</operation>

<operation id="199" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln217 = br i1 %icmp_ln217_1, void %.split9, void %._crit_edge.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="200" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
<literal name="icmp_ln217_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="19" op_0_bw="16">
<![CDATA[
.split9:0 %zext_ln217 = zext i16 %byteIndex

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="201" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
<literal name="icmp_ln217_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:1 %specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln215"/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
<literal name="icmp_ln217_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="16">
<![CDATA[
.split9:2 %trunc_ln219 = trunc i16 %byteIndex

]]></Node>
<StgValue><ssdm name="trunc_ln219"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
<literal name="icmp_ln217_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split9:3 %br_ln219 = br i1 %icmp_ln219, void %load-store-loop27.preheader, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="204" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
<literal name="icmp_ln217_1" val="0"/>
<literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop27.preheader:0 %br_ln0 = br void %load-store-loop27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
<literal name="icmp_ln217_1" val="0"/>
<literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="206" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
<literal name="icmp_ln217_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
._crit_edge.i.loopexit:0 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="207" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
<literal name="icmp_ln217_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.loopexit:1 %sub_ln217 = sub i16 0, i16 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln217"/></StgValue>
</operation>

<operation id="208" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
<literal name="icmp_ln217_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
._crit_edge.i.loopexit:2 %shl_ln217_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln217_1"/></StgValue>
</operation>

<operation id="209" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
<literal name="icmp_ln217_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="12">
<![CDATA[
._crit_edge.i.loopexit:3 %zext_ln217_1 = zext i12 %shl_ln217_1

]]></Node>
<StgValue><ssdm name="zext_ln217_1"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
<literal name="icmp_ln217_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.loopexit:4 %sub_ln217_1 = sub i16 %sub_ln217, i16 %zext_ln217_1

]]></Node>
<StgValue><ssdm name="sub_ln217_1"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
<literal name="icmp_ln217_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.loopexit:5 %add_ln217 = add i16 %sub_ln217_1, i16 %msglen_read

]]></Node>
<StgValue><ssdm name="add_ln217"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
<literal name="icmp_ln217_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.loopexit:6 %br_ln236 = br void %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
._crit_edge.i:0 %size_addr_1_lcssa_i = phi i16 %add_ln217, void %._crit_edge.i.loopexit, i16 %msglen_read, void %memset.loop25

]]></Node>
<StgValue><ssdm name="size_addr_1_lcssa_i"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i:1 %icmp_ln236 = icmp_eq  i16 %size_addr_1_lcssa_i, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i:2 %br_ln236 = br i1 %icmp_ln236, void %loop-memcpy-expansion.preheader, void %keccak_update.exit

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217_1" val="1"/>
<literal name="icmp_ln236" val="0"/>
</and_exp><and_exp><literal name="icmp_ln217" val="0"/>
<literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="19">
<![CDATA[
loop-memcpy-expansion.preheader:0 %empty_371 = trunc i19 %msg_read

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="217" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217_1" val="1"/>
<literal name="icmp_ln236" val="0"/>
</and_exp><and_exp><literal name="icmp_ln217" val="0"/>
<literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:1 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="218" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
load-store-loop27:0 %loop_index28 = phi i8 %empty_359, void %load-store-loop27.split, i8 0, void %load-store-loop27.preheader

]]></Node>
<StgValue><ssdm name="loop_index28"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop27:1 %empty_359 = add i8 %loop_index28, i8 1

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop27:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop27:3 %exitcond324 = icmp_eq  i8 %loop_index28, i8 136

]]></Node>
<StgValue><ssdm name="exitcond324"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop27:4 %empty_360 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 136, i64 136, i64 136

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop27:5 %br_ln0 = br i1 %exitcond324, void %load-store-loop27.split, void %memcpy-split26.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="8">
<![CDATA[
load-store-loop27.split:0 %loop_index28_cast18 = zext i8 %loop_index28

]]></Node>
<StgValue><ssdm name="loop_index28_cast18"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="19" op_0_bw="8">
<![CDATA[
load-store-loop27.split:1 %loop_index28_cast13 = zext i8 %loop_index28

]]></Node>
<StgValue><ssdm name="loop_index28_cast13"/></StgValue>
</operation>

<operation id="226" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="8">
<![CDATA[
load-store-loop27.split:2 %empty_361 = trunc i8 %loop_index28

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="227" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop27.split:3 %tmp3 = add i19 %loop_index28_cast13, i19 %msg_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="228" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop27.split:4 %empty_362 = add i19 %tmp3, i19 %zext_ln217

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="229" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop27.split:5 %tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_362, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="230" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="14">
<![CDATA[
load-store-loop27.split:6 %p_cast14_cast = zext i14 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast14_cast"/></StgValue>
</operation>

<operation id="231" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop27.split:7 %state_addr_152 = getelementptr i256 %state, i64 0, i64 %p_cast14_cast

]]></Node>
<StgValue><ssdm name="state_addr_152"/></StgValue>
</operation>

<operation id="232" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="256" op_0_bw="14">
<![CDATA[
load-store-loop27.split:8 %state_load_184 = load i14 %state_addr_152

]]></Node>
<StgValue><ssdm name="state_load_184"/></StgValue>
</operation>

<operation id="233" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop27.split:9 %tmp4 = add i5 %empty, i5 %empty_361

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="234" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop27.split:10 %empty_363 = add i5 %tmp4, i5 %trunc_ln219

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="235" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="8">
<![CDATA[
load-store-loop27.split:15 %empty_366 = trunc i8 %loop_index28

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="236" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop27.split:16 %empty_367 = add i9 %loop_index28_cast18, i9 200

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="237" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop27.split:23 %tmp_413 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %empty_367, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="238" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="256" op_0_bw="14">
<![CDATA[
load-store-loop27.split:8 %state_load_184 = load i14 %state_addr_152

]]></Node>
<StgValue><ssdm name="state_load_184"/></StgValue>
</operation>

<operation id="239" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
load-store-loop27.split:11 %tmp_411 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_363, i3 0

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="240" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="256" op_0_bw="8">
<![CDATA[
load-store-loop27.split:12 %p_cast42 = zext i8 %tmp_411

]]></Node>
<StgValue><ssdm name="p_cast42"/></StgValue>
</operation>

<operation id="241" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
load-store-loop27.split:13 %empty_364 = lshr i256 %state_load_184, i256 %p_cast42

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="242" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="256">
<![CDATA[
load-store-loop27.split:14 %empty_365 = trunc i256 %empty_364

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="243" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="8">
<![CDATA[
load-store-loop27.split:17 %p_cast16_cast = zext i8 %empty_365

]]></Node>
<StgValue><ssdm name="p_cast16_cast"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="3">
<![CDATA[
load-store-loop27.split:18 %loop_index28_cast17_cast43 = zext i3 %empty_366

]]></Node>
<StgValue><ssdm name="loop_index28_cast17_cast43"/></StgValue>
</operation>

<operation id="245" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop27.split:19 %empty_368 = shl i8 1, i8 %loop_index28_cast17_cast43

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="246" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
load-store-loop27.split:20 %tmp_412 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_366, i3 0

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="247" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="6">
<![CDATA[
load-store-loop27.split:21 %p_cast44 = zext i6 %tmp_412

]]></Node>
<StgValue><ssdm name="p_cast44"/></StgValue>
</operation>

<operation id="248" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop27.split:22 %empty_369 = shl i64 %p_cast16_cast, i64 %p_cast44

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="249" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="6">
<![CDATA[
load-store-loop27.split:24 %p_cast45 = zext i6 %tmp_413

]]></Node>
<StgValue><ssdm name="p_cast45"/></StgValue>
</operation>

<operation id="250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop27.split:25 %keccak_context_addr_64 = getelementptr i64 %keccak_context, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="keccak_context_addr_64"/></StgValue>
</operation>

<operation id="251" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
load-store-loop27.split:26 %store_ln217 = store void @_ssdm_op_Write.bram.p0i64, i6 %keccak_context_addr_64, i64 %empty_369, i8 %empty_368

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop27.split:27 %br_ln0 = br void %load-store-loop27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="253" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
memcpy-split26.preheader:0 %br_ln0 = br void %memcpy-split26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="254" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
memcpy-split26:0 %i_135 = phi i5 %add_ln162_1, void %.split5, i5 0, void %memcpy-split26.preheader

]]></Node>
<StgValue><ssdm name="i_135"/></StgValue>
</operation>

<operation id="255" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memcpy-split26:1 %add_ln162_1 = add i5 %i_135, i5 1

]]></Node>
<StgValue><ssdm name="add_ln162_1"/></StgValue>
</operation>

<operation id="256" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memcpy-split26:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="257" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
memcpy-split26:3 %icmp_ln162_1 = icmp_eq  i5 %i_135, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln162_1"/></StgValue>
</operation>

<operation id="258" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy-split26:4 %empty_370 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="259" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy-split26:5 %br_ln162 = br i1 %icmp_ln162_1, void %.split5, void %sha3_process_block.exit31.i

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="260" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="5">
<![CDATA[
.split5:0 %i_200_cast41 = zext i5 %i_135

]]></Node>
<StgValue><ssdm name="i_200_cast41"/></StgValue>
</operation>

<operation id="261" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split5:2 %shl_ln163_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i_135, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln163_2"/></StgValue>
</operation>

<operation id="262" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="8">
<![CDATA[
.split5:3 %zext_ln163_5 = zext i8 %shl_ln163_2

]]></Node>
<StgValue><ssdm name="zext_ln163_5"/></StgValue>
</operation>

<operation id="263" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split5:4 %add_ln163_1 = add i9 %zext_ln163_5, i9 200

]]></Node>
<StgValue><ssdm name="add_ln163_1"/></StgValue>
</operation>

<operation id="264" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5:5 %lshr_ln163_2 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln163_1, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln163_2"/></StgValue>
</operation>

<operation id="265" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="6">
<![CDATA[
.split5:6 %zext_ln163_1 = zext i6 %lshr_ln163_2

]]></Node>
<StgValue><ssdm name="zext_ln163_1"/></StgValue>
</operation>

<operation id="266" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:7 %keccak_context_addr_66 = getelementptr i64 %keccak_context, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="keccak_context_addr_66"/></StgValue>
</operation>

<operation id="267" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="6">
<![CDATA[
.split5:8 %keccak_context_load_20 = load i6 %keccak_context_addr_66

]]></Node>
<StgValue><ssdm name="keccak_context_load_20"/></StgValue>
</operation>

<operation id="268" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:9 %keccak_context_addr_67 = getelementptr i64 %keccak_context, i64 0, i64 %i_200_cast41

]]></Node>
<StgValue><ssdm name="keccak_context_addr_67"/></StgValue>
</operation>

<operation id="269" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="6">
<![CDATA[
.split5:10 %keccak_context_load_21 = load i6 %keccak_context_addr_67

]]></Node>
<StgValue><ssdm name="keccak_context_load_21"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="270" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:1 %specloopname_ln162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="271" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="6">
<![CDATA[
.split5:8 %keccak_context_load_20 = load i6 %keccak_context_addr_66

]]></Node>
<StgValue><ssdm name="keccak_context_load_20"/></StgValue>
</operation>

<operation id="272" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="6">
<![CDATA[
.split5:10 %keccak_context_load_21 = load i6 %keccak_context_addr_67

]]></Node>
<StgValue><ssdm name="keccak_context_load_21"/></StgValue>
</operation>

<operation id="273" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5:11 %xor_ln163_1 = xor i64 %keccak_context_load_21, i64 %keccak_context_load_20

]]></Node>
<StgValue><ssdm name="xor_ln163_1"/></StgValue>
</operation>

<operation id="274" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
.split5:12 %store_ln163 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_67, i64 %xor_ln163_1, i8 255

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="275" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
.split5:13 %br_ln0 = br void %memcpy-split26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="276" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="7">
<![CDATA[
sha3_process_block.exit31.i:0 %call_ln167 = call void @sha3_permutation.1, i64 %keccak_context, i7 %constants

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="277" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="7">
<![CDATA[
sha3_process_block.exit31.i:0 %call_ln167 = call void @sha3_permutation.1, i64 %keccak_context, i7 %constants

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="278" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
sha3_process_block.exit31.i:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="279" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %byteIndex_1 = add i16 %byteIndex, i16 136

]]></Node>
<StgValue><ssdm name="byteIndex_1"/></StgValue>
</operation>

<operation id="280" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="281" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0 %i_134 = phi i5 %add_ln162, void %.split7, i5 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_134"/></StgValue>
</operation>

<operation id="282" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1 %add_ln162 = add i5 %i_134, i5 1

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="283" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="284" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3 %icmp_ln162 = icmp_eq  i5 %i_134, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="285" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_358 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="286" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln162 = br i1 %icmp_ln162, void %.split7, void %sha3_process_block.exit22.i

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="287" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="5">
<![CDATA[
.split7:0 %i_199_cast39 = zext i5 %i_134

]]></Node>
<StgValue><ssdm name="i_199_cast39"/></StgValue>
</operation>

<operation id="288" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split7:2 %shl_ln44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i_134, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln44"/></StgValue>
</operation>

<operation id="289" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="19" op_0_bw="8">
<![CDATA[
.split7:3 %zext_ln163 = zext i8 %shl_ln44

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="290" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split7:4 %shl_ln163 = shl i5 %i_134, i5 3

]]></Node>
<StgValue><ssdm name="shl_ln163"/></StgValue>
</operation>

<operation id="291" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split7:5 %add_ln163_3 = add i19 %zext_ln163, i19 %msg_read

]]></Node>
<StgValue><ssdm name="add_ln163_3"/></StgValue>
</operation>

<operation id="292" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split7:6 %add_ln163 = add i19 %add_ln163_3, i19 %zext_ln217

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split7:7 %lshr_ln163_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln163, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln163_1"/></StgValue>
</operation>

<operation id="294" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="14">
<![CDATA[
.split7:8 %zext_ln163_3 = zext i14 %lshr_ln163_1

]]></Node>
<StgValue><ssdm name="zext_ln163_3"/></StgValue>
</operation>

<operation id="295" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:9 %state_addr = getelementptr i256 %state, i64 0, i64 %zext_ln163_3

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="296" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="256" op_0_bw="14">
<![CDATA[
.split7:10 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="297" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split7:11 %add_ln163_5 = add i5 %empty, i5 %shl_ln163

]]></Node>
<StgValue><ssdm name="add_ln163_5"/></StgValue>
</operation>

<operation id="298" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split7:12 %add_ln163_4 = add i5 %add_ln163_5, i5 %trunc_ln219

]]></Node>
<StgValue><ssdm name="add_ln163_4"/></StgValue>
</operation>

<operation id="299" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:17 %keccak_context_addr_63 = getelementptr i64 %keccak_context, i64 0, i64 %i_199_cast39

]]></Node>
<StgValue><ssdm name="keccak_context_addr_63"/></StgValue>
</operation>

<operation id="300" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="6">
<![CDATA[
.split7:18 %keccak_context_load = load i6 %keccak_context_addr_63

]]></Node>
<StgValue><ssdm name="keccak_context_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="301" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:1 %specloopname_ln162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="256" op_0_bw="14">
<![CDATA[
.split7:10 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split7:13 %shl_ln163_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln163_4, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln163_1"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="256" op_0_bw="8">
<![CDATA[
.split7:14 %zext_ln163_4 = zext i8 %shl_ln163_1

]]></Node>
<StgValue><ssdm name="zext_ln163_4"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split7:15 %lshr_ln163 = lshr i256 %state_load, i256 %zext_ln163_4

]]></Node>
<StgValue><ssdm name="lshr_ln163"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="256">
<![CDATA[
.split7:16 %trunc_ln163 = trunc i256 %lshr_ln163

]]></Node>
<StgValue><ssdm name="trunc_ln163"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="6">
<![CDATA[
.split7:18 %keccak_context_load = load i6 %keccak_context_addr_63

]]></Node>
<StgValue><ssdm name="keccak_context_load"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:19 %xor_ln163 = xor i64 %keccak_context_load, i64 %trunc_ln163

]]></Node>
<StgValue><ssdm name="xor_ln163"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
.split7:20 %store_ln163 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_63, i64 %xor_ln163, i8 255

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="310" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
.split7:21 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="311" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="7">
<![CDATA[
sha3_process_block.exit22.i:0 %call_ln167 = call void @sha3_permutation.1, i64 %keccak_context, i7 %constants

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="312" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="7">
<![CDATA[
sha3_process_block.exit22.i:0 %call_ln167 = call void @sha3_permutation.1, i64 %keccak_context, i7 %constants

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="313" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
sha3_process_block.exit22.i:1 %br_ln223 = br void

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="314" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion:0 %loop_index29 = phi i16 %empty_372, void %loop-memcpy-expansion.split, i16 0, void %loop-memcpy-expansion.preheader

]]></Node>
<StgValue><ssdm name="loop_index29"/></StgValue>
</operation>

<operation id="315" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
loop-memcpy-expansion:1 %empty_372 = add i16 %loop_index29, i16 1

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="316" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="317" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
loop-memcpy-expansion:3 %exitcond313 = icmp_eq  i16 %loop_index29, i16 %size_addr_1_lcssa_i

]]></Node>
<StgValue><ssdm name="exitcond313"/></StgValue>
</operation>

<operation id="318" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion:4 %empty_373 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="319" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion:5 %br_ln217 = br i1 %exitcond313, void %loop-memcpy-expansion.split, void %keccak_update.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="320" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="16">
<![CDATA[
loop-memcpy-expansion.split:0 %empty_374 = trunc i16 %loop_index29

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="19" op_0_bw="16">
<![CDATA[
loop-memcpy-expansion.split:1 %loop_index29_cast6 = zext i16 %loop_index29

]]></Node>
<StgValue><ssdm name="loop_index29_cast6"/></StgValue>
</operation>

<operation id="322" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="16">
<![CDATA[
loop-memcpy-expansion.split:2 %empty_375 = trunc i16 %loop_index29

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
loop-memcpy-expansion.split:3 %empty_376 = add i19 %loop_index29_cast6, i19 %msg_read

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion.split:4 %tmp_414 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_376, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion.split:5 %p_cast7_cast = zext i14 %tmp_414

]]></Node>
<StgValue><ssdm name="p_cast7_cast"/></StgValue>
</operation>

<operation id="326" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion.split:6 %state_addr_153 = getelementptr i256 %state, i64 0, i64 %p_cast7_cast

]]></Node>
<StgValue><ssdm name="state_addr_153"/></StgValue>
</operation>

<operation id="327" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="256" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion.split:7 %state_load_185 = load i14 %state_addr_153

]]></Node>
<StgValue><ssdm name="state_load_185"/></StgValue>
</operation>

<operation id="328" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-expansion.split:8 %empty_377 = add i5 %empty_375, i5 %empty_371

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="329" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="16">
<![CDATA[
loop-memcpy-expansion.split:13 %empty_380 = trunc i16 %loop_index29

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop-memcpy-expansion.split:14 %empty_381 = add i9 %empty_374, i9 200

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion.split:21 %tmp_417 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %empty_381, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="332" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="256" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion.split:7 %state_load_185 = load i14 %state_addr_153

]]></Node>
<StgValue><ssdm name="state_load_185"/></StgValue>
</operation>

<operation id="333" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
loop-memcpy-expansion.split:9 %tmp_415 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_377, i3 0

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="334" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="256" op_0_bw="8">
<![CDATA[
loop-memcpy-expansion.split:10 %p_cast35 = zext i8 %tmp_415

]]></Node>
<StgValue><ssdm name="p_cast35"/></StgValue>
</operation>

<operation id="335" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
loop-memcpy-expansion.split:11 %empty_378 = lshr i256 %state_load_185, i256 %p_cast35

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="336" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="256">
<![CDATA[
loop-memcpy-expansion.split:12 %empty_379 = trunc i256 %empty_378

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="337" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="8">
<![CDATA[
loop-memcpy-expansion.split:15 %p_cast9_cast = zext i8 %empty_379

]]></Node>
<StgValue><ssdm name="p_cast9_cast"/></StgValue>
</operation>

<operation id="338" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="3">
<![CDATA[
loop-memcpy-expansion.split:16 %loop_index29_cast10_cast36 = zext i3 %empty_380

]]></Node>
<StgValue><ssdm name="loop_index29_cast10_cast36"/></StgValue>
</operation>

<operation id="339" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop-memcpy-expansion.split:17 %empty_382 = shl i8 1, i8 %loop_index29_cast10_cast36

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="340" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop-memcpy-expansion.split:18 %tmp_416 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_380, i3 0

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="341" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="6">
<![CDATA[
loop-memcpy-expansion.split:19 %p_cast37 = zext i6 %tmp_416

]]></Node>
<StgValue><ssdm name="p_cast37"/></StgValue>
</operation>

<operation id="342" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion.split:20 %empty_383 = shl i64 %p_cast9_cast, i64 %p_cast37

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="343" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="6">
<![CDATA[
loop-memcpy-expansion.split:22 %p_cast38 = zext i6 %tmp_417

]]></Node>
<StgValue><ssdm name="p_cast38"/></StgValue>
</operation>

<operation id="344" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion.split:23 %keccak_context_addr_65 = getelementptr i64 %keccak_context, i64 0, i64 %p_cast38

]]></Node>
<StgValue><ssdm name="keccak_context_addr_65"/></StgValue>
</operation>

<operation id="345" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
loop-memcpy-expansion.split:24 %store_ln0 = store void @_ssdm_op_Write.bram.p0i64, i6 %keccak_context_addr_65, i64 %empty_383, i8 %empty_382

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="346" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.split:25 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="347" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
keccak_update.exit.loopexit:0 %br_ln0 = br void %keccak_update.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="348" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
keccak_update.exit:0 %keccak_context_load_19 = load i6 %keccak_context_addr_62

]]></Node>
<StgValue><ssdm name="keccak_context_load_19"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="349" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
keccak_update.exit:0 %keccak_context_load_19 = load i6 %keccak_context_addr_62

]]></Node>
<StgValue><ssdm name="keccak_context_load_19"/></StgValue>
</operation>

<operation id="350" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="64">
<![CDATA[
keccak_update.exit:1 %trunc_ln253 = trunc i64 %keccak_context_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln253"/></StgValue>
</operation>

<operation id="351" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="17" op_0_bw="16">
<![CDATA[
keccak_update.exit:2 %zext_ln253 = zext i16 %trunc_ln253

]]></Node>
<StgValue><ssdm name="zext_ln253"/></StgValue>
</operation>

<operation id="352" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="64">
<![CDATA[
keccak_update.exit:3 %trunc_ln253_1 = trunc i64 %keccak_context_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln253_1"/></StgValue>
</operation>

<operation id="353" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
keccak_update.exit:4 %sub_ln253 = sub i17 136, i17 %zext_ln253

]]></Node>
<StgValue><ssdm name="sub_ln253"/></StgValue>
</operation>

<operation id="354" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="17">
<![CDATA[
keccak_update.exit:5 %sext_ln253 = sext i17 %sub_ln253

]]></Node>
<StgValue><ssdm name="sext_ln253"/></StgValue>
</operation>

<operation id="355" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="64">
<![CDATA[
keccak_update.exit:6 %empty_384 = trunc i64 %keccak_context_load_19

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="356" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
keccak_update.exit:7 %tmp5 = add i9 %trunc_ln253_1, i9 200

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="357" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
keccak_update.exit:8 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="358" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_385 = phi i64 %empty_386, void %memset.loop.split, i64 0, void %keccak_update.exit

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="359" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop:1 %empty_386 = add i64 %empty_385, i64 1

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="360" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="361" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop:3 %exitcond = icmp_eq  i64 %empty_385, i64 %sext_ln253

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="362" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:4 %br_ln253 = br i1 %exitcond, void %memset.loop.split, void %split.loopexit

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="363" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="64">
<![CDATA[
memset.loop.split:0 %empty_387 = trunc i64 %empty_385

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="364" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="64">
<![CDATA[
memset.loop.split:1 %empty_388 = trunc i64 %empty_385

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="365" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
memset.loop.split:2 %empty_389 = add i9 %tmp5, i9 %empty_387

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="366" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop.split:3 %empty_390 = add i3 %empty_384, i3 %empty_388

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="367" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="3">
<![CDATA[
memset.loop.split:4 %p_cast34 = zext i3 %empty_390

]]></Node>
<StgValue><ssdm name="p_cast34"/></StgValue>
</operation>

<operation id="368" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memset.loop.split:5 %empty_391 = shl i8 1, i8 %p_cast34

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="369" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop.split:6 %tmp_418 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %empty_389, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="370" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="6">
<![CDATA[
memset.loop.split:7 %p_cast5_cast = zext i6 %tmp_418

]]></Node>
<StgValue><ssdm name="p_cast5_cast"/></StgValue>
</operation>

<operation id="371" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:8 %keccak_context_addr_69 = getelementptr i64 %keccak_context, i64 0, i64 %p_cast5_cast

]]></Node>
<StgValue><ssdm name="keccak_context_addr_69"/></StgValue>
</operation>

<operation id="372" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
memset.loop.split:9 %store_ln253 = store void @_ssdm_op_Write.bram.p0i64, i6 %keccak_context_addr_69, i64 0, i8 %empty_391

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="373" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:10 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="374" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="6">
<![CDATA[
split.loopexit:0 %keccak_context_load_22 = load i6 %keccak_context_addr_62

]]></Node>
<StgValue><ssdm name="keccak_context_load_22"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="375" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="6">
<![CDATA[
split.loopexit:0 %keccak_context_load_22 = load i6 %keccak_context_addr_62

]]></Node>
<StgValue><ssdm name="keccak_context_load_22"/></StgValue>
</operation>

<operation id="376" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="64">
<![CDATA[
split.loopexit:1 %trunc_ln254 = trunc i64 %keccak_context_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln254"/></StgValue>
</operation>

<operation id="377" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="3" op_0_bw="64">
<![CDATA[
split.loopexit:2 %trunc_ln254_2 = trunc i64 %keccak_context_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln254_2"/></StgValue>
</operation>

<operation id="378" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
split.loopexit:3 %add_ln254 = add i9 %trunc_ln254, i9 200

]]></Node>
<StgValue><ssdm name="add_ln254"/></StgValue>
</operation>

<operation id="379" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
split.loopexit:4 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln254, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="380" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="6">
<![CDATA[
split.loopexit:5 %zext_ln254 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="381" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.loopexit:6 %keccak_context_addr_68 = getelementptr i64 %keccak_context, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="keccak_context_addr_68"/></StgValue>
</operation>

<operation id="382" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="6">
<![CDATA[
split.loopexit:7 %keccak_context_load_23 = load i6 %keccak_context_addr_68

]]></Node>
<StgValue><ssdm name="keccak_context_load_23"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="383" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="6">
<![CDATA[
split.loopexit:7 %keccak_context_load_23 = load i6 %keccak_context_addr_68

]]></Node>
<StgValue><ssdm name="keccak_context_load_23"/></StgValue>
</operation>

<operation id="384" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
split.loopexit:8 %shl_ln45 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln254_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln45"/></StgValue>
</operation>

<operation id="385" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="6">
<![CDATA[
split.loopexit:9 %zext_ln254_4 = zext i6 %shl_ln45

]]></Node>
<StgValue><ssdm name="zext_ln254_4"/></StgValue>
</operation>

<operation id="386" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
split.loopexit:10 %lshr_ln254 = lshr i64 %keccak_context_load_23, i64 %zext_ln254_4

]]></Node>
<StgValue><ssdm name="lshr_ln254"/></StgValue>
</operation>

<operation id="387" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="64">
<![CDATA[
split.loopexit:11 %trunc_ln254_3 = trunc i64 %lshr_ln254

]]></Node>
<StgValue><ssdm name="trunc_ln254_3"/></StgValue>
</operation>

<operation id="388" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.loopexit:12 %or_ln254 = or i8 %trunc_ln254_3, i8 1

]]></Node>
<StgValue><ssdm name="or_ln254"/></StgValue>
</operation>

<operation id="389" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="8">
<![CDATA[
split.loopexit:13 %zext_ln254_2 = zext i8 %or_ln254

]]></Node>
<StgValue><ssdm name="zext_ln254_2"/></StgValue>
</operation>

<operation id="390" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="3">
<![CDATA[
split.loopexit:14 %zext_ln254_3 = zext i3 %trunc_ln254_2

]]></Node>
<StgValue><ssdm name="zext_ln254_3"/></StgValue>
</operation>

<operation id="391" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.loopexit:15 %shl_ln254 = shl i8 1, i8 %zext_ln254_3

]]></Node>
<StgValue><ssdm name="shl_ln254"/></StgValue>
</operation>

<operation id="392" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
split.loopexit:16 %shl_ln254_1 = shl i64 %zext_ln254_2, i64 %zext_ln254_4

]]></Node>
<StgValue><ssdm name="shl_ln254_1"/></StgValue>
</operation>

<operation id="393" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
split.loopexit:17 %store_ln254 = store void @_ssdm_op_Write.bram.p0i64, i6 %keccak_context_addr_68, i64 %shl_ln254_1, i8 %shl_ln254

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="394" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
split.loopexit:18 %keccak_context_load_24 = load i6 %keccak_context_addr_54

]]></Node>
<StgValue><ssdm name="keccak_context_load_24"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="395" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
split.loopexit:18 %keccak_context_load_24 = load i6 %keccak_context_addr_54

]]></Node>
<StgValue><ssdm name="keccak_context_load_24"/></StgValue>
</operation>

<operation id="396" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
split.loopexit:19 %trunc_ln36 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %keccak_context_load_24, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="397" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.loopexit:20 %or_ln255 = or i8 %trunc_ln36, i8 128

]]></Node>
<StgValue><ssdm name="or_ln255"/></StgValue>
</operation>

<operation id="398" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
split.loopexit:21 %shl_ln46 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %or_ln255, i56 0

]]></Node>
<StgValue><ssdm name="shl_ln46"/></StgValue>
</operation>

<operation id="399" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
split.loopexit:22 %store_ln255 = store void @_ssdm_op_Write.bram.p0i64, i6 %keccak_context_addr_54, i64 %shl_ln46, i8 128

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="400" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
split.loopexit:23 %br_ln162 = br void

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="401" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %i_137 = phi i5 %add_ln162_2, void %.split, i5 0, void %split.loopexit

]]></Node>
<StgValue><ssdm name="i_137"/></StgValue>
</operation>

<operation id="402" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln162_2 = add i5 %i_137, i5 1

]]></Node>
<StgValue><ssdm name="add_ln162_2"/></StgValue>
</operation>

<operation id="403" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="404" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln162_2 = icmp_eq  i5 %i_137, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln162_2"/></StgValue>
</operation>

<operation id="405" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_392 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="406" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln162 = br i1 %icmp_ln162_2, void %.split, void %keccak_final.exit

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="407" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="5">
<![CDATA[
.split:0 %i_202_cast40 = zext i5 %i_137

]]></Node>
<StgValue><ssdm name="i_202_cast40"/></StgValue>
</operation>

<operation id="408" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split:2 %shl_ln163_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i_137, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln163_3"/></StgValue>
</operation>

<operation id="409" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="8">
<![CDATA[
.split:3 %zext_ln163_6 = zext i8 %shl_ln163_3

]]></Node>
<StgValue><ssdm name="zext_ln163_6"/></StgValue>
</operation>

<operation id="410" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:4 %add_ln163_2 = add i9 %zext_ln163_6, i9 200

]]></Node>
<StgValue><ssdm name="add_ln163_2"/></StgValue>
</operation>

<operation id="411" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:5 %lshr_ln163_3 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln163_2, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln163_3"/></StgValue>
</operation>

<operation id="412" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="6">
<![CDATA[
.split:6 %zext_ln163_2 = zext i6 %lshr_ln163_3

]]></Node>
<StgValue><ssdm name="zext_ln163_2"/></StgValue>
</operation>

<operation id="413" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %keccak_context_addr_70 = getelementptr i64 %keccak_context, i64 0, i64 %zext_ln163_2

]]></Node>
<StgValue><ssdm name="keccak_context_addr_70"/></StgValue>
</operation>

<operation id="414" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="6">
<![CDATA[
.split:8 %keccak_context_load_29 = load i6 %keccak_context_addr_70

]]></Node>
<StgValue><ssdm name="keccak_context_load_29"/></StgValue>
</operation>

<operation id="415" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %keccak_context_addr_71 = getelementptr i64 %keccak_context, i64 0, i64 %i_202_cast40

]]></Node>
<StgValue><ssdm name="keccak_context_addr_71"/></StgValue>
</operation>

<operation id="416" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="6">
<![CDATA[
.split:10 %keccak_context_load_30 = load i6 %keccak_context_addr_71

]]></Node>
<StgValue><ssdm name="keccak_context_load_30"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="417" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="418" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="6">
<![CDATA[
.split:8 %keccak_context_load_29 = load i6 %keccak_context_addr_70

]]></Node>
<StgValue><ssdm name="keccak_context_load_29"/></StgValue>
</operation>

<operation id="419" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="6">
<![CDATA[
.split:10 %keccak_context_load_30 = load i6 %keccak_context_addr_71

]]></Node>
<StgValue><ssdm name="keccak_context_load_30"/></StgValue>
</operation>

<operation id="420" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:11 %xor_ln163_2 = xor i64 %keccak_context_load_30, i64 %keccak_context_load_29

]]></Node>
<StgValue><ssdm name="xor_ln163_2"/></StgValue>
</operation>

<operation id="421" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
.split:12 %store_ln163 = store void @_ssdm_op_Write.bram.i64, i6 %keccak_context_addr_71, i64 %xor_ln163_2, i8 255

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="422" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
.split:13 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="423" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="7">
<![CDATA[
keccak_final.exit:0 %call_ln167 = call void @sha3_permutation.1, i64 %keccak_context, i7 %constants

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="424" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="7">
<![CDATA[
keccak_final.exit:0 %call_ln167 = call void @sha3_permutation.1, i64 %keccak_context, i7 %constants

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="425" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
keccak_final.exit:1 %keccak_context_load_25 = load i6 %keccak_context_addr

]]></Node>
<StgValue><ssdm name="keccak_context_load_25"/></StgValue>
</operation>

<operation id="426" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
keccak_final.exit:2 %keccak_context_load_26 = load i6 %keccak_context_addr_14

]]></Node>
<StgValue><ssdm name="keccak_context_load_26"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="427" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
keccak_final.exit:1 %keccak_context_load_25 = load i6 %keccak_context_addr

]]></Node>
<StgValue><ssdm name="keccak_context_load_25"/></StgValue>
</operation>

<operation id="428" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
keccak_final.exit:2 %keccak_context_load_26 = load i6 %keccak_context_addr_14

]]></Node>
<StgValue><ssdm name="keccak_context_load_26"/></StgValue>
</operation>

<operation id="429" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
keccak_final.exit:3 %keccak_context_load_27 = load i6 %keccak_context_addr_15

]]></Node>
<StgValue><ssdm name="keccak_context_load_27"/></StgValue>
</operation>

<operation id="430" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
keccak_final.exit:4 %keccak_context_load_28 = load i6 %keccak_context_addr_16

]]></Node>
<StgValue><ssdm name="keccak_context_load_28"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="431" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
keccak_final.exit:3 %keccak_context_load_27 = load i6 %keccak_context_addr_15

]]></Node>
<StgValue><ssdm name="keccak_context_load_27"/></StgValue>
</operation>

<operation id="432" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
keccak_final.exit:4 %keccak_context_load_28 = load i6 %keccak_context_addr_16

]]></Node>
<StgValue><ssdm name="keccak_context_load_28"/></StgValue>
</operation>

<operation id="433" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
keccak_final.exit:5 %output_write_assign = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %keccak_context_load_28, i64 %keccak_context_load_27, i64 %keccak_context_load_26, i64 %keccak_context_load_25

]]></Node>
<StgValue><ssdm name="output_write_assign"/></StgValue>
</operation>

<operation id="434" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="256">
<![CDATA[
keccak_final.exit:6 %ret_ln274 = ret i256 %output_write_assign

]]></Node>
<StgValue><ssdm name="ret_ln274"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
