Search.setIndex({"alltitles": {"Attributes": [[0, "attributes"], [0, "id1"], [2, "attributes"], [3, "attributes"], [5, "attributes"], [10, "attributes"], [11, "attributes"], [11, "id1"]], "Contents:": [[6, null]], "Notes": [[5, "notes"], [9, "notes"], [9, "id3"], [10, "notes"], [11, "notes"], [11, "id3"]], "Parameters": [[2, "parameters"], [3, "parameters"], [3, "id1"], [4, "parameters"], [4, "id1"], [4, "id4"], [9, "parameters"], [9, "id1"], [9, "id4"]], "Raises": [[4, "raises"], [4, "id3"], [4, "id6"], [9, "raises"]], "Returns": [[0, "returns"], [0, "id2"], [2, "returns"], [2, "id1"], [3, "returns"], [3, "id2"], [3, "id3"], [3, "id4"], [4, "returns"], [4, "id2"], [4, "id5"], [5, "returns"], [9, "returns"], [9, "id2"], [9, "id5"], [10, "returns"], [11, "returns"], [11, "id2"]], "VHDL generation model documentation": [[6, null]], "a_signal module": [[0, null]], "colors module": [[1, null]], "component module": [[2, null]], "exception module": [[3, null]], "functions module": [[4, null]], "generic module": [[5, null]], "main module": [[7, null]], "model": [[8, null]], "my_parser module": [[9, null]], "port module": [[10, null]], "process module": [[11, null]]}, "docnames": ["a_signal", "colors", "component", "exception", "functions", "generic", "index", "main", "modules", "my_parser", "port", "process"], "envversion": {"sphinx": 62, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2, "sphinx.ext.viewcode": 1}, "filenames": ["a_signal.rst", "colors.rst", "component.rst", "exception.rst", "functions.rst", "generic.rst", "index.rst", "main.rst", "modules.rst", "my_parser.rst", "port.rst", "process.rst"], "indexentries": {"a_signal": [[0, "module-a_signal", false]], "add_exception() (exception.my_exception class method)": [[3, "exception.My_Exception.add_exception", false]], "add_warning() (exception.my_exception class method)": [[3, "exception.My_Exception.add_warning", false]], "clock (class in a_signal)": [[0, "a_signal.Clock", false]], "clock_process (class in process)": [[11, "process.Clock_Process", false]], "component": [[2, "module-component", false]], "component (class in component)": [[2, "component.Component", false]], "component_code() (component.component method)": [[2, "component.Component.component_code", false]], "component_instance() (component.component method)": [[2, "component.Component.component_instance", false]], "copy() (a_signal.signal method)": [[0, "a_signal.Signal.copy", false]], "direction (a_signal.clock attribute)": [[0, "a_signal.Clock.direction", false]], "display_exceptions() (exception.my_exception class method)": [[3, "exception.My_Exception.display_exceptions", false]], "display_warnings() (exception.my_exception class method)": [[3, "exception.My_Exception.display_warnings", false]], "exception": [[3, "module-exception", false]], "exceptions_list (exception.my_exception attribute)": [[3, "exception.My_Exception.exceptions_list", false]], "extract_components() (in module my_parser)": [[9, "my_parser.extract_components", false]], "find_signal() (in module functions)": [[4, "functions.find_signal", false]], "functions": [[4, "module-functions", false]], "generic": [[5, "module-generic", false]], "generic (class in generic)": [[5, "generic.Generic", false]], "generic (component.component attribute)": [[2, "component.Component.generic", false]], "generic_signals_list() (in module functions)": [[4, "functions.generic_signals_list", false]], "generic_to_vhdl() (generic.generic method)": [[5, "generic.Generic.generic_to_vhdl", false]], "main": [[7, "module-main", false]], "main() (in module main)": [[7, "main.main", false]], "module": [[0, "module-a_signal", false], [2, "module-component", false], [3, "module-exception", false], [4, "module-functions", false], [5, "module-generic", false], [7, "module-main", false], [9, "module-my_parser", false], [10, "module-port", false], [11, "module-process", false]], "my_exception (class in exception)": [[3, "exception.My_Exception", false]], "my_parser": [[9, "module-my_parser", false]], "name (component.component attribute)": [[2, "component.Component.name", false]], "nb_bits (a_signal.signal attribute)": [[0, "a_signal.Signal.nb_bits", false]], "parser() (in module my_parser)": [[9, "my_parser.parser", false]], "port": [[10, "module-port", false]], "port (class in port)": [[10, "port.Port", false]], "port_direction() (in module my_parser)": [[9, "my_parser.port_direction", false]], "port_signals_list() (in module functions)": [[4, "functions.port_signals_list", false]], "port_to_vhdl() (port.port method)": [[10, "port.Port.port_to_vhdl", false]], "ports (component.component attribute)": [[2, "component.Component.ports", false]], "possible_types (a_signal.signal attribute)": [[0, "a_signal.Signal.possible_types", false]], "process": [[11, "module-process", false]], "process (class in process)": [[11, "process.Process", false]], "process_list (component.component attribute)": [[2, "component.Component.process_list", false]], "process_to_vhdl() (process.clock_process method)": [[11, "process.Clock_Process.process_to_vhdl", false]], "process_to_vhdl() (process.process method)": [[11, "process.Process.process_to_vhdl", false]], "signal (class in a_signal)": [[0, "a_signal.Signal", false]], "signal_to_vhdl() (a_signal.signal method)": [[0, "a_signal.Signal.signal_to_vhdl", false]], "signals_list (component.component attribute)": [[2, "component.Component.signals_list", false]], "type (a_signal.clock attribute)": [[0, "a_signal.Clock.type", false]], "warnings_list (exception.my_exception attribute)": [[3, "exception.My_Exception.warnings_list", false]]}, "objects": {"": [[0, 0, 0, "-", "a_signal"], [1, 0, 0, "-", "colors"], [2, 0, 0, "-", "component"], [3, 0, 0, "-", "exception"], [4, 0, 0, "-", "functions"], [5, 0, 0, "-", "generic"], [7, 0, 0, "-", "main"], [9, 0, 0, "-", "my_parser"], [10, 0, 0, "-", "port"], [11, 0, 0, "-", "process"]], "a_signal": [[0, 1, 1, "", "Clock"], [0, 1, 1, "", "Signal"]], "a_signal.Clock": [[0, 2, 1, "", "direction"], [0, 2, 1, "", "type"]], "a_signal.Signal": [[0, 3, 1, "", "copy"], [0, 2, 1, "", "nb_bits"], [0, 2, 1, "", "possible_types"], [0, 3, 1, "", "signal_to_vhdl"]], "colors": [[1, 1, 1, "", "colors"]], "colors.colors": [[1, 2, 1, "", "BLUE"], [1, 2, 1, "", "END"], [1, 2, 1, "", "GREEN"], [1, 2, 1, "", "RED"], [1, 2, 1, "", "YELLOW"]], "component": [[2, 1, 1, "", "Component"]], "component.Component": [[2, 3, 1, "", "component_code"], [2, 3, 1, "", "component_instance"], [2, 2, 1, "", "generic"], [2, 2, 1, "", "name"], [2, 2, 1, "", "ports"], [2, 2, 1, "", "process_list"], [2, 2, 1, "", "signals_list"]], "exception": [[3, 1, 1, "", "My_Exception"]], "exception.My_Exception": [[3, 3, 1, "", "add_exception"], [3, 3, 1, "", "add_warning"], [3, 3, 1, "", "display_exceptions"], [3, 3, 1, "", "display_warnings"], [3, 2, 1, "", "exceptions_list"], [3, 2, 1, "", "warnings_list"]], "functions": [[4, 4, 1, "", "find_signal"], [4, 4, 1, "", "generic_signals_list"], [4, 4, 1, "", "port_signals_list"]], "generic": [[5, 1, 1, "", "Generic"]], "generic.Generic": [[5, 3, 1, "", "generic_to_vhdl"]], "main": [[7, 4, 1, "", "main"]], "my_parser": [[9, 4, 1, "", "extract_components"], [9, 4, 1, "", "parser"], [9, 4, 1, "", "port_direction"]], "port": [[10, 1, 1, "", "Port"]], "port.Port": [[10, 3, 1, "", "port_to_vhdl"]], "process": [[11, 1, 1, "", "Clock_Process"], [11, 1, 1, "", "Process"]], "process.Clock_Process": [[11, 3, 1, "", "process_to_vhdl"]], "process.Process": [[11, 3, 1, "", "process_to_vhdl"]]}, "objnames": {"0": ["py", "module", "Python module"], "1": ["py", "class", "Python class"], "2": ["py", "attribute", "Python attribute"], "3": ["py", "method", "Python method"], "4": ["py", "function", "Python function"]}, "objtypes": {"0": "py:module", "1": "py:class", "2": "py:attribute", "3": "py:method", "4": "py:function"}, "terms": {"": [0, 2, 5], "0m": 1, "91m": 1, "92m": 1, "93m": 1, "94m": 1, "A": [0, 2, 3, 4, 5, 9, 10, 11], "If": [2, 4, 9, 10], "The": [0, 2, 3, 4, 5, 9, 10, 11], "a_sign": [6, 8], "add": [3, 6, 9, 11], "add_except": [3, 8], "add_warn": [3, 8], "all": [2, 3, 4, 9], "alwai": 0, "an": [2, 3, 9], "ani": 11, "append": [5, 10], "appropri": 3, "ar": [5, 11], "arg": [], "assign": 4, "associ": 2, "attribut": [], "avoid": [5, 10], "base": [0, 1, 2, 3, 4, 5, 10, 11], "begin": [5, 10, 11], "bit": 4, "blue": [1, 8], "both": 4, "can": [0, 1], "captur": 9, "case": 9, "check": 11, "class": [0, 1, 2, 3, 5, 10, 11], "classmethod": 3, "clearer": 1, "clock": [0, 8, 11], "clock_process": [8, 11], "close": [5, 10, 11], "code": [0, 2, 3, 5, 10, 11], "color": [3, 6, 8], "comma": [5, 10], "comment": [9, 11], "compon": [4, 5, 6, 8, 9, 10], "component_cod": [2, 8], "component_inst": [2, 8], "component_par": 2, "component_signals_list": 11, "connect": 2, "constant": [0, 2], "construct": 9, "contain": [2, 5, 9, 10, 11], "convert": 9, "copi": [0, 5, 8, 10], "correspond": 9, "creat": [0, 5, 9, 10], "current": 10, "data": 9, "declar": [2, 5, 10, 11], "default": 2, "defin": 2, "detail": 6, "detect": 9, "determin": [2, 11], "differ": [1, 9], "digit": 0, "direct": [0, 5, 8, 9], "displai": [1, 3], "display_except": [3, 8], "display_warn": [3, 8], "do": 4, "dure": 9, "e": [0, 3], "each": [2, 4, 5, 9, 10], "empti": 9, "end": [1, 8], "ensur": 5, "error": 9, "except": [1, 6, 8, 9], "exceptions_list": [3, 8], "express": 9, "extract": 9, "extract_compon": [8, 9], "file": 9, "file_nam": 9, "final": [5, 10, 11], "find": [4, 9], "find_sign": [4, 8], "folder": [7, 9], "follow": [5, 9, 10, 11], "format": 5, "found": 4, "from": 9, "function": [6, 8, 9], "g": 0, "gener": [0, 2, 4, 8, 9, 10, 11], "generic_signals_list": [4, 8], "generic_to_vhdl": [5, 8], "given": 4, "glob": 9, "green": [1, 8], "ha": 4, "handl": [3, 5], "hardwar": 2, "i": [2, 4, 9, 10], "ignor": 9, "includ": [4, 5, 11], "indic": 11, "inherit": 2, "initi": [5, 9, 10, 11], "inout": 9, "input": [4, 9], "instanc": 2, "instance_nam": 2, "instanti": 2, "int": [0, 4], "integ": 0, "iter": [5, 9, 10], "its": 10, "kei": [0, 5, 10], "keyword": 5, "label": 11, "label_nam": 11, "last": 10, "later": 9, "length": 4, "line": [0, 9], "list": [0, 2, 3, 4, 5, 9, 10, 11], "m": 0, "main": [6, 8], "make": 1, "match": 4, "messag": [1, 9], "method": [5, 10, 11], "modifi": [5, 10], "modul": [6, 8], "multipl": 5, "my_except": [3, 8], "my_pars": [6, 8], "n": 0, "name": [0, 2, 4, 5, 8, 9, 11], "nb_bit": [0, 8], "need": [5, 10], "new": 0, "none": [0, 2, 3, 4, 5, 9, 10, 11], "number": 4, "number_of_input": 4, "number_of_output": 4, "o": 9, "object": [0, 1, 2, 3, 4, 5, 9, 10, 11], "occur": 9, "onc": 4, "option": 2, "origin": [5, 10], "otherwis": 10, "out": [0, 9], "output": [4, 9], "parent": 2, "pars": 9, "parser": [8, 9], "part": [2, 4, 5, 9, 10], "path": 9, "perform": [5, 9, 10, 11], "period": [0, 11], "port": [2, 4, 6, 8, 9], "port_direct": [8, 9], "port_signals_list": [4, 8], "port_to_vhdl": [8, 10], "possible_typ": [0, 8], "print": 9, "process": [2, 6, 8], "process_list": [2, 8], "process_to_vhdl": [8, 11], "proper": 5, "provid": [4, 11], "rais": [], "read": 9, "red": [1, 8], "regular": 9, "repres": [0, 2, 5, 9, 10, 11], "represent": [5, 10], "restructuredtext": 6, "result": 1, "return": [], "same": [0, 4], "search": 4, "see": 6, "sensibl": 11, "sensit": 11, "seq": 11, "set": [2, 5, 10], "share": 4, "should": 4, "signal": [0, 2, 4, 5, 8, 9, 10, 11], "signal_nam": 4, "signal_to_vhdl": [0, 8], "signals_list": [2, 4, 5, 8, 10], "signals_name_list": 2, "simpl": 11, "simul": [0, 11], "size": 4, "sourc": [0, 1, 2, 3, 4, 5, 7, 9, 10, 11], "specifi": [4, 9], "start": [5, 9], "statement": 11, "static": 3, "std_logic": 0, "std_logic_vector": 0, "step": [5, 9, 10, 11], "store": [3, 9], "str": [0, 2, 4, 5, 7, 9, 10, 11], "string": [0, 5, 10, 11], "successfulli": 9, "syntax": 6, "taberror": 4, "thei": 5, "thi": [1, 2], "through": [5, 9, 10], "time": 0, "toggl": 11, "total": 4, "trail": 10, "type": [0, 4, 5, 8], "type_or_number_of_bit": 0, "types_or_number_of_bit": 4, "u": 0, "unit": [0, 11], "us": [0, 1, 2, 4, 6, 9], "valu": [0, 4], "valueerror": 4, "variabl": [0, 9, 11], "variable_list": 11, "variables_list": 11, "verilog": 9, "vhdl": [0, 2, 4, 5, 9, 10, 11], "vhdl_code": 11, "w": 3, "wait": 11, "warn": [1, 3], "warnings_list": [3, 8], "within": [2, 11], "without": 10, "x1b": 1, "yellow": [1, 8], "your": 6}, "titles": ["a_signal module", "colors module", "component module", "exception module", "functions module", "generic module", "VHDL generation model documentation", "main module", "model", "my_parser module", "port module", "process module"], "titleterms": {"a_sign": 0, "attribut": [0, 2, 3, 5, 10, 11], "color": 1, "compon": 2, "content": 6, "document": 6, "except": 3, "function": 4, "gener": [5, 6], "main": 7, "model": [6, 8], "modul": [0, 1, 2, 3, 4, 5, 7, 9, 10, 11], "my_pars": 9, "note": [5, 9, 10, 11], "paramet": [2, 3, 4, 9], "port": 10, "process": 11, "rais": [4, 9], "return": [0, 2, 3, 4, 5, 9, 10, 11], "vhdl": 6}})