// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module concat_requant_ap_uint_256_ap_int_8_ap_int_8_32u_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        input_stream_dout,
        input_stream_num_data_valid,
        input_stream_fifo_cap,
        input_stream_empty_n,
        input_stream_read,
        ROWS_dout,
        ROWS_num_data_valid,
        ROWS_fifo_cap,
        ROWS_empty_n,
        ROWS_read,
        COLS_dout,
        COLS_num_data_valid,
        COLS_fifo_cap,
        COLS_empty_n,
        COLS_read,
        output_stream_din,
        output_stream_num_data_valid,
        output_stream_fifo_cap,
        output_stream_full_n,
        output_stream_write,
        ROWS_c_din,
        ROWS_c_num_data_valid,
        ROWS_c_fifo_cap,
        ROWS_c_full_n,
        ROWS_c_write,
        COLS_c_din,
        COLS_c_num_data_valid,
        COLS_c_fifo_cap,
        COLS_c_full_n,
        COLS_c_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] input_stream_dout;
input  [6:0] input_stream_num_data_valid;
input  [6:0] input_stream_fifo_cap;
input   input_stream_empty_n;
output   input_stream_read;
input  [31:0] ROWS_dout;
input  [1:0] ROWS_num_data_valid;
input  [1:0] ROWS_fifo_cap;
input   ROWS_empty_n;
output   ROWS_read;
input  [31:0] COLS_dout;
input  [1:0] COLS_num_data_valid;
input  [1:0] COLS_fifo_cap;
input   COLS_empty_n;
output   COLS_read;
output  [255:0] output_stream_din;
input  [6:0] output_stream_num_data_valid;
input  [6:0] output_stream_fifo_cap;
input   output_stream_full_n;
output   output_stream_write;
output  [31:0] ROWS_c_din;
input  [1:0] ROWS_c_num_data_valid;
input  [1:0] ROWS_c_fifo_cap;
input   ROWS_c_full_n;
output   ROWS_c_write;
output  [31:0] COLS_c_din;
input  [1:0] COLS_c_num_data_valid;
input  [1:0] COLS_c_fifo_cap;
input   COLS_c_full_n;
output   COLS_c_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_stream_read;
reg ROWS_read;
reg COLS_read;
reg[255:0] output_stream_din;
reg output_stream_write;
reg ROWS_c_write;
reg COLS_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    input_stream_blk_n;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state5;
reg   [0:0] icmp_ln44_reg_5017;
wire   [0:0] icmp_ln68_fu_2810_p2;
reg    ROWS_blk_n;
reg    COLS_blk_n;
reg    output_stream_blk_n;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state6;
reg    ROWS_c_blk_n;
reg    COLS_c_blk_n;
wire   [26:0] trunc_ln_fu_577_p4;
reg   [26:0] trunc_ln_reg_5011;
wire   [0:0] icmp_ln44_fu_587_p2;
reg   [8:0] temp_32_reg_5038;
wire   [0:0] icmp_ln59_fu_662_p2;
reg   [0:0] icmp_ln59_reg_5043;
reg   [8:0] temp_35_reg_5048;
wire   [0:0] icmp_ln59_1_fu_704_p2;
reg   [0:0] icmp_ln59_1_reg_5053;
reg   [8:0] temp_38_reg_5058;
wire   [0:0] icmp_ln59_2_fu_746_p2;
reg   [0:0] icmp_ln59_2_reg_5063;
reg   [8:0] temp_41_reg_5068;
wire   [0:0] icmp_ln59_3_fu_788_p2;
reg   [0:0] icmp_ln59_3_reg_5073;
reg   [8:0] temp_44_reg_5078;
wire   [0:0] icmp_ln59_4_fu_830_p2;
reg   [0:0] icmp_ln59_4_reg_5083;
reg   [8:0] temp_47_reg_5088;
wire   [0:0] icmp_ln59_5_fu_872_p2;
reg   [0:0] icmp_ln59_5_reg_5093;
reg   [8:0] temp_50_reg_5098;
wire   [0:0] icmp_ln59_6_fu_914_p2;
reg   [0:0] icmp_ln59_6_reg_5103;
reg   [8:0] temp_53_reg_5108;
wire   [0:0] icmp_ln59_7_fu_956_p2;
reg   [0:0] icmp_ln59_7_reg_5113;
reg   [8:0] temp_56_reg_5118;
wire   [0:0] icmp_ln59_8_fu_998_p2;
reg   [0:0] icmp_ln59_8_reg_5123;
reg   [8:0] temp_62_reg_5128;
wire   [0:0] icmp_ln59_9_fu_1040_p2;
reg   [0:0] icmp_ln59_9_reg_5133;
reg   [8:0] temp_68_reg_5138;
wire   [0:0] icmp_ln59_10_fu_1082_p2;
reg   [0:0] icmp_ln59_10_reg_5143;
reg   [8:0] temp_74_reg_5148;
wire   [0:0] icmp_ln59_11_fu_1124_p2;
reg   [0:0] icmp_ln59_11_reg_5153;
reg   [8:0] temp_80_reg_5158;
wire   [0:0] icmp_ln59_12_fu_1166_p2;
reg   [0:0] icmp_ln59_12_reg_5163;
reg   [8:0] temp_86_reg_5168;
wire   [0:0] icmp_ln59_13_fu_1208_p2;
reg   [0:0] icmp_ln59_13_reg_5173;
reg   [8:0] temp_92_reg_5178;
wire   [0:0] icmp_ln59_14_fu_1250_p2;
reg   [0:0] icmp_ln59_14_reg_5183;
reg   [8:0] temp_98_reg_5188;
wire   [0:0] icmp_ln59_15_fu_1292_p2;
reg   [0:0] icmp_ln59_15_reg_5193;
reg   [8:0] temp_104_reg_5198;
wire   [0:0] icmp_ln59_16_fu_1334_p2;
reg   [0:0] icmp_ln59_16_reg_5203;
reg   [8:0] temp_110_reg_5208;
wire   [0:0] icmp_ln59_17_fu_1376_p2;
reg   [0:0] icmp_ln59_17_reg_5213;
reg   [8:0] temp_114_reg_5218;
wire   [0:0] icmp_ln59_18_fu_1418_p2;
reg   [0:0] icmp_ln59_18_reg_5223;
reg   [8:0] temp_117_reg_5228;
wire   [0:0] icmp_ln59_19_fu_1460_p2;
reg   [0:0] icmp_ln59_19_reg_5233;
reg   [8:0] temp_120_reg_5238;
wire   [0:0] icmp_ln59_20_fu_1502_p2;
reg   [0:0] icmp_ln59_20_reg_5243;
reg   [8:0] temp_123_reg_5248;
wire   [0:0] icmp_ln59_21_fu_1544_p2;
reg   [0:0] icmp_ln59_21_reg_5253;
reg   [8:0] temp_126_reg_5258;
wire   [0:0] icmp_ln59_22_fu_1586_p2;
reg   [0:0] icmp_ln59_22_reg_5263;
reg   [8:0] temp_129_reg_5268;
wire   [0:0] icmp_ln59_23_fu_1628_p2;
reg   [0:0] icmp_ln59_23_reg_5273;
reg   [8:0] temp_132_reg_5278;
wire   [0:0] icmp_ln59_24_fu_1670_p2;
reg   [0:0] icmp_ln59_24_reg_5283;
reg   [8:0] temp_135_reg_5288;
wire   [0:0] icmp_ln59_25_fu_1712_p2;
reg   [0:0] icmp_ln59_25_reg_5293;
reg   [8:0] temp_138_reg_5298;
wire   [0:0] icmp_ln59_26_fu_1754_p2;
reg   [0:0] icmp_ln59_26_reg_5303;
reg   [8:0] temp_141_reg_5308;
wire   [0:0] icmp_ln59_27_fu_1796_p2;
reg   [0:0] icmp_ln59_27_reg_5313;
reg   [8:0] temp_144_reg_5318;
wire   [0:0] icmp_ln59_28_fu_1838_p2;
reg   [0:0] icmp_ln59_28_reg_5323;
reg   [8:0] temp_147_reg_5328;
wire   [0:0] icmp_ln59_29_fu_1880_p2;
reg   [0:0] icmp_ln59_29_reg_5333;
reg   [8:0] temp_151_reg_5338;
wire   [0:0] icmp_ln59_30_fu_1922_p2;
reg   [0:0] icmp_ln59_30_reg_5343;
reg   [8:0] temp_154_reg_5348;
wire   [0:0] icmp_ln59_31_fu_1964_p2;
reg   [0:0] icmp_ln59_31_reg_5353;
reg   [8:0] temp_160_reg_5361;
reg   [1:0] tmp_32_reg_5366;
reg   [8:0] temp_163_reg_5371;
reg   [1:0] tmp_33_reg_5376;
reg   [8:0] temp_166_reg_5381;
reg   [1:0] tmp_34_reg_5386;
reg   [8:0] temp_169_reg_5391;
reg   [1:0] tmp_35_reg_5396;
reg   [8:0] temp_172_reg_5401;
reg   [1:0] tmp_36_reg_5406;
reg   [8:0] temp_175_reg_5411;
reg   [1:0] tmp_37_reg_5416;
reg   [8:0] temp_178_reg_5421;
reg   [1:0] tmp_38_reg_5426;
reg   [8:0] temp_181_reg_5431;
reg   [1:0] tmp_39_reg_5436;
reg   [8:0] temp_184_reg_5441;
reg   [1:0] tmp_40_reg_5446;
reg   [8:0] temp_187_reg_5451;
reg   [1:0] tmp_41_reg_5456;
reg   [8:0] temp_190_reg_5461;
reg   [1:0] tmp_42_reg_5466;
reg   [8:0] temp_193_reg_5471;
reg   [1:0] tmp_43_reg_5476;
reg   [8:0] temp_196_reg_5481;
reg   [1:0] tmp_44_reg_5486;
reg   [8:0] temp_199_reg_5491;
reg   [1:0] tmp_45_reg_5496;
reg   [8:0] temp_202_reg_5501;
reg   [1:0] tmp_46_reg_5506;
reg   [8:0] temp_205_reg_5511;
reg   [1:0] tmp_47_reg_5516;
reg   [8:0] temp_208_reg_5521;
reg   [1:0] tmp_48_reg_5526;
reg   [8:0] temp_211_reg_5531;
reg   [1:0] tmp_49_reg_5536;
reg   [8:0] temp_214_reg_5541;
reg   [1:0] tmp_50_reg_5546;
reg   [8:0] temp_217_reg_5551;
reg   [1:0] tmp_51_reg_5556;
reg   [8:0] temp_220_reg_5561;
reg   [1:0] tmp_52_reg_5566;
reg   [8:0] temp_223_reg_5571;
reg   [1:0] tmp_53_reg_5576;
reg   [8:0] temp_226_reg_5581;
reg   [1:0] tmp_54_reg_5586;
reg   [8:0] temp_229_reg_5591;
reg   [1:0] tmp_55_reg_5596;
reg   [8:0] temp_232_reg_5601;
reg   [1:0] tmp_56_reg_5606;
reg   [8:0] temp_235_reg_5611;
reg   [1:0] tmp_57_reg_5616;
reg   [8:0] temp_238_reg_5621;
reg   [1:0] tmp_58_reg_5626;
reg   [8:0] temp_241_reg_5631;
reg   [1:0] tmp_59_reg_5636;
reg   [8:0] temp_244_reg_5641;
reg   [1:0] tmp_60_reg_5646;
reg   [8:0] temp_247_reg_5651;
reg   [1:0] tmp_61_reg_5656;
reg   [8:0] temp_251_reg_5661;
reg   [1:0] tmp_62_reg_5666;
reg   [8:0] temp_254_reg_5671;
reg   [1:0] tmp_63_reg_5676;
reg   [26:0] i_fu_212;
wire   [26:0] add_ln44_fu_606_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln44_1_fu_601_p2;
reg    ap_block_state1;
reg   [26:0] i_1_fu_216;
wire   [26:0] add_ln68_fu_2815_p2;
reg    ap_predicate_op396_read_state5;
reg    ap_block_state5;
wire   [255:0] or_ln63_s_fu_2738_p33;
wire   [255:0] or_ln89_s_fu_4942_p33;
wire   [31:0] mul_fu_571_p2;
wire  signed [7:0] temp_fu_622_p1;
wire   [32:0] mul_ln47_fu_630_p1;
wire   [39:0] mul_ln47_fu_630_p2;
wire   [39:0] temp_1_fu_636_p2;
wire   [1:0] tmp_fu_652_p4;
wire  signed [7:0] grp_fu_281_p4;
wire   [32:0] mul_ln47_1_fu_672_p1;
wire   [39:0] mul_ln47_1_fu_672_p2;
wire   [39:0] temp_34_fu_678_p2;
wire   [1:0] tmp_1_fu_694_p4;
wire  signed [7:0] grp_fu_291_p4;
wire   [32:0] mul_ln47_2_fu_714_p1;
wire   [39:0] mul_ln47_2_fu_714_p2;
wire   [39:0] temp_37_fu_720_p2;
wire   [1:0] tmp_2_fu_736_p4;
wire  signed [7:0] grp_fu_301_p4;
wire   [32:0] mul_ln47_3_fu_756_p1;
wire   [39:0] mul_ln47_3_fu_756_p2;
wire   [39:0] temp_40_fu_762_p2;
wire   [1:0] tmp_3_fu_778_p4;
wire  signed [7:0] grp_fu_311_p4;
wire   [32:0] mul_ln47_4_fu_798_p1;
wire   [39:0] mul_ln47_4_fu_798_p2;
wire   [39:0] temp_43_fu_804_p2;
wire   [1:0] tmp_4_fu_820_p4;
wire  signed [7:0] grp_fu_321_p4;
wire   [32:0] mul_ln47_5_fu_840_p1;
wire   [39:0] mul_ln47_5_fu_840_p2;
wire   [39:0] temp_46_fu_846_p2;
wire   [1:0] tmp_5_fu_862_p4;
wire  signed [7:0] grp_fu_331_p4;
wire   [32:0] mul_ln47_6_fu_882_p1;
wire   [39:0] mul_ln47_6_fu_882_p2;
wire   [39:0] temp_49_fu_888_p2;
wire   [1:0] tmp_6_fu_904_p4;
wire  signed [7:0] grp_fu_341_p4;
wire   [32:0] mul_ln47_7_fu_924_p1;
wire   [39:0] mul_ln47_7_fu_924_p2;
wire   [39:0] temp_52_fu_930_p2;
wire   [1:0] tmp_7_fu_946_p4;
wire  signed [7:0] grp_fu_351_p4;
wire   [32:0] mul_ln47_8_fu_966_p1;
wire   [39:0] mul_ln47_8_fu_966_p2;
wire   [39:0] temp_55_fu_972_p2;
wire   [1:0] tmp_8_fu_988_p4;
wire  signed [7:0] grp_fu_361_p4;
wire   [32:0] mul_ln47_9_fu_1008_p1;
wire   [39:0] mul_ln47_9_fu_1008_p2;
wire   [39:0] temp_60_fu_1014_p2;
wire   [1:0] tmp_9_fu_1030_p4;
wire  signed [7:0] grp_fu_371_p4;
wire   [32:0] mul_ln47_10_fu_1050_p1;
wire   [39:0] mul_ln47_10_fu_1050_p2;
wire   [39:0] temp_66_fu_1056_p2;
wire   [1:0] tmp_10_fu_1072_p4;
wire  signed [7:0] grp_fu_381_p4;
wire   [32:0] mul_ln47_11_fu_1092_p1;
wire   [39:0] mul_ln47_11_fu_1092_p2;
wire   [39:0] temp_72_fu_1098_p2;
wire   [1:0] tmp_11_fu_1114_p4;
wire  signed [7:0] grp_fu_391_p4;
wire   [32:0] mul_ln47_12_fu_1134_p1;
wire   [39:0] mul_ln47_12_fu_1134_p2;
wire   [39:0] temp_78_fu_1140_p2;
wire   [1:0] tmp_12_fu_1156_p4;
wire  signed [7:0] grp_fu_401_p4;
wire   [32:0] mul_ln47_13_fu_1176_p1;
wire   [39:0] mul_ln47_13_fu_1176_p2;
wire   [39:0] temp_84_fu_1182_p2;
wire   [1:0] tmp_13_fu_1198_p4;
wire  signed [7:0] grp_fu_411_p4;
wire   [32:0] mul_ln47_14_fu_1218_p1;
wire   [39:0] mul_ln47_14_fu_1218_p2;
wire   [39:0] temp_90_fu_1224_p2;
wire   [1:0] tmp_14_fu_1240_p4;
wire  signed [7:0] grp_fu_421_p4;
wire   [32:0] mul_ln47_15_fu_1260_p1;
wire   [39:0] mul_ln47_15_fu_1260_p2;
wire   [39:0] temp_96_fu_1266_p2;
wire   [1:0] tmp_15_fu_1282_p4;
wire  signed [7:0] grp_fu_431_p4;
wire   [32:0] mul_ln47_16_fu_1302_p1;
wire   [39:0] mul_ln47_16_fu_1302_p2;
wire   [39:0] temp_102_fu_1308_p2;
wire   [1:0] tmp_16_fu_1324_p4;
wire  signed [7:0] grp_fu_441_p4;
wire   [32:0] mul_ln47_17_fu_1344_p1;
wire   [39:0] mul_ln47_17_fu_1344_p2;
wire   [39:0] temp_108_fu_1350_p2;
wire   [1:0] tmp_17_fu_1366_p4;
wire  signed [7:0] grp_fu_451_p4;
wire   [32:0] mul_ln47_18_fu_1386_p1;
wire   [39:0] mul_ln47_18_fu_1386_p2;
wire   [39:0] temp_113_fu_1392_p2;
wire   [1:0] tmp_18_fu_1408_p4;
wire  signed [7:0] grp_fu_461_p4;
wire   [32:0] mul_ln47_19_fu_1428_p1;
wire   [39:0] mul_ln47_19_fu_1428_p2;
wire   [39:0] temp_116_fu_1434_p2;
wire   [1:0] tmp_19_fu_1450_p4;
wire  signed [7:0] grp_fu_471_p4;
wire   [32:0] mul_ln47_20_fu_1470_p1;
wire   [39:0] mul_ln47_20_fu_1470_p2;
wire   [39:0] temp_119_fu_1476_p2;
wire   [1:0] tmp_20_fu_1492_p4;
wire  signed [7:0] grp_fu_481_p4;
wire   [32:0] mul_ln47_21_fu_1512_p1;
wire   [39:0] mul_ln47_21_fu_1512_p2;
wire   [39:0] temp_122_fu_1518_p2;
wire   [1:0] tmp_21_fu_1534_p4;
wire  signed [7:0] grp_fu_491_p4;
wire   [32:0] mul_ln47_22_fu_1554_p1;
wire   [39:0] mul_ln47_22_fu_1554_p2;
wire   [39:0] temp_125_fu_1560_p2;
wire   [1:0] tmp_22_fu_1576_p4;
wire  signed [7:0] grp_fu_501_p4;
wire   [32:0] mul_ln47_23_fu_1596_p1;
wire   [39:0] mul_ln47_23_fu_1596_p2;
wire   [39:0] temp_128_fu_1602_p2;
wire   [1:0] tmp_23_fu_1618_p4;
wire  signed [7:0] grp_fu_511_p4;
wire   [32:0] mul_ln47_24_fu_1638_p1;
wire   [39:0] mul_ln47_24_fu_1638_p2;
wire   [39:0] temp_131_fu_1644_p2;
wire   [1:0] tmp_24_fu_1660_p4;
wire  signed [7:0] grp_fu_521_p4;
wire   [32:0] mul_ln47_25_fu_1680_p1;
wire   [39:0] mul_ln47_25_fu_1680_p2;
wire   [39:0] temp_134_fu_1686_p2;
wire   [1:0] tmp_25_fu_1702_p4;
wire  signed [7:0] grp_fu_531_p4;
wire   [32:0] mul_ln47_26_fu_1722_p1;
wire   [39:0] mul_ln47_26_fu_1722_p2;
wire   [39:0] temp_137_fu_1728_p2;
wire   [1:0] tmp_26_fu_1744_p4;
wire  signed [7:0] grp_fu_541_p4;
wire   [32:0] mul_ln47_27_fu_1764_p1;
wire   [39:0] mul_ln47_27_fu_1764_p2;
wire   [39:0] temp_140_fu_1770_p2;
wire   [1:0] tmp_27_fu_1786_p4;
wire  signed [7:0] grp_fu_551_p4;
wire   [32:0] mul_ln47_28_fu_1806_p1;
wire   [39:0] mul_ln47_28_fu_1806_p2;
wire   [39:0] temp_143_fu_1812_p2;
wire   [1:0] tmp_28_fu_1828_p4;
wire  signed [7:0] grp_fu_561_p4;
wire   [32:0] mul_ln47_29_fu_1848_p1;
wire   [39:0] mul_ln47_29_fu_1848_p2;
wire   [39:0] temp_146_fu_1854_p2;
wire   [1:0] tmp_29_fu_1870_p4;
wire  signed [7:0] grp_fu_261_p4;
wire   [32:0] mul_ln47_30_fu_1890_p1;
wire   [39:0] mul_ln47_30_fu_1890_p2;
wire   [39:0] temp_150_fu_1896_p2;
wire   [1:0] tmp_30_fu_1912_p4;
wire  signed [7:0] grp_fu_271_p4;
wire   [32:0] mul_ln47_31_fu_1932_p1;
wire   [39:0] mul_ln47_31_fu_1932_p2;
wire   [39:0] temp_153_fu_1938_p2;
wire   [1:0] tmp_31_fu_1954_p4;
wire   [8:0] temp_33_fu_1970_p3;
wire   [0:0] icmp_ln60_fu_1976_p2;
wire   [7:0] trunc_ln216_fu_1982_p1;
wire   [8:0] temp_36_fu_1994_p3;
wire   [0:0] icmp_ln60_1_fu_2000_p2;
wire   [7:0] trunc_ln216_1_fu_2006_p1;
wire   [8:0] temp_39_fu_2018_p3;
wire   [0:0] icmp_ln60_2_fu_2024_p2;
wire   [7:0] trunc_ln216_2_fu_2030_p1;
wire   [8:0] temp_42_fu_2042_p3;
wire   [0:0] icmp_ln60_3_fu_2048_p2;
wire   [7:0] trunc_ln216_3_fu_2054_p1;
wire   [8:0] temp_45_fu_2066_p3;
wire   [0:0] icmp_ln60_4_fu_2072_p2;
wire   [7:0] trunc_ln216_4_fu_2078_p1;
wire   [8:0] temp_48_fu_2090_p3;
wire   [0:0] icmp_ln60_5_fu_2096_p2;
wire   [7:0] trunc_ln216_5_fu_2102_p1;
wire   [8:0] temp_51_fu_2114_p3;
wire   [0:0] icmp_ln60_6_fu_2120_p2;
wire   [7:0] trunc_ln216_6_fu_2126_p1;
wire   [8:0] temp_54_fu_2138_p3;
wire   [0:0] icmp_ln60_7_fu_2144_p2;
wire   [7:0] trunc_ln216_7_fu_2150_p1;
wire   [8:0] temp_58_fu_2162_p3;
wire   [0:0] icmp_ln60_8_fu_2168_p2;
wire   [7:0] trunc_ln216_8_fu_2174_p1;
wire   [8:0] temp_64_fu_2186_p3;
wire   [0:0] icmp_ln60_9_fu_2192_p2;
wire   [7:0] trunc_ln216_9_fu_2198_p1;
wire   [8:0] temp_70_fu_2210_p3;
wire   [0:0] icmp_ln60_10_fu_2216_p2;
wire   [7:0] trunc_ln216_10_fu_2222_p1;
wire   [8:0] temp_76_fu_2234_p3;
wire   [0:0] icmp_ln60_11_fu_2240_p2;
wire   [7:0] trunc_ln216_11_fu_2246_p1;
wire   [8:0] temp_82_fu_2258_p3;
wire   [0:0] icmp_ln60_12_fu_2264_p2;
wire   [7:0] trunc_ln216_12_fu_2270_p1;
wire   [8:0] temp_88_fu_2282_p3;
wire   [0:0] icmp_ln60_13_fu_2288_p2;
wire   [7:0] trunc_ln216_13_fu_2294_p1;
wire   [8:0] temp_94_fu_2306_p3;
wire   [0:0] icmp_ln60_14_fu_2312_p2;
wire   [7:0] trunc_ln216_14_fu_2318_p1;
wire   [8:0] temp_100_fu_2330_p3;
wire   [0:0] icmp_ln60_15_fu_2336_p2;
wire   [7:0] trunc_ln216_15_fu_2342_p1;
wire   [8:0] temp_106_fu_2354_p3;
wire   [0:0] icmp_ln60_16_fu_2360_p2;
wire   [7:0] trunc_ln216_16_fu_2366_p1;
wire   [8:0] temp_112_fu_2378_p3;
wire   [0:0] icmp_ln60_17_fu_2384_p2;
wire   [7:0] trunc_ln216_17_fu_2390_p1;
wire   [8:0] temp_115_fu_2402_p3;
wire   [0:0] icmp_ln60_18_fu_2408_p2;
wire   [7:0] trunc_ln216_18_fu_2414_p1;
wire   [8:0] temp_118_fu_2426_p3;
wire   [0:0] icmp_ln60_19_fu_2432_p2;
wire   [7:0] trunc_ln216_19_fu_2438_p1;
wire   [8:0] temp_121_fu_2450_p3;
wire   [0:0] icmp_ln60_20_fu_2456_p2;
wire   [7:0] trunc_ln216_20_fu_2462_p1;
wire   [8:0] temp_124_fu_2474_p3;
wire   [0:0] icmp_ln60_21_fu_2480_p2;
wire   [7:0] trunc_ln216_21_fu_2486_p1;
wire   [8:0] temp_127_fu_2498_p3;
wire   [0:0] icmp_ln60_22_fu_2504_p2;
wire   [7:0] trunc_ln216_22_fu_2510_p1;
wire   [8:0] temp_130_fu_2522_p3;
wire   [0:0] icmp_ln60_23_fu_2528_p2;
wire   [7:0] trunc_ln216_23_fu_2534_p1;
wire   [8:0] temp_133_fu_2546_p3;
wire   [0:0] icmp_ln60_24_fu_2552_p2;
wire   [7:0] trunc_ln216_24_fu_2558_p1;
wire   [8:0] temp_136_fu_2570_p3;
wire   [0:0] icmp_ln60_25_fu_2576_p2;
wire   [7:0] trunc_ln216_25_fu_2582_p1;
wire   [8:0] temp_139_fu_2594_p3;
wire   [0:0] icmp_ln60_26_fu_2600_p2;
wire   [7:0] trunc_ln216_26_fu_2606_p1;
wire   [8:0] temp_142_fu_2618_p3;
wire   [0:0] icmp_ln60_27_fu_2624_p2;
wire   [7:0] trunc_ln216_27_fu_2630_p1;
wire   [8:0] temp_145_fu_2642_p3;
wire   [0:0] icmp_ln60_28_fu_2648_p2;
wire   [7:0] trunc_ln216_28_fu_2654_p1;
wire   [8:0] temp_148_fu_2666_p3;
wire   [0:0] icmp_ln60_29_fu_2672_p2;
wire   [7:0] trunc_ln216_29_fu_2678_p1;
wire   [8:0] temp_152_fu_2690_p3;
wire   [0:0] icmp_ln60_30_fu_2696_p2;
wire   [7:0] trunc_ln216_30_fu_2702_p1;
wire   [8:0] temp_155_fu_2714_p3;
wire   [0:0] icmp_ln60_31_fu_2720_p2;
wire   [7:0] trunc_ln216_31_fu_2726_p1;
wire   [7:0] select_ln216_31_fu_2730_p3;
wire   [7:0] select_ln216_30_fu_2706_p3;
wire   [7:0] select_ln216_29_fu_2682_p3;
wire   [7:0] select_ln216_28_fu_2658_p3;
wire   [7:0] select_ln216_27_fu_2634_p3;
wire   [7:0] select_ln216_26_fu_2610_p3;
wire   [7:0] select_ln216_25_fu_2586_p3;
wire   [7:0] select_ln216_24_fu_2562_p3;
wire   [7:0] select_ln216_23_fu_2538_p3;
wire   [7:0] select_ln216_22_fu_2514_p3;
wire   [7:0] select_ln216_21_fu_2490_p3;
wire   [7:0] select_ln216_20_fu_2466_p3;
wire   [7:0] select_ln216_19_fu_2442_p3;
wire   [7:0] select_ln216_18_fu_2418_p3;
wire   [7:0] select_ln216_17_fu_2394_p3;
wire   [7:0] select_ln216_16_fu_2370_p3;
wire   [7:0] select_ln216_15_fu_2346_p3;
wire   [7:0] select_ln216_14_fu_2322_p3;
wire   [7:0] select_ln216_13_fu_2298_p3;
wire   [7:0] select_ln216_12_fu_2274_p3;
wire   [7:0] select_ln216_11_fu_2250_p3;
wire   [7:0] select_ln216_10_fu_2226_p3;
wire   [7:0] select_ln216_9_fu_2202_p3;
wire   [7:0] select_ln216_8_fu_2178_p3;
wire   [7:0] select_ln216_7_fu_2154_p3;
wire   [7:0] select_ln216_6_fu_2130_p3;
wire   [7:0] select_ln216_5_fu_2106_p3;
wire   [7:0] select_ln216_4_fu_2082_p3;
wire   [7:0] select_ln216_3_fu_2058_p3;
wire   [7:0] select_ln216_2_fu_2034_p3;
wire   [7:0] select_ln216_1_fu_2010_p3;
wire   [7:0] select_ln216_fu_1986_p3;
wire  signed [7:0] temp_158_fu_2821_p1;
wire   [32:0] mul_ln71_fu_2829_p1;
wire   [39:0] mul_ln71_fu_2829_p2;
wire   [39:0] temp_159_fu_2835_p2;
wire   [32:0] mul_ln71_1_fu_2865_p1;
wire   [39:0] mul_ln71_1_fu_2865_p2;
wire   [39:0] temp_162_fu_2871_p2;
wire   [32:0] mul_ln71_2_fu_2901_p1;
wire   [39:0] mul_ln71_2_fu_2901_p2;
wire   [39:0] temp_165_fu_2907_p2;
wire   [32:0] mul_ln71_3_fu_2937_p1;
wire   [39:0] mul_ln71_3_fu_2937_p2;
wire   [39:0] temp_168_fu_2943_p2;
wire   [32:0] mul_ln71_4_fu_2973_p1;
wire   [39:0] mul_ln71_4_fu_2973_p2;
wire   [39:0] temp_171_fu_2979_p2;
wire   [32:0] mul_ln71_5_fu_3009_p1;
wire   [39:0] mul_ln71_5_fu_3009_p2;
wire   [39:0] temp_174_fu_3015_p2;
wire   [32:0] mul_ln71_6_fu_3045_p1;
wire   [39:0] mul_ln71_6_fu_3045_p2;
wire   [39:0] temp_177_fu_3051_p2;
wire   [32:0] mul_ln71_7_fu_3081_p1;
wire   [39:0] mul_ln71_7_fu_3081_p2;
wire   [39:0] temp_180_fu_3087_p2;
wire   [32:0] mul_ln71_8_fu_3117_p1;
wire   [39:0] mul_ln71_8_fu_3117_p2;
wire   [39:0] temp_183_fu_3123_p2;
wire   [32:0] mul_ln71_9_fu_3153_p1;
wire   [39:0] mul_ln71_9_fu_3153_p2;
wire   [39:0] temp_186_fu_3159_p2;
wire   [32:0] mul_ln71_10_fu_3189_p1;
wire   [39:0] mul_ln71_10_fu_3189_p2;
wire   [39:0] temp_189_fu_3195_p2;
wire   [32:0] mul_ln71_11_fu_3225_p1;
wire   [39:0] mul_ln71_11_fu_3225_p2;
wire   [39:0] temp_192_fu_3231_p2;
wire   [32:0] mul_ln71_12_fu_3261_p1;
wire   [39:0] mul_ln71_12_fu_3261_p2;
wire   [39:0] temp_195_fu_3267_p2;
wire   [32:0] mul_ln71_13_fu_3297_p1;
wire   [39:0] mul_ln71_13_fu_3297_p2;
wire   [39:0] temp_198_fu_3303_p2;
wire   [32:0] mul_ln71_14_fu_3333_p1;
wire   [39:0] mul_ln71_14_fu_3333_p2;
wire   [39:0] temp_201_fu_3339_p2;
wire   [32:0] mul_ln71_15_fu_3369_p1;
wire   [39:0] mul_ln71_15_fu_3369_p2;
wire   [39:0] temp_204_fu_3375_p2;
wire   [32:0] mul_ln71_16_fu_3405_p1;
wire   [39:0] mul_ln71_16_fu_3405_p2;
wire   [39:0] temp_207_fu_3411_p2;
wire   [32:0] mul_ln71_17_fu_3441_p1;
wire   [39:0] mul_ln71_17_fu_3441_p2;
wire   [39:0] temp_210_fu_3447_p2;
wire   [32:0] mul_ln71_18_fu_3477_p1;
wire   [39:0] mul_ln71_18_fu_3477_p2;
wire   [39:0] temp_213_fu_3483_p2;
wire   [32:0] mul_ln71_19_fu_3513_p1;
wire   [39:0] mul_ln71_19_fu_3513_p2;
wire   [39:0] temp_216_fu_3519_p2;
wire   [32:0] mul_ln71_20_fu_3549_p1;
wire   [39:0] mul_ln71_20_fu_3549_p2;
wire   [39:0] temp_219_fu_3555_p2;
wire   [32:0] mul_ln71_21_fu_3585_p1;
wire   [39:0] mul_ln71_21_fu_3585_p2;
wire   [39:0] temp_222_fu_3591_p2;
wire   [32:0] mul_ln71_22_fu_3621_p1;
wire   [39:0] mul_ln71_22_fu_3621_p2;
wire   [39:0] temp_225_fu_3627_p2;
wire   [32:0] mul_ln71_23_fu_3657_p1;
wire   [39:0] mul_ln71_23_fu_3657_p2;
wire   [39:0] temp_228_fu_3663_p2;
wire   [32:0] mul_ln71_24_fu_3693_p1;
wire   [39:0] mul_ln71_24_fu_3693_p2;
wire   [39:0] temp_231_fu_3699_p2;
wire   [32:0] mul_ln71_25_fu_3729_p1;
wire   [39:0] mul_ln71_25_fu_3729_p2;
wire   [39:0] temp_234_fu_3735_p2;
wire   [32:0] mul_ln71_26_fu_3765_p1;
wire   [39:0] mul_ln71_26_fu_3765_p2;
wire   [39:0] temp_237_fu_3771_p2;
wire   [32:0] mul_ln71_27_fu_3801_p1;
wire   [39:0] mul_ln71_27_fu_3801_p2;
wire   [39:0] temp_240_fu_3807_p2;
wire   [32:0] mul_ln71_28_fu_3837_p1;
wire   [39:0] mul_ln71_28_fu_3837_p2;
wire   [39:0] temp_243_fu_3843_p2;
wire   [32:0] mul_ln71_29_fu_3873_p1;
wire   [39:0] mul_ln71_29_fu_3873_p2;
wire   [39:0] temp_246_fu_3879_p2;
wire   [32:0] mul_ln71_30_fu_3909_p1;
wire   [39:0] mul_ln71_30_fu_3909_p2;
wire   [39:0] temp_250_fu_3915_p2;
wire   [32:0] mul_ln71_31_fu_3945_p1;
wire   [39:0] mul_ln71_31_fu_3945_p2;
wire   [39:0] temp_253_fu_3951_p2;
wire   [0:0] icmp_ln85_fu_3982_p2;
wire   [8:0] temp_161_fu_3987_p3;
wire   [0:0] icmp_ln86_fu_3994_p2;
wire   [7:0] trunc_ln216_32_fu_4000_p1;
wire   [0:0] icmp_ln85_1_fu_4012_p2;
wire   [8:0] temp_164_fu_4017_p3;
wire   [0:0] icmp_ln86_1_fu_4024_p2;
wire   [7:0] trunc_ln216_33_fu_4030_p1;
wire   [0:0] icmp_ln85_2_fu_4042_p2;
wire   [8:0] temp_167_fu_4047_p3;
wire   [0:0] icmp_ln86_2_fu_4054_p2;
wire   [7:0] trunc_ln216_34_fu_4060_p1;
wire   [0:0] icmp_ln85_3_fu_4072_p2;
wire   [8:0] temp_170_fu_4077_p3;
wire   [0:0] icmp_ln86_3_fu_4084_p2;
wire   [7:0] trunc_ln216_35_fu_4090_p1;
wire   [0:0] icmp_ln85_4_fu_4102_p2;
wire   [8:0] temp_173_fu_4107_p3;
wire   [0:0] icmp_ln86_4_fu_4114_p2;
wire   [7:0] trunc_ln216_36_fu_4120_p1;
wire   [0:0] icmp_ln85_5_fu_4132_p2;
wire   [8:0] temp_176_fu_4137_p3;
wire   [0:0] icmp_ln86_5_fu_4144_p2;
wire   [7:0] trunc_ln216_37_fu_4150_p1;
wire   [0:0] icmp_ln85_6_fu_4162_p2;
wire   [8:0] temp_179_fu_4167_p3;
wire   [0:0] icmp_ln86_6_fu_4174_p2;
wire   [7:0] trunc_ln216_38_fu_4180_p1;
wire   [0:0] icmp_ln85_7_fu_4192_p2;
wire   [8:0] temp_182_fu_4197_p3;
wire   [0:0] icmp_ln86_7_fu_4204_p2;
wire   [7:0] trunc_ln216_39_fu_4210_p1;
wire   [0:0] icmp_ln85_8_fu_4222_p2;
wire   [8:0] temp_185_fu_4227_p3;
wire   [0:0] icmp_ln86_8_fu_4234_p2;
wire   [7:0] trunc_ln216_40_fu_4240_p1;
wire   [0:0] icmp_ln85_9_fu_4252_p2;
wire   [8:0] temp_188_fu_4257_p3;
wire   [0:0] icmp_ln86_9_fu_4264_p2;
wire   [7:0] trunc_ln216_41_fu_4270_p1;
wire   [0:0] icmp_ln85_10_fu_4282_p2;
wire   [8:0] temp_191_fu_4287_p3;
wire   [0:0] icmp_ln86_10_fu_4294_p2;
wire   [7:0] trunc_ln216_42_fu_4300_p1;
wire   [0:0] icmp_ln85_11_fu_4312_p2;
wire   [8:0] temp_194_fu_4317_p3;
wire   [0:0] icmp_ln86_11_fu_4324_p2;
wire   [7:0] trunc_ln216_43_fu_4330_p1;
wire   [0:0] icmp_ln85_12_fu_4342_p2;
wire   [8:0] temp_197_fu_4347_p3;
wire   [0:0] icmp_ln86_12_fu_4354_p2;
wire   [7:0] trunc_ln216_44_fu_4360_p1;
wire   [0:0] icmp_ln85_13_fu_4372_p2;
wire   [8:0] temp_200_fu_4377_p3;
wire   [0:0] icmp_ln86_13_fu_4384_p2;
wire   [7:0] trunc_ln216_45_fu_4390_p1;
wire   [0:0] icmp_ln85_14_fu_4402_p2;
wire   [8:0] temp_203_fu_4407_p3;
wire   [0:0] icmp_ln86_14_fu_4414_p2;
wire   [7:0] trunc_ln216_46_fu_4420_p1;
wire   [0:0] icmp_ln85_15_fu_4432_p2;
wire   [8:0] temp_206_fu_4437_p3;
wire   [0:0] icmp_ln86_15_fu_4444_p2;
wire   [7:0] trunc_ln216_47_fu_4450_p1;
wire   [0:0] icmp_ln85_16_fu_4462_p2;
wire   [8:0] temp_209_fu_4467_p3;
wire   [0:0] icmp_ln86_16_fu_4474_p2;
wire   [7:0] trunc_ln216_48_fu_4480_p1;
wire   [0:0] icmp_ln85_17_fu_4492_p2;
wire   [8:0] temp_212_fu_4497_p3;
wire   [0:0] icmp_ln86_17_fu_4504_p2;
wire   [7:0] trunc_ln216_49_fu_4510_p1;
wire   [0:0] icmp_ln85_18_fu_4522_p2;
wire   [8:0] temp_215_fu_4527_p3;
wire   [0:0] icmp_ln86_18_fu_4534_p2;
wire   [7:0] trunc_ln216_50_fu_4540_p1;
wire   [0:0] icmp_ln85_19_fu_4552_p2;
wire   [8:0] temp_218_fu_4557_p3;
wire   [0:0] icmp_ln86_19_fu_4564_p2;
wire   [7:0] trunc_ln216_51_fu_4570_p1;
wire   [0:0] icmp_ln85_20_fu_4582_p2;
wire   [8:0] temp_221_fu_4587_p3;
wire   [0:0] icmp_ln86_20_fu_4594_p2;
wire   [7:0] trunc_ln216_52_fu_4600_p1;
wire   [0:0] icmp_ln85_21_fu_4612_p2;
wire   [8:0] temp_224_fu_4617_p3;
wire   [0:0] icmp_ln86_21_fu_4624_p2;
wire   [7:0] trunc_ln216_53_fu_4630_p1;
wire   [0:0] icmp_ln85_22_fu_4642_p2;
wire   [8:0] temp_227_fu_4647_p3;
wire   [0:0] icmp_ln86_22_fu_4654_p2;
wire   [7:0] trunc_ln216_54_fu_4660_p1;
wire   [0:0] icmp_ln85_23_fu_4672_p2;
wire   [8:0] temp_230_fu_4677_p3;
wire   [0:0] icmp_ln86_23_fu_4684_p2;
wire   [7:0] trunc_ln216_55_fu_4690_p1;
wire   [0:0] icmp_ln85_24_fu_4702_p2;
wire   [8:0] temp_233_fu_4707_p3;
wire   [0:0] icmp_ln86_24_fu_4714_p2;
wire   [7:0] trunc_ln216_56_fu_4720_p1;
wire   [0:0] icmp_ln85_25_fu_4732_p2;
wire   [8:0] temp_236_fu_4737_p3;
wire   [0:0] icmp_ln86_25_fu_4744_p2;
wire   [7:0] trunc_ln216_57_fu_4750_p1;
wire   [0:0] icmp_ln85_26_fu_4762_p2;
wire   [8:0] temp_239_fu_4767_p3;
wire   [0:0] icmp_ln86_26_fu_4774_p2;
wire   [7:0] trunc_ln216_58_fu_4780_p1;
wire   [0:0] icmp_ln85_27_fu_4792_p2;
wire   [8:0] temp_242_fu_4797_p3;
wire   [0:0] icmp_ln86_27_fu_4804_p2;
wire   [7:0] trunc_ln216_59_fu_4810_p1;
wire   [0:0] icmp_ln85_28_fu_4822_p2;
wire   [8:0] temp_245_fu_4827_p3;
wire   [0:0] icmp_ln86_28_fu_4834_p2;
wire   [7:0] trunc_ln216_60_fu_4840_p1;
wire   [0:0] icmp_ln85_29_fu_4852_p2;
wire   [8:0] temp_248_fu_4857_p3;
wire   [0:0] icmp_ln86_29_fu_4864_p2;
wire   [7:0] trunc_ln216_61_fu_4870_p1;
wire   [0:0] icmp_ln85_30_fu_4882_p2;
wire   [8:0] temp_252_fu_4887_p3;
wire   [0:0] icmp_ln86_30_fu_4894_p2;
wire   [7:0] trunc_ln216_62_fu_4900_p1;
wire   [0:0] icmp_ln85_31_fu_4912_p2;
wire   [8:0] temp_255_fu_4917_p3;
wire   [0:0] icmp_ln86_31_fu_4924_p2;
wire   [7:0] trunc_ln216_63_fu_4930_p1;
wire   [7:0] select_ln216_63_fu_4934_p3;
wire   [7:0] select_ln216_62_fu_4904_p3;
wire   [7:0] select_ln216_61_fu_4874_p3;
wire   [7:0] select_ln216_60_fu_4844_p3;
wire   [7:0] select_ln216_59_fu_4814_p3;
wire   [7:0] select_ln216_58_fu_4784_p3;
wire   [7:0] select_ln216_57_fu_4754_p3;
wire   [7:0] select_ln216_56_fu_4724_p3;
wire   [7:0] select_ln216_55_fu_4694_p3;
wire   [7:0] select_ln216_54_fu_4664_p3;
wire   [7:0] select_ln216_53_fu_4634_p3;
wire   [7:0] select_ln216_52_fu_4604_p3;
wire   [7:0] select_ln216_51_fu_4574_p3;
wire   [7:0] select_ln216_50_fu_4544_p3;
wire   [7:0] select_ln216_49_fu_4514_p3;
wire   [7:0] select_ln216_48_fu_4484_p3;
wire   [7:0] select_ln216_47_fu_4454_p3;
wire   [7:0] select_ln216_46_fu_4424_p3;
wire   [7:0] select_ln216_45_fu_4394_p3;
wire   [7:0] select_ln216_44_fu_4364_p3;
wire   [7:0] select_ln216_43_fu_4334_p3;
wire   [7:0] select_ln216_42_fu_4304_p3;
wire   [7:0] select_ln216_41_fu_4274_p3;
wire   [7:0] select_ln216_40_fu_4244_p3;
wire   [7:0] select_ln216_39_fu_4214_p3;
wire   [7:0] select_ln216_38_fu_4184_p3;
wire   [7:0] select_ln216_37_fu_4154_p3;
wire   [7:0] select_ln216_36_fu_4124_p3;
wire   [7:0] select_ln216_35_fu_4094_p3;
wire   [7:0] select_ln216_34_fu_4064_p3;
wire   [7:0] select_ln216_33_fu_4034_p3;
wire   [7:0] select_ln216_32_fu_4004_p3;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
end

concat_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U16(
    .din0(COLS_dout),
    .din1(ROWS_dout),
    .dout(mul_fu_571_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U17(
    .din0(temp_fu_622_p1),
    .din1(mul_ln47_fu_630_p1),
    .dout(mul_ln47_fu_630_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U18(
    .din0(grp_fu_281_p4),
    .din1(mul_ln47_1_fu_672_p1),
    .dout(mul_ln47_1_fu_672_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U19(
    .din0(grp_fu_291_p4),
    .din1(mul_ln47_2_fu_714_p1),
    .dout(mul_ln47_2_fu_714_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U20(
    .din0(grp_fu_301_p4),
    .din1(mul_ln47_3_fu_756_p1),
    .dout(mul_ln47_3_fu_756_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U21(
    .din0(grp_fu_311_p4),
    .din1(mul_ln47_4_fu_798_p1),
    .dout(mul_ln47_4_fu_798_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U22(
    .din0(grp_fu_321_p4),
    .din1(mul_ln47_5_fu_840_p1),
    .dout(mul_ln47_5_fu_840_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U23(
    .din0(grp_fu_331_p4),
    .din1(mul_ln47_6_fu_882_p1),
    .dout(mul_ln47_6_fu_882_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U24(
    .din0(grp_fu_341_p4),
    .din1(mul_ln47_7_fu_924_p1),
    .dout(mul_ln47_7_fu_924_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U25(
    .din0(grp_fu_351_p4),
    .din1(mul_ln47_8_fu_966_p1),
    .dout(mul_ln47_8_fu_966_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U26(
    .din0(grp_fu_361_p4),
    .din1(mul_ln47_9_fu_1008_p1),
    .dout(mul_ln47_9_fu_1008_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U27(
    .din0(grp_fu_371_p4),
    .din1(mul_ln47_10_fu_1050_p1),
    .dout(mul_ln47_10_fu_1050_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U28(
    .din0(grp_fu_381_p4),
    .din1(mul_ln47_11_fu_1092_p1),
    .dout(mul_ln47_11_fu_1092_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U29(
    .din0(grp_fu_391_p4),
    .din1(mul_ln47_12_fu_1134_p1),
    .dout(mul_ln47_12_fu_1134_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U30(
    .din0(grp_fu_401_p4),
    .din1(mul_ln47_13_fu_1176_p1),
    .dout(mul_ln47_13_fu_1176_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U31(
    .din0(grp_fu_411_p4),
    .din1(mul_ln47_14_fu_1218_p1),
    .dout(mul_ln47_14_fu_1218_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U32(
    .din0(grp_fu_421_p4),
    .din1(mul_ln47_15_fu_1260_p1),
    .dout(mul_ln47_15_fu_1260_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U33(
    .din0(grp_fu_431_p4),
    .din1(mul_ln47_16_fu_1302_p1),
    .dout(mul_ln47_16_fu_1302_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U34(
    .din0(grp_fu_441_p4),
    .din1(mul_ln47_17_fu_1344_p1),
    .dout(mul_ln47_17_fu_1344_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U35(
    .din0(grp_fu_451_p4),
    .din1(mul_ln47_18_fu_1386_p1),
    .dout(mul_ln47_18_fu_1386_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U36(
    .din0(grp_fu_461_p4),
    .din1(mul_ln47_19_fu_1428_p1),
    .dout(mul_ln47_19_fu_1428_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U37(
    .din0(grp_fu_471_p4),
    .din1(mul_ln47_20_fu_1470_p1),
    .dout(mul_ln47_20_fu_1470_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U38(
    .din0(grp_fu_481_p4),
    .din1(mul_ln47_21_fu_1512_p1),
    .dout(mul_ln47_21_fu_1512_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U39(
    .din0(grp_fu_491_p4),
    .din1(mul_ln47_22_fu_1554_p1),
    .dout(mul_ln47_22_fu_1554_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U40(
    .din0(grp_fu_501_p4),
    .din1(mul_ln47_23_fu_1596_p1),
    .dout(mul_ln47_23_fu_1596_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U41(
    .din0(grp_fu_511_p4),
    .din1(mul_ln47_24_fu_1638_p1),
    .dout(mul_ln47_24_fu_1638_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U42(
    .din0(grp_fu_521_p4),
    .din1(mul_ln47_25_fu_1680_p1),
    .dout(mul_ln47_25_fu_1680_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U43(
    .din0(grp_fu_531_p4),
    .din1(mul_ln47_26_fu_1722_p1),
    .dout(mul_ln47_26_fu_1722_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U44(
    .din0(grp_fu_541_p4),
    .din1(mul_ln47_27_fu_1764_p1),
    .dout(mul_ln47_27_fu_1764_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U45(
    .din0(grp_fu_551_p4),
    .din1(mul_ln47_28_fu_1806_p1),
    .dout(mul_ln47_28_fu_1806_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U46(
    .din0(grp_fu_561_p4),
    .din1(mul_ln47_29_fu_1848_p1),
    .dout(mul_ln47_29_fu_1848_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U47(
    .din0(grp_fu_261_p4),
    .din1(mul_ln47_30_fu_1890_p1),
    .dout(mul_ln47_30_fu_1890_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U48(
    .din0(grp_fu_271_p4),
    .din1(mul_ln47_31_fu_1932_p1),
    .dout(mul_ln47_31_fu_1932_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U49(
    .din0(temp_158_fu_2821_p1),
    .din1(mul_ln71_fu_2829_p1),
    .dout(mul_ln71_fu_2829_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U50(
    .din0(grp_fu_281_p4),
    .din1(mul_ln71_1_fu_2865_p1),
    .dout(mul_ln71_1_fu_2865_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U51(
    .din0(grp_fu_291_p4),
    .din1(mul_ln71_2_fu_2901_p1),
    .dout(mul_ln71_2_fu_2901_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U52(
    .din0(grp_fu_301_p4),
    .din1(mul_ln71_3_fu_2937_p1),
    .dout(mul_ln71_3_fu_2937_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U53(
    .din0(grp_fu_311_p4),
    .din1(mul_ln71_4_fu_2973_p1),
    .dout(mul_ln71_4_fu_2973_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U54(
    .din0(grp_fu_321_p4),
    .din1(mul_ln71_5_fu_3009_p1),
    .dout(mul_ln71_5_fu_3009_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U55(
    .din0(grp_fu_331_p4),
    .din1(mul_ln71_6_fu_3045_p1),
    .dout(mul_ln71_6_fu_3045_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U56(
    .din0(grp_fu_341_p4),
    .din1(mul_ln71_7_fu_3081_p1),
    .dout(mul_ln71_7_fu_3081_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U57(
    .din0(grp_fu_351_p4),
    .din1(mul_ln71_8_fu_3117_p1),
    .dout(mul_ln71_8_fu_3117_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U58(
    .din0(grp_fu_361_p4),
    .din1(mul_ln71_9_fu_3153_p1),
    .dout(mul_ln71_9_fu_3153_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U59(
    .din0(grp_fu_371_p4),
    .din1(mul_ln71_10_fu_3189_p1),
    .dout(mul_ln71_10_fu_3189_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U60(
    .din0(grp_fu_381_p4),
    .din1(mul_ln71_11_fu_3225_p1),
    .dout(mul_ln71_11_fu_3225_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U61(
    .din0(grp_fu_391_p4),
    .din1(mul_ln71_12_fu_3261_p1),
    .dout(mul_ln71_12_fu_3261_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U62(
    .din0(grp_fu_401_p4),
    .din1(mul_ln71_13_fu_3297_p1),
    .dout(mul_ln71_13_fu_3297_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U63(
    .din0(grp_fu_411_p4),
    .din1(mul_ln71_14_fu_3333_p1),
    .dout(mul_ln71_14_fu_3333_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U64(
    .din0(grp_fu_421_p4),
    .din1(mul_ln71_15_fu_3369_p1),
    .dout(mul_ln71_15_fu_3369_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U65(
    .din0(grp_fu_431_p4),
    .din1(mul_ln71_16_fu_3405_p1),
    .dout(mul_ln71_16_fu_3405_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U66(
    .din0(grp_fu_441_p4),
    .din1(mul_ln71_17_fu_3441_p1),
    .dout(mul_ln71_17_fu_3441_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U67(
    .din0(grp_fu_451_p4),
    .din1(mul_ln71_18_fu_3477_p1),
    .dout(mul_ln71_18_fu_3477_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U68(
    .din0(grp_fu_461_p4),
    .din1(mul_ln71_19_fu_3513_p1),
    .dout(mul_ln71_19_fu_3513_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U69(
    .din0(grp_fu_471_p4),
    .din1(mul_ln71_20_fu_3549_p1),
    .dout(mul_ln71_20_fu_3549_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U70(
    .din0(grp_fu_481_p4),
    .din1(mul_ln71_21_fu_3585_p1),
    .dout(mul_ln71_21_fu_3585_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U71(
    .din0(grp_fu_491_p4),
    .din1(mul_ln71_22_fu_3621_p1),
    .dout(mul_ln71_22_fu_3621_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U72(
    .din0(grp_fu_501_p4),
    .din1(mul_ln71_23_fu_3657_p1),
    .dout(mul_ln71_23_fu_3657_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U73(
    .din0(grp_fu_511_p4),
    .din1(mul_ln71_24_fu_3693_p1),
    .dout(mul_ln71_24_fu_3693_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U74(
    .din0(grp_fu_521_p4),
    .din1(mul_ln71_25_fu_3729_p1),
    .dout(mul_ln71_25_fu_3729_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U75(
    .din0(grp_fu_531_p4),
    .din1(mul_ln71_26_fu_3765_p1),
    .dout(mul_ln71_26_fu_3765_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U76(
    .din0(grp_fu_541_p4),
    .din1(mul_ln71_27_fu_3801_p1),
    .dout(mul_ln71_27_fu_3801_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U77(
    .din0(grp_fu_551_p4),
    .din1(mul_ln71_28_fu_3837_p1),
    .dout(mul_ln71_28_fu_3837_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U78(
    .din0(grp_fu_561_p4),
    .din1(mul_ln71_29_fu_3873_p1),
    .dout(mul_ln71_29_fu_3873_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U79(
    .din0(grp_fu_261_p4),
    .din1(mul_ln71_30_fu_3909_p1),
    .dout(mul_ln71_30_fu_3909_p2)
);

concat_mul_8s_33ns_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 40 ))
mul_8s_33ns_40_1_1_U80(
    .din0(grp_fu_271_p4),
    .din1(mul_ln71_31_fu_3945_p1),
    .dout(mul_ln71_31_fu_3945_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_predicate_op396_read_state5 == 1'b1) & (input_stream_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5) & ((icmp_ln68_fu_2810_p2 == 1'd1) | (icmp_ln44_reg_5017 == 1'd1)))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln44_1_fu_601_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_fu_216 <= 27'd0;
    end else if ((~((ap_predicate_op396_read_state5 == 1'b1) & (input_stream_empty_n == 1'b0)) & (icmp_ln68_fu_2810_p2 == 1'd0) & (icmp_ln44_reg_5017 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_1_fu_216 <= add_ln68_fu_2815_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln44_fu_587_p2 == 1'd0))) begin
        i_fu_212 <= 27'd0;
    end else if (((icmp_ln44_1_fu_601_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_212 <= add_ln44_fu_606_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln44_reg_5017 <= icmp_ln44_fu_587_p2;
        trunc_ln_reg_5011 <= {{mul_fu_571_p2[31:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln59_10_reg_5143 <= icmp_ln59_10_fu_1082_p2;
        icmp_ln59_11_reg_5153 <= icmp_ln59_11_fu_1124_p2;
        icmp_ln59_12_reg_5163 <= icmp_ln59_12_fu_1166_p2;
        icmp_ln59_13_reg_5173 <= icmp_ln59_13_fu_1208_p2;
        icmp_ln59_14_reg_5183 <= icmp_ln59_14_fu_1250_p2;
        icmp_ln59_15_reg_5193 <= icmp_ln59_15_fu_1292_p2;
        icmp_ln59_16_reg_5203 <= icmp_ln59_16_fu_1334_p2;
        icmp_ln59_17_reg_5213 <= icmp_ln59_17_fu_1376_p2;
        icmp_ln59_18_reg_5223 <= icmp_ln59_18_fu_1418_p2;
        icmp_ln59_19_reg_5233 <= icmp_ln59_19_fu_1460_p2;
        icmp_ln59_1_reg_5053 <= icmp_ln59_1_fu_704_p2;
        icmp_ln59_20_reg_5243 <= icmp_ln59_20_fu_1502_p2;
        icmp_ln59_21_reg_5253 <= icmp_ln59_21_fu_1544_p2;
        icmp_ln59_22_reg_5263 <= icmp_ln59_22_fu_1586_p2;
        icmp_ln59_23_reg_5273 <= icmp_ln59_23_fu_1628_p2;
        icmp_ln59_24_reg_5283 <= icmp_ln59_24_fu_1670_p2;
        icmp_ln59_25_reg_5293 <= icmp_ln59_25_fu_1712_p2;
        icmp_ln59_26_reg_5303 <= icmp_ln59_26_fu_1754_p2;
        icmp_ln59_27_reg_5313 <= icmp_ln59_27_fu_1796_p2;
        icmp_ln59_28_reg_5323 <= icmp_ln59_28_fu_1838_p2;
        icmp_ln59_29_reg_5333 <= icmp_ln59_29_fu_1880_p2;
        icmp_ln59_2_reg_5063 <= icmp_ln59_2_fu_746_p2;
        icmp_ln59_30_reg_5343 <= icmp_ln59_30_fu_1922_p2;
        icmp_ln59_31_reg_5353 <= icmp_ln59_31_fu_1964_p2;
        icmp_ln59_3_reg_5073 <= icmp_ln59_3_fu_788_p2;
        icmp_ln59_4_reg_5083 <= icmp_ln59_4_fu_830_p2;
        icmp_ln59_5_reg_5093 <= icmp_ln59_5_fu_872_p2;
        icmp_ln59_6_reg_5103 <= icmp_ln59_6_fu_914_p2;
        icmp_ln59_7_reg_5113 <= icmp_ln59_7_fu_956_p2;
        icmp_ln59_8_reg_5123 <= icmp_ln59_8_fu_998_p2;
        icmp_ln59_9_reg_5133 <= icmp_ln59_9_fu_1040_p2;
        icmp_ln59_reg_5043 <= icmp_ln59_fu_662_p2;
        temp_104_reg_5198 <= {{temp_102_fu_1308_p2[39:31]}};
        temp_110_reg_5208 <= {{temp_108_fu_1350_p2[39:31]}};
        temp_114_reg_5218 <= {{temp_113_fu_1392_p2[39:31]}};
        temp_117_reg_5228 <= {{temp_116_fu_1434_p2[39:31]}};
        temp_120_reg_5238 <= {{temp_119_fu_1476_p2[39:31]}};
        temp_123_reg_5248 <= {{temp_122_fu_1518_p2[39:31]}};
        temp_126_reg_5258 <= {{temp_125_fu_1560_p2[39:31]}};
        temp_129_reg_5268 <= {{temp_128_fu_1602_p2[39:31]}};
        temp_132_reg_5278 <= {{temp_131_fu_1644_p2[39:31]}};
        temp_135_reg_5288 <= {{temp_134_fu_1686_p2[39:31]}};
        temp_138_reg_5298 <= {{temp_137_fu_1728_p2[39:31]}};
        temp_141_reg_5308 <= {{temp_140_fu_1770_p2[39:31]}};
        temp_144_reg_5318 <= {{temp_143_fu_1812_p2[39:31]}};
        temp_147_reg_5328 <= {{temp_146_fu_1854_p2[39:31]}};
        temp_151_reg_5338 <= {{temp_150_fu_1896_p2[39:31]}};
        temp_154_reg_5348 <= {{temp_153_fu_1938_p2[39:31]}};
        temp_32_reg_5038 <= {{temp_1_fu_636_p2[39:31]}};
        temp_35_reg_5048 <= {{temp_34_fu_678_p2[39:31]}};
        temp_38_reg_5058 <= {{temp_37_fu_720_p2[39:31]}};
        temp_41_reg_5068 <= {{temp_40_fu_762_p2[39:31]}};
        temp_44_reg_5078 <= {{temp_43_fu_804_p2[39:31]}};
        temp_47_reg_5088 <= {{temp_46_fu_846_p2[39:31]}};
        temp_50_reg_5098 <= {{temp_49_fu_888_p2[39:31]}};
        temp_53_reg_5108 <= {{temp_52_fu_930_p2[39:31]}};
        temp_56_reg_5118 <= {{temp_55_fu_972_p2[39:31]}};
        temp_62_reg_5128 <= {{temp_60_fu_1014_p2[39:31]}};
        temp_68_reg_5138 <= {{temp_66_fu_1056_p2[39:31]}};
        temp_74_reg_5148 <= {{temp_72_fu_1098_p2[39:31]}};
        temp_80_reg_5158 <= {{temp_78_fu_1140_p2[39:31]}};
        temp_86_reg_5168 <= {{temp_84_fu_1182_p2[39:31]}};
        temp_92_reg_5178 <= {{temp_90_fu_1224_p2[39:31]}};
        temp_98_reg_5188 <= {{temp_96_fu_1266_p2[39:31]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln68_fu_2810_p2 == 1'd0) & (icmp_ln44_reg_5017 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        temp_160_reg_5361 <= {{temp_159_fu_2835_p2[39:31]}};
        temp_163_reg_5371 <= {{temp_162_fu_2871_p2[39:31]}};
        temp_166_reg_5381 <= {{temp_165_fu_2907_p2[39:31]}};
        temp_169_reg_5391 <= {{temp_168_fu_2943_p2[39:31]}};
        temp_172_reg_5401 <= {{temp_171_fu_2979_p2[39:31]}};
        temp_175_reg_5411 <= {{temp_174_fu_3015_p2[39:31]}};
        temp_178_reg_5421 <= {{temp_177_fu_3051_p2[39:31]}};
        temp_181_reg_5431 <= {{temp_180_fu_3087_p2[39:31]}};
        temp_184_reg_5441 <= {{temp_183_fu_3123_p2[39:31]}};
        temp_187_reg_5451 <= {{temp_186_fu_3159_p2[39:31]}};
        temp_190_reg_5461 <= {{temp_189_fu_3195_p2[39:31]}};
        temp_193_reg_5471 <= {{temp_192_fu_3231_p2[39:31]}};
        temp_196_reg_5481 <= {{temp_195_fu_3267_p2[39:31]}};
        temp_199_reg_5491 <= {{temp_198_fu_3303_p2[39:31]}};
        temp_202_reg_5501 <= {{temp_201_fu_3339_p2[39:31]}};
        temp_205_reg_5511 <= {{temp_204_fu_3375_p2[39:31]}};
        temp_208_reg_5521 <= {{temp_207_fu_3411_p2[39:31]}};
        temp_211_reg_5531 <= {{temp_210_fu_3447_p2[39:31]}};
        temp_214_reg_5541 <= {{temp_213_fu_3483_p2[39:31]}};
        temp_217_reg_5551 <= {{temp_216_fu_3519_p2[39:31]}};
        temp_220_reg_5561 <= {{temp_219_fu_3555_p2[39:31]}};
        temp_223_reg_5571 <= {{temp_222_fu_3591_p2[39:31]}};
        temp_226_reg_5581 <= {{temp_225_fu_3627_p2[39:31]}};
        temp_229_reg_5591 <= {{temp_228_fu_3663_p2[39:31]}};
        temp_232_reg_5601 <= {{temp_231_fu_3699_p2[39:31]}};
        temp_235_reg_5611 <= {{temp_234_fu_3735_p2[39:31]}};
        temp_238_reg_5621 <= {{temp_237_fu_3771_p2[39:31]}};
        temp_241_reg_5631 <= {{temp_240_fu_3807_p2[39:31]}};
        temp_244_reg_5641 <= {{temp_243_fu_3843_p2[39:31]}};
        temp_247_reg_5651 <= {{temp_246_fu_3879_p2[39:31]}};
        temp_251_reg_5661 <= {{temp_250_fu_3915_p2[39:31]}};
        temp_254_reg_5671 <= {{temp_253_fu_3951_p2[39:31]}};
        tmp_32_reg_5366 <= {{temp_159_fu_2835_p2[39:38]}};
        tmp_33_reg_5376 <= {{temp_162_fu_2871_p2[39:38]}};
        tmp_34_reg_5386 <= {{temp_165_fu_2907_p2[39:38]}};
        tmp_35_reg_5396 <= {{temp_168_fu_2943_p2[39:38]}};
        tmp_36_reg_5406 <= {{temp_171_fu_2979_p2[39:38]}};
        tmp_37_reg_5416 <= {{temp_174_fu_3015_p2[39:38]}};
        tmp_38_reg_5426 <= {{temp_177_fu_3051_p2[39:38]}};
        tmp_39_reg_5436 <= {{temp_180_fu_3087_p2[39:38]}};
        tmp_40_reg_5446 <= {{temp_183_fu_3123_p2[39:38]}};
        tmp_41_reg_5456 <= {{temp_186_fu_3159_p2[39:38]}};
        tmp_42_reg_5466 <= {{temp_189_fu_3195_p2[39:38]}};
        tmp_43_reg_5476 <= {{temp_192_fu_3231_p2[39:38]}};
        tmp_44_reg_5486 <= {{temp_195_fu_3267_p2[39:38]}};
        tmp_45_reg_5496 <= {{temp_198_fu_3303_p2[39:38]}};
        tmp_46_reg_5506 <= {{temp_201_fu_3339_p2[39:38]}};
        tmp_47_reg_5516 <= {{temp_204_fu_3375_p2[39:38]}};
        tmp_48_reg_5526 <= {{temp_207_fu_3411_p2[39:38]}};
        tmp_49_reg_5536 <= {{temp_210_fu_3447_p2[39:38]}};
        tmp_50_reg_5546 <= {{temp_213_fu_3483_p2[39:38]}};
        tmp_51_reg_5556 <= {{temp_216_fu_3519_p2[39:38]}};
        tmp_52_reg_5566 <= {{temp_219_fu_3555_p2[39:38]}};
        tmp_53_reg_5576 <= {{temp_222_fu_3591_p2[39:38]}};
        tmp_54_reg_5586 <= {{temp_225_fu_3627_p2[39:38]}};
        tmp_55_reg_5596 <= {{temp_228_fu_3663_p2[39:38]}};
        tmp_56_reg_5606 <= {{temp_231_fu_3699_p2[39:38]}};
        tmp_57_reg_5616 <= {{temp_234_fu_3735_p2[39:38]}};
        tmp_58_reg_5626 <= {{temp_237_fu_3771_p2[39:38]}};
        tmp_59_reg_5636 <= {{temp_240_fu_3807_p2[39:38]}};
        tmp_60_reg_5646 <= {{temp_243_fu_3843_p2[39:38]}};
        tmp_61_reg_5656 <= {{temp_246_fu_3879_p2[39:38]}};
        tmp_62_reg_5666 <= {{temp_250_fu_3915_p2[39:38]}};
        tmp_63_reg_5676 <= {{temp_253_fu_3951_p2[39:38]}};
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_blk_n = COLS_empty_n;
    end else begin
        COLS_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_c_blk_n = COLS_c_full_n;
    end else begin
        COLS_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_c_write = 1'b1;
    end else begin
        COLS_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_read = 1'b1;
    end else begin
        COLS_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_blk_n = ROWS_empty_n;
    end else begin
        ROWS_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_c_blk_n = ROWS_c_full_n;
    end else begin
        ROWS_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_c_write = 1'b1;
    end else begin
        ROWS_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_read = 1'b1;
    end else begin
        ROWS_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((input_stream_empty_n == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_stream_full_n == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op396_read_state5 == 1'b1) & (input_stream_empty_n == 1'b0))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_stream_full_n == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_predicate_op396_read_state5 == 1'b1) & (input_stream_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5) & ((icmp_ln68_fu_2810_p2 == 1'd1) | (icmp_ln44_reg_5017 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_predicate_op396_read_state5 == 1'b1) & (input_stream_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5) & ((icmp_ln68_fu_2810_p2 == 1'd1) | (icmp_ln44_reg_5017 == 1'd1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln68_fu_2810_p2 == 1'd0) & (icmp_ln44_reg_5017 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        input_stream_blk_n = input_stream_empty_n;
    end else begin
        input_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((input_stream_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | (~((ap_predicate_op396_read_state5 == 1'b1) & (input_stream_empty_n == 1'b0)) & (ap_predicate_op396_read_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
        input_stream_read = 1'b1;
    end else begin
        input_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        output_stream_blk_n = output_stream_full_n;
    end else begin
        output_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((output_stream_full_n == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            output_stream_din = or_ln89_s_fu_4942_p33;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            output_stream_din = or_ln63_s_fu_2738_p33;
        end else begin
            output_stream_din = 'bx;
        end
    end else begin
        output_stream_din = 'bx;
    end
end

always @ (*) begin
    if ((((output_stream_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((output_stream_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        output_stream_write = 1'b1;
    end else begin
        output_stream_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln44_fu_587_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln44_fu_587_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln44_1_fu_601_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((input_stream_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((output_stream_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((ap_predicate_op396_read_state5 == 1'b1) & (input_stream_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5) & ((icmp_ln68_fu_2810_p2 == 1'd1) | (icmp_ln44_reg_5017 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((ap_predicate_op396_read_state5 == 1'b1) & (input_stream_empty_n == 1'b0)) & (icmp_ln68_fu_2810_p2 == 1'd0) & (icmp_ln44_reg_5017 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((output_stream_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign COLS_c_din = COLS_dout;

assign ROWS_c_din = ROWS_dout;

assign add_ln44_fu_606_p2 = (i_fu_212 + 27'd1);

assign add_ln68_fu_2815_p2 = (i_1_fu_216 + 27'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1 = ((1'b0 == COLS_c_full_n) | (1'b0 == ROWS_c_full_n) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((ap_predicate_op396_read_state5 == 1'b1) & (input_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_predicate_op396_read_state5 = ((icmp_ln68_fu_2810_p2 == 1'd0) & (icmp_ln44_reg_5017 == 1'd0));
end

assign grp_fu_261_p4 = {{input_stream_dout[247:240]}};

assign grp_fu_271_p4 = {{input_stream_dout[255:248]}};

assign grp_fu_281_p4 = {{input_stream_dout[15:8]}};

assign grp_fu_291_p4 = {{input_stream_dout[23:16]}};

assign grp_fu_301_p4 = {{input_stream_dout[31:24]}};

assign grp_fu_311_p4 = {{input_stream_dout[39:32]}};

assign grp_fu_321_p4 = {{input_stream_dout[47:40]}};

assign grp_fu_331_p4 = {{input_stream_dout[55:48]}};

assign grp_fu_341_p4 = {{input_stream_dout[63:56]}};

assign grp_fu_351_p4 = {{input_stream_dout[71:64]}};

assign grp_fu_361_p4 = {{input_stream_dout[79:72]}};

assign grp_fu_371_p4 = {{input_stream_dout[87:80]}};

assign grp_fu_381_p4 = {{input_stream_dout[95:88]}};

assign grp_fu_391_p4 = {{input_stream_dout[103:96]}};

assign grp_fu_401_p4 = {{input_stream_dout[111:104]}};

assign grp_fu_411_p4 = {{input_stream_dout[119:112]}};

assign grp_fu_421_p4 = {{input_stream_dout[127:120]}};

assign grp_fu_431_p4 = {{input_stream_dout[135:128]}};

assign grp_fu_441_p4 = {{input_stream_dout[143:136]}};

assign grp_fu_451_p4 = {{input_stream_dout[151:144]}};

assign grp_fu_461_p4 = {{input_stream_dout[159:152]}};

assign grp_fu_471_p4 = {{input_stream_dout[167:160]}};

assign grp_fu_481_p4 = {{input_stream_dout[175:168]}};

assign grp_fu_491_p4 = {{input_stream_dout[183:176]}};

assign grp_fu_501_p4 = {{input_stream_dout[191:184]}};

assign grp_fu_511_p4 = {{input_stream_dout[199:192]}};

assign grp_fu_521_p4 = {{input_stream_dout[207:200]}};

assign grp_fu_531_p4 = {{input_stream_dout[215:208]}};

assign grp_fu_541_p4 = {{input_stream_dout[223:216]}};

assign grp_fu_551_p4 = {{input_stream_dout[231:224]}};

assign grp_fu_561_p4 = {{input_stream_dout[239:232]}};

assign icmp_ln44_1_fu_601_p2 = ((i_fu_212 == trunc_ln_reg_5011) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_587_p2 = ((trunc_ln_fu_577_p4 == 27'd0) ? 1'b1 : 1'b0);

assign icmp_ln59_10_fu_1082_p2 = ((tmp_10_fu_1072_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_11_fu_1124_p2 = ((tmp_11_fu_1114_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_12_fu_1166_p2 = ((tmp_12_fu_1156_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_13_fu_1208_p2 = ((tmp_13_fu_1198_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_14_fu_1250_p2 = ((tmp_14_fu_1240_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_15_fu_1292_p2 = ((tmp_15_fu_1282_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_16_fu_1334_p2 = ((tmp_16_fu_1324_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_17_fu_1376_p2 = ((tmp_17_fu_1366_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_18_fu_1418_p2 = ((tmp_18_fu_1408_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_19_fu_1460_p2 = ((tmp_19_fu_1450_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_1_fu_704_p2 = ((tmp_1_fu_694_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_20_fu_1502_p2 = ((tmp_20_fu_1492_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_21_fu_1544_p2 = ((tmp_21_fu_1534_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_22_fu_1586_p2 = ((tmp_22_fu_1576_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_23_fu_1628_p2 = ((tmp_23_fu_1618_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_24_fu_1670_p2 = ((tmp_24_fu_1660_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_25_fu_1712_p2 = ((tmp_25_fu_1702_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_26_fu_1754_p2 = ((tmp_26_fu_1744_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_27_fu_1796_p2 = ((tmp_27_fu_1786_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_28_fu_1838_p2 = ((tmp_28_fu_1828_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_29_fu_1880_p2 = ((tmp_29_fu_1870_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_2_fu_746_p2 = ((tmp_2_fu_736_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_30_fu_1922_p2 = ((tmp_30_fu_1912_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_31_fu_1964_p2 = ((tmp_31_fu_1954_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_3_fu_788_p2 = ((tmp_3_fu_778_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_4_fu_830_p2 = ((tmp_4_fu_820_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_5_fu_872_p2 = ((tmp_5_fu_862_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_6_fu_914_p2 = ((tmp_6_fu_904_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_7_fu_956_p2 = ((tmp_7_fu_946_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_8_fu_998_p2 = ((tmp_8_fu_988_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_9_fu_1040_p2 = ((tmp_9_fu_1030_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_662_p2 = ((tmp_fu_652_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln60_10_fu_2216_p2 = (($signed(temp_70_fu_2210_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_11_fu_2240_p2 = (($signed(temp_76_fu_2234_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_12_fu_2264_p2 = (($signed(temp_82_fu_2258_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_13_fu_2288_p2 = (($signed(temp_88_fu_2282_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_14_fu_2312_p2 = (($signed(temp_94_fu_2306_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_15_fu_2336_p2 = (($signed(temp_100_fu_2330_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_16_fu_2360_p2 = (($signed(temp_106_fu_2354_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_17_fu_2384_p2 = (($signed(temp_112_fu_2378_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_18_fu_2408_p2 = (($signed(temp_115_fu_2402_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_19_fu_2432_p2 = (($signed(temp_118_fu_2426_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_1_fu_2000_p2 = (($signed(temp_36_fu_1994_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_20_fu_2456_p2 = (($signed(temp_121_fu_2450_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_21_fu_2480_p2 = (($signed(temp_124_fu_2474_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_22_fu_2504_p2 = (($signed(temp_127_fu_2498_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_23_fu_2528_p2 = (($signed(temp_130_fu_2522_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_24_fu_2552_p2 = (($signed(temp_133_fu_2546_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_25_fu_2576_p2 = (($signed(temp_136_fu_2570_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_26_fu_2600_p2 = (($signed(temp_139_fu_2594_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_27_fu_2624_p2 = (($signed(temp_142_fu_2618_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_28_fu_2648_p2 = (($signed(temp_145_fu_2642_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_29_fu_2672_p2 = (($signed(temp_148_fu_2666_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_2_fu_2024_p2 = (($signed(temp_39_fu_2018_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_30_fu_2696_p2 = (($signed(temp_152_fu_2690_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_31_fu_2720_p2 = (($signed(temp_155_fu_2714_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_3_fu_2048_p2 = (($signed(temp_42_fu_2042_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_4_fu_2072_p2 = (($signed(temp_45_fu_2066_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_5_fu_2096_p2 = (($signed(temp_48_fu_2090_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_6_fu_2120_p2 = (($signed(temp_51_fu_2114_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_7_fu_2144_p2 = (($signed(temp_54_fu_2138_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_8_fu_2168_p2 = (($signed(temp_58_fu_2162_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_9_fu_2192_p2 = (($signed(temp_64_fu_2186_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_1976_p2 = (($signed(temp_33_fu_1970_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_2810_p2 = ((i_1_fu_216 == trunc_ln_reg_5011) ? 1'b1 : 1'b0);

assign icmp_ln85_10_fu_4282_p2 = ((tmp_42_reg_5466 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_11_fu_4312_p2 = ((tmp_43_reg_5476 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_12_fu_4342_p2 = ((tmp_44_reg_5486 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_13_fu_4372_p2 = ((tmp_45_reg_5496 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_14_fu_4402_p2 = ((tmp_46_reg_5506 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_15_fu_4432_p2 = ((tmp_47_reg_5516 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_16_fu_4462_p2 = ((tmp_48_reg_5526 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_17_fu_4492_p2 = ((tmp_49_reg_5536 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_18_fu_4522_p2 = ((tmp_50_reg_5546 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_19_fu_4552_p2 = ((tmp_51_reg_5556 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_1_fu_4012_p2 = ((tmp_33_reg_5376 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_20_fu_4582_p2 = ((tmp_52_reg_5566 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_21_fu_4612_p2 = ((tmp_53_reg_5576 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_22_fu_4642_p2 = ((tmp_54_reg_5586 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_23_fu_4672_p2 = ((tmp_55_reg_5596 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_24_fu_4702_p2 = ((tmp_56_reg_5606 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_25_fu_4732_p2 = ((tmp_57_reg_5616 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_26_fu_4762_p2 = ((tmp_58_reg_5626 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_27_fu_4792_p2 = ((tmp_59_reg_5636 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_28_fu_4822_p2 = ((tmp_60_reg_5646 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_29_fu_4852_p2 = ((tmp_61_reg_5656 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_2_fu_4042_p2 = ((tmp_34_reg_5386 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_30_fu_4882_p2 = ((tmp_62_reg_5666 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_31_fu_4912_p2 = ((tmp_63_reg_5676 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_3_fu_4072_p2 = ((tmp_35_reg_5396 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_4_fu_4102_p2 = ((tmp_36_reg_5406 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_5_fu_4132_p2 = ((tmp_37_reg_5416 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_6_fu_4162_p2 = ((tmp_38_reg_5426 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_7_fu_4192_p2 = ((tmp_39_reg_5436 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_8_fu_4222_p2 = ((tmp_40_reg_5446 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_9_fu_4252_p2 = ((tmp_41_reg_5456 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_3982_p2 = ((tmp_32_reg_5366 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln86_10_fu_4294_p2 = (($signed(temp_191_fu_4287_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_11_fu_4324_p2 = (($signed(temp_194_fu_4317_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_12_fu_4354_p2 = (($signed(temp_197_fu_4347_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_13_fu_4384_p2 = (($signed(temp_200_fu_4377_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_14_fu_4414_p2 = (($signed(temp_203_fu_4407_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_15_fu_4444_p2 = (($signed(temp_206_fu_4437_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_16_fu_4474_p2 = (($signed(temp_209_fu_4467_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_17_fu_4504_p2 = (($signed(temp_212_fu_4497_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_18_fu_4534_p2 = (($signed(temp_215_fu_4527_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_19_fu_4564_p2 = (($signed(temp_218_fu_4557_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_1_fu_4024_p2 = (($signed(temp_164_fu_4017_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_20_fu_4594_p2 = (($signed(temp_221_fu_4587_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_21_fu_4624_p2 = (($signed(temp_224_fu_4617_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_22_fu_4654_p2 = (($signed(temp_227_fu_4647_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_23_fu_4684_p2 = (($signed(temp_230_fu_4677_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_24_fu_4714_p2 = (($signed(temp_233_fu_4707_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_25_fu_4744_p2 = (($signed(temp_236_fu_4737_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_26_fu_4774_p2 = (($signed(temp_239_fu_4767_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_27_fu_4804_p2 = (($signed(temp_242_fu_4797_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_28_fu_4834_p2 = (($signed(temp_245_fu_4827_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_29_fu_4864_p2 = (($signed(temp_248_fu_4857_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_2_fu_4054_p2 = (($signed(temp_167_fu_4047_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_30_fu_4894_p2 = (($signed(temp_252_fu_4887_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_31_fu_4924_p2 = (($signed(temp_255_fu_4917_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_3_fu_4084_p2 = (($signed(temp_170_fu_4077_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_4_fu_4114_p2 = (($signed(temp_173_fu_4107_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_5_fu_4144_p2 = (($signed(temp_176_fu_4137_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_6_fu_4174_p2 = (($signed(temp_179_fu_4167_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_7_fu_4204_p2 = (($signed(temp_182_fu_4197_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_8_fu_4234_p2 = (($signed(temp_185_fu_4227_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_9_fu_4264_p2 = (($signed(temp_188_fu_4257_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_3994_p2 = (($signed(temp_161_fu_3987_p3) < $signed(9'd384)) ? 1'b1 : 1'b0);

assign mul_ln47_10_fu_1050_p1 = 40'd3191405056;

assign mul_ln47_11_fu_1092_p1 = 40'd3191405056;

assign mul_ln47_12_fu_1134_p1 = 40'd3191405056;

assign mul_ln47_13_fu_1176_p1 = 40'd3191405056;

assign mul_ln47_14_fu_1218_p1 = 40'd3191405056;

assign mul_ln47_15_fu_1260_p1 = 40'd3191405056;

assign mul_ln47_16_fu_1302_p1 = 40'd3191405056;

assign mul_ln47_17_fu_1344_p1 = 40'd3191405056;

assign mul_ln47_18_fu_1386_p1 = 40'd3191405056;

assign mul_ln47_19_fu_1428_p1 = 40'd3191405056;

assign mul_ln47_1_fu_672_p1 = 40'd3191405056;

assign mul_ln47_20_fu_1470_p1 = 40'd3191405056;

assign mul_ln47_21_fu_1512_p1 = 40'd3191405056;

assign mul_ln47_22_fu_1554_p1 = 40'd3191405056;

assign mul_ln47_23_fu_1596_p1 = 40'd3191405056;

assign mul_ln47_24_fu_1638_p1 = 40'd3191405056;

assign mul_ln47_25_fu_1680_p1 = 40'd3191405056;

assign mul_ln47_26_fu_1722_p1 = 40'd3191405056;

assign mul_ln47_27_fu_1764_p1 = 40'd3191405056;

assign mul_ln47_28_fu_1806_p1 = 40'd3191405056;

assign mul_ln47_29_fu_1848_p1 = 40'd3191405056;

assign mul_ln47_2_fu_714_p1 = 40'd3191405056;

assign mul_ln47_30_fu_1890_p1 = 40'd3191405056;

assign mul_ln47_31_fu_1932_p1 = 40'd3191405056;

assign mul_ln47_3_fu_756_p1 = 40'd3191405056;

assign mul_ln47_4_fu_798_p1 = 40'd3191405056;

assign mul_ln47_5_fu_840_p1 = 40'd3191405056;

assign mul_ln47_6_fu_882_p1 = 40'd3191405056;

assign mul_ln47_7_fu_924_p1 = 40'd3191405056;

assign mul_ln47_8_fu_966_p1 = 40'd3191405056;

assign mul_ln47_9_fu_1008_p1 = 40'd3191405056;

assign mul_ln47_fu_630_p1 = 40'd3191405056;

assign mul_ln71_10_fu_3189_p1 = 40'd3151137280;

assign mul_ln71_11_fu_3225_p1 = 40'd3151137280;

assign mul_ln71_12_fu_3261_p1 = 40'd3151137280;

assign mul_ln71_13_fu_3297_p1 = 40'd3151137280;

assign mul_ln71_14_fu_3333_p1 = 40'd3151137280;

assign mul_ln71_15_fu_3369_p1 = 40'd3151137280;

assign mul_ln71_16_fu_3405_p1 = 40'd3151137280;

assign mul_ln71_17_fu_3441_p1 = 40'd3151137280;

assign mul_ln71_18_fu_3477_p1 = 40'd3151137280;

assign mul_ln71_19_fu_3513_p1 = 40'd3151137280;

assign mul_ln71_1_fu_2865_p1 = 40'd3151137280;

assign mul_ln71_20_fu_3549_p1 = 40'd3151137280;

assign mul_ln71_21_fu_3585_p1 = 40'd3151137280;

assign mul_ln71_22_fu_3621_p1 = 40'd3151137280;

assign mul_ln71_23_fu_3657_p1 = 40'd3151137280;

assign mul_ln71_24_fu_3693_p1 = 40'd3151137280;

assign mul_ln71_25_fu_3729_p1 = 40'd3151137280;

assign mul_ln71_26_fu_3765_p1 = 40'd3151137280;

assign mul_ln71_27_fu_3801_p1 = 40'd3151137280;

assign mul_ln71_28_fu_3837_p1 = 40'd3151137280;

assign mul_ln71_29_fu_3873_p1 = 40'd3151137280;

assign mul_ln71_2_fu_2901_p1 = 40'd3151137280;

assign mul_ln71_30_fu_3909_p1 = 40'd3151137280;

assign mul_ln71_31_fu_3945_p1 = 40'd3151137280;

assign mul_ln71_3_fu_2937_p1 = 40'd3151137280;

assign mul_ln71_4_fu_2973_p1 = 40'd3151137280;

assign mul_ln71_5_fu_3009_p1 = 40'd3151137280;

assign mul_ln71_6_fu_3045_p1 = 40'd3151137280;

assign mul_ln71_7_fu_3081_p1 = 40'd3151137280;

assign mul_ln71_8_fu_3117_p1 = 40'd3151137280;

assign mul_ln71_9_fu_3153_p1 = 40'd3151137280;

assign mul_ln71_fu_2829_p1 = 40'd3151137280;

assign or_ln63_s_fu_2738_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{select_ln216_31_fu_2730_p3}, {select_ln216_30_fu_2706_p3}}, {select_ln216_29_fu_2682_p3}}, {select_ln216_28_fu_2658_p3}}, {select_ln216_27_fu_2634_p3}}, {select_ln216_26_fu_2610_p3}}, {select_ln216_25_fu_2586_p3}}, {select_ln216_24_fu_2562_p3}}, {select_ln216_23_fu_2538_p3}}, {select_ln216_22_fu_2514_p3}}, {select_ln216_21_fu_2490_p3}}, {select_ln216_20_fu_2466_p3}}, {select_ln216_19_fu_2442_p3}}, {select_ln216_18_fu_2418_p3}}, {select_ln216_17_fu_2394_p3}}, {select_ln216_16_fu_2370_p3}}, {select_ln216_15_fu_2346_p3}}, {select_ln216_14_fu_2322_p3}}, {select_ln216_13_fu_2298_p3}}, {select_ln216_12_fu_2274_p3}}, {select_ln216_11_fu_2250_p3}}, {select_ln216_10_fu_2226_p3}}, {select_ln216_9_fu_2202_p3}}, {select_ln216_8_fu_2178_p3}}, {select_ln216_7_fu_2154_p3}}, {select_ln216_6_fu_2130_p3}}, {select_ln216_5_fu_2106_p3}}, {select_ln216_4_fu_2082_p3}}, {select_ln216_3_fu_2058_p3}}, {select_ln216_2_fu_2034_p3}}, {select_ln216_1_fu_2010_p3}}, {select_ln216_fu_1986_p3}};

assign or_ln89_s_fu_4942_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{select_ln216_63_fu_4934_p3}, {select_ln216_62_fu_4904_p3}}, {select_ln216_61_fu_4874_p3}}, {select_ln216_60_fu_4844_p3}}, {select_ln216_59_fu_4814_p3}}, {select_ln216_58_fu_4784_p3}}, {select_ln216_57_fu_4754_p3}}, {select_ln216_56_fu_4724_p3}}, {select_ln216_55_fu_4694_p3}}, {select_ln216_54_fu_4664_p3}}, {select_ln216_53_fu_4634_p3}}, {select_ln216_52_fu_4604_p3}}, {select_ln216_51_fu_4574_p3}}, {select_ln216_50_fu_4544_p3}}, {select_ln216_49_fu_4514_p3}}, {select_ln216_48_fu_4484_p3}}, {select_ln216_47_fu_4454_p3}}, {select_ln216_46_fu_4424_p3}}, {select_ln216_45_fu_4394_p3}}, {select_ln216_44_fu_4364_p3}}, {select_ln216_43_fu_4334_p3}}, {select_ln216_42_fu_4304_p3}}, {select_ln216_41_fu_4274_p3}}, {select_ln216_40_fu_4244_p3}}, {select_ln216_39_fu_4214_p3}}, {select_ln216_38_fu_4184_p3}}, {select_ln216_37_fu_4154_p3}}, {select_ln216_36_fu_4124_p3}}, {select_ln216_35_fu_4094_p3}}, {select_ln216_34_fu_4064_p3}}, {select_ln216_33_fu_4034_p3}}, {select_ln216_32_fu_4004_p3}};

assign select_ln216_10_fu_2226_p3 = ((icmp_ln60_10_fu_2216_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_10_fu_2222_p1);

assign select_ln216_11_fu_2250_p3 = ((icmp_ln60_11_fu_2240_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_11_fu_2246_p1);

assign select_ln216_12_fu_2274_p3 = ((icmp_ln60_12_fu_2264_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_12_fu_2270_p1);

assign select_ln216_13_fu_2298_p3 = ((icmp_ln60_13_fu_2288_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_13_fu_2294_p1);

assign select_ln216_14_fu_2322_p3 = ((icmp_ln60_14_fu_2312_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_14_fu_2318_p1);

assign select_ln216_15_fu_2346_p3 = ((icmp_ln60_15_fu_2336_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_15_fu_2342_p1);

assign select_ln216_16_fu_2370_p3 = ((icmp_ln60_16_fu_2360_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_16_fu_2366_p1);

assign select_ln216_17_fu_2394_p3 = ((icmp_ln60_17_fu_2384_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_17_fu_2390_p1);

assign select_ln216_18_fu_2418_p3 = ((icmp_ln60_18_fu_2408_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_18_fu_2414_p1);

assign select_ln216_19_fu_2442_p3 = ((icmp_ln60_19_fu_2432_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_19_fu_2438_p1);

assign select_ln216_1_fu_2010_p3 = ((icmp_ln60_1_fu_2000_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_1_fu_2006_p1);

assign select_ln216_20_fu_2466_p3 = ((icmp_ln60_20_fu_2456_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_20_fu_2462_p1);

assign select_ln216_21_fu_2490_p3 = ((icmp_ln60_21_fu_2480_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_21_fu_2486_p1);

assign select_ln216_22_fu_2514_p3 = ((icmp_ln60_22_fu_2504_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_22_fu_2510_p1);

assign select_ln216_23_fu_2538_p3 = ((icmp_ln60_23_fu_2528_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_23_fu_2534_p1);

assign select_ln216_24_fu_2562_p3 = ((icmp_ln60_24_fu_2552_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_24_fu_2558_p1);

assign select_ln216_25_fu_2586_p3 = ((icmp_ln60_25_fu_2576_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_25_fu_2582_p1);

assign select_ln216_26_fu_2610_p3 = ((icmp_ln60_26_fu_2600_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_26_fu_2606_p1);

assign select_ln216_27_fu_2634_p3 = ((icmp_ln60_27_fu_2624_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_27_fu_2630_p1);

assign select_ln216_28_fu_2658_p3 = ((icmp_ln60_28_fu_2648_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_28_fu_2654_p1);

assign select_ln216_29_fu_2682_p3 = ((icmp_ln60_29_fu_2672_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_29_fu_2678_p1);

assign select_ln216_2_fu_2034_p3 = ((icmp_ln60_2_fu_2024_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_2_fu_2030_p1);

assign select_ln216_30_fu_2706_p3 = ((icmp_ln60_30_fu_2696_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_30_fu_2702_p1);

assign select_ln216_31_fu_2730_p3 = ((icmp_ln60_31_fu_2720_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_31_fu_2726_p1);

assign select_ln216_32_fu_4004_p3 = ((icmp_ln86_fu_3994_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_32_fu_4000_p1);

assign select_ln216_33_fu_4034_p3 = ((icmp_ln86_1_fu_4024_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_33_fu_4030_p1);

assign select_ln216_34_fu_4064_p3 = ((icmp_ln86_2_fu_4054_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_34_fu_4060_p1);

assign select_ln216_35_fu_4094_p3 = ((icmp_ln86_3_fu_4084_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_35_fu_4090_p1);

assign select_ln216_36_fu_4124_p3 = ((icmp_ln86_4_fu_4114_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_36_fu_4120_p1);

assign select_ln216_37_fu_4154_p3 = ((icmp_ln86_5_fu_4144_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_37_fu_4150_p1);

assign select_ln216_38_fu_4184_p3 = ((icmp_ln86_6_fu_4174_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_38_fu_4180_p1);

assign select_ln216_39_fu_4214_p3 = ((icmp_ln86_7_fu_4204_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_39_fu_4210_p1);

assign select_ln216_3_fu_2058_p3 = ((icmp_ln60_3_fu_2048_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_3_fu_2054_p1);

assign select_ln216_40_fu_4244_p3 = ((icmp_ln86_8_fu_4234_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_40_fu_4240_p1);

assign select_ln216_41_fu_4274_p3 = ((icmp_ln86_9_fu_4264_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_41_fu_4270_p1);

assign select_ln216_42_fu_4304_p3 = ((icmp_ln86_10_fu_4294_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_42_fu_4300_p1);

assign select_ln216_43_fu_4334_p3 = ((icmp_ln86_11_fu_4324_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_43_fu_4330_p1);

assign select_ln216_44_fu_4364_p3 = ((icmp_ln86_12_fu_4354_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_44_fu_4360_p1);

assign select_ln216_45_fu_4394_p3 = ((icmp_ln86_13_fu_4384_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_45_fu_4390_p1);

assign select_ln216_46_fu_4424_p3 = ((icmp_ln86_14_fu_4414_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_46_fu_4420_p1);

assign select_ln216_47_fu_4454_p3 = ((icmp_ln86_15_fu_4444_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_47_fu_4450_p1);

assign select_ln216_48_fu_4484_p3 = ((icmp_ln86_16_fu_4474_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_48_fu_4480_p1);

assign select_ln216_49_fu_4514_p3 = ((icmp_ln86_17_fu_4504_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_49_fu_4510_p1);

assign select_ln216_4_fu_2082_p3 = ((icmp_ln60_4_fu_2072_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_4_fu_2078_p1);

assign select_ln216_50_fu_4544_p3 = ((icmp_ln86_18_fu_4534_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_50_fu_4540_p1);

assign select_ln216_51_fu_4574_p3 = ((icmp_ln86_19_fu_4564_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_51_fu_4570_p1);

assign select_ln216_52_fu_4604_p3 = ((icmp_ln86_20_fu_4594_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_52_fu_4600_p1);

assign select_ln216_53_fu_4634_p3 = ((icmp_ln86_21_fu_4624_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_53_fu_4630_p1);

assign select_ln216_54_fu_4664_p3 = ((icmp_ln86_22_fu_4654_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_54_fu_4660_p1);

assign select_ln216_55_fu_4694_p3 = ((icmp_ln86_23_fu_4684_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_55_fu_4690_p1);

assign select_ln216_56_fu_4724_p3 = ((icmp_ln86_24_fu_4714_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_56_fu_4720_p1);

assign select_ln216_57_fu_4754_p3 = ((icmp_ln86_25_fu_4744_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_57_fu_4750_p1);

assign select_ln216_58_fu_4784_p3 = ((icmp_ln86_26_fu_4774_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_58_fu_4780_p1);

assign select_ln216_59_fu_4814_p3 = ((icmp_ln86_27_fu_4804_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_59_fu_4810_p1);

assign select_ln216_5_fu_2106_p3 = ((icmp_ln60_5_fu_2096_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_5_fu_2102_p1);

assign select_ln216_60_fu_4844_p3 = ((icmp_ln86_28_fu_4834_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_60_fu_4840_p1);

assign select_ln216_61_fu_4874_p3 = ((icmp_ln86_29_fu_4864_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_61_fu_4870_p1);

assign select_ln216_62_fu_4904_p3 = ((icmp_ln86_30_fu_4894_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_62_fu_4900_p1);

assign select_ln216_63_fu_4934_p3 = ((icmp_ln86_31_fu_4924_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_63_fu_4930_p1);

assign select_ln216_6_fu_2130_p3 = ((icmp_ln60_6_fu_2120_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_6_fu_2126_p1);

assign select_ln216_7_fu_2154_p3 = ((icmp_ln60_7_fu_2144_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_7_fu_2150_p1);

assign select_ln216_8_fu_2178_p3 = ((icmp_ln60_8_fu_2168_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_8_fu_2174_p1);

assign select_ln216_9_fu_2202_p3 = ((icmp_ln60_9_fu_2192_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_9_fu_2198_p1);

assign select_ln216_fu_1986_p3 = ((icmp_ln60_fu_1976_p2[0:0] == 1'b1) ? 8'd128 : trunc_ln216_fu_1982_p1);

assign temp_100_fu_2330_p3 = ((icmp_ln59_15_reg_5193[0:0] == 1'b1) ? 9'd127 : temp_98_reg_5188);

assign temp_102_fu_1308_p2 = (mul_ln47_16_fu_1302_p2 + 40'd1073741824);

assign temp_106_fu_2354_p3 = ((icmp_ln59_16_reg_5203[0:0] == 1'b1) ? 9'd127 : temp_104_reg_5198);

assign temp_108_fu_1350_p2 = (mul_ln47_17_fu_1344_p2 + 40'd1073741824);

assign temp_112_fu_2378_p3 = ((icmp_ln59_17_reg_5213[0:0] == 1'b1) ? 9'd127 : temp_110_reg_5208);

assign temp_113_fu_1392_p2 = (mul_ln47_18_fu_1386_p2 + 40'd1073741824);

assign temp_115_fu_2402_p3 = ((icmp_ln59_18_reg_5223[0:0] == 1'b1) ? 9'd127 : temp_114_reg_5218);

assign temp_116_fu_1434_p2 = (mul_ln47_19_fu_1428_p2 + 40'd1073741824);

assign temp_118_fu_2426_p3 = ((icmp_ln59_19_reg_5233[0:0] == 1'b1) ? 9'd127 : temp_117_reg_5228);

assign temp_119_fu_1476_p2 = (mul_ln47_20_fu_1470_p2 + 40'd1073741824);

assign temp_121_fu_2450_p3 = ((icmp_ln59_20_reg_5243[0:0] == 1'b1) ? 9'd127 : temp_120_reg_5238);

assign temp_122_fu_1518_p2 = (mul_ln47_21_fu_1512_p2 + 40'd1073741824);

assign temp_124_fu_2474_p3 = ((icmp_ln59_21_reg_5253[0:0] == 1'b1) ? 9'd127 : temp_123_reg_5248);

assign temp_125_fu_1560_p2 = (mul_ln47_22_fu_1554_p2 + 40'd1073741824);

assign temp_127_fu_2498_p3 = ((icmp_ln59_22_reg_5263[0:0] == 1'b1) ? 9'd127 : temp_126_reg_5258);

assign temp_128_fu_1602_p2 = (mul_ln47_23_fu_1596_p2 + 40'd1073741824);

assign temp_130_fu_2522_p3 = ((icmp_ln59_23_reg_5273[0:0] == 1'b1) ? 9'd127 : temp_129_reg_5268);

assign temp_131_fu_1644_p2 = (mul_ln47_24_fu_1638_p2 + 40'd1073741824);

assign temp_133_fu_2546_p3 = ((icmp_ln59_24_reg_5283[0:0] == 1'b1) ? 9'd127 : temp_132_reg_5278);

assign temp_134_fu_1686_p2 = (mul_ln47_25_fu_1680_p2 + 40'd1073741824);

assign temp_136_fu_2570_p3 = ((icmp_ln59_25_reg_5293[0:0] == 1'b1) ? 9'd127 : temp_135_reg_5288);

assign temp_137_fu_1728_p2 = (mul_ln47_26_fu_1722_p2 + 40'd1073741824);

assign temp_139_fu_2594_p3 = ((icmp_ln59_26_reg_5303[0:0] == 1'b1) ? 9'd127 : temp_138_reg_5298);

assign temp_140_fu_1770_p2 = (mul_ln47_27_fu_1764_p2 + 40'd1073741824);

assign temp_142_fu_2618_p3 = ((icmp_ln59_27_reg_5313[0:0] == 1'b1) ? 9'd127 : temp_141_reg_5308);

assign temp_143_fu_1812_p2 = (mul_ln47_28_fu_1806_p2 + 40'd1073741824);

assign temp_145_fu_2642_p3 = ((icmp_ln59_28_reg_5323[0:0] == 1'b1) ? 9'd127 : temp_144_reg_5318);

assign temp_146_fu_1854_p2 = (mul_ln47_29_fu_1848_p2 + 40'd1073741824);

assign temp_148_fu_2666_p3 = ((icmp_ln59_29_reg_5333[0:0] == 1'b1) ? 9'd127 : temp_147_reg_5328);

assign temp_150_fu_1896_p2 = (mul_ln47_30_fu_1890_p2 + 40'd1073741824);

assign temp_152_fu_2690_p3 = ((icmp_ln59_30_reg_5343[0:0] == 1'b1) ? 9'd127 : temp_151_reg_5338);

assign temp_153_fu_1938_p2 = (mul_ln47_31_fu_1932_p2 + 40'd1073741824);

assign temp_155_fu_2714_p3 = ((icmp_ln59_31_reg_5353[0:0] == 1'b1) ? 9'd127 : temp_154_reg_5348);

assign temp_158_fu_2821_p1 = input_stream_dout[7:0];

assign temp_159_fu_2835_p2 = (mul_ln71_fu_2829_p2 + 40'd1073741824);

assign temp_161_fu_3987_p3 = ((icmp_ln85_fu_3982_p2[0:0] == 1'b1) ? 9'd127 : temp_160_reg_5361);

assign temp_162_fu_2871_p2 = (mul_ln71_1_fu_2865_p2 + 40'd1073741824);

assign temp_164_fu_4017_p3 = ((icmp_ln85_1_fu_4012_p2[0:0] == 1'b1) ? 9'd127 : temp_163_reg_5371);

assign temp_165_fu_2907_p2 = (mul_ln71_2_fu_2901_p2 + 40'd1073741824);

assign temp_167_fu_4047_p3 = ((icmp_ln85_2_fu_4042_p2[0:0] == 1'b1) ? 9'd127 : temp_166_reg_5381);

assign temp_168_fu_2943_p2 = (mul_ln71_3_fu_2937_p2 + 40'd1073741824);

assign temp_170_fu_4077_p3 = ((icmp_ln85_3_fu_4072_p2[0:0] == 1'b1) ? 9'd127 : temp_169_reg_5391);

assign temp_171_fu_2979_p2 = (mul_ln71_4_fu_2973_p2 + 40'd1073741824);

assign temp_173_fu_4107_p3 = ((icmp_ln85_4_fu_4102_p2[0:0] == 1'b1) ? 9'd127 : temp_172_reg_5401);

assign temp_174_fu_3015_p2 = (mul_ln71_5_fu_3009_p2 + 40'd1073741824);

assign temp_176_fu_4137_p3 = ((icmp_ln85_5_fu_4132_p2[0:0] == 1'b1) ? 9'd127 : temp_175_reg_5411);

assign temp_177_fu_3051_p2 = (mul_ln71_6_fu_3045_p2 + 40'd1073741824);

assign temp_179_fu_4167_p3 = ((icmp_ln85_6_fu_4162_p2[0:0] == 1'b1) ? 9'd127 : temp_178_reg_5421);

assign temp_180_fu_3087_p2 = (mul_ln71_7_fu_3081_p2 + 40'd1073741824);

assign temp_182_fu_4197_p3 = ((icmp_ln85_7_fu_4192_p2[0:0] == 1'b1) ? 9'd127 : temp_181_reg_5431);

assign temp_183_fu_3123_p2 = (mul_ln71_8_fu_3117_p2 + 40'd1073741824);

assign temp_185_fu_4227_p3 = ((icmp_ln85_8_fu_4222_p2[0:0] == 1'b1) ? 9'd127 : temp_184_reg_5441);

assign temp_186_fu_3159_p2 = (mul_ln71_9_fu_3153_p2 + 40'd1073741824);

assign temp_188_fu_4257_p3 = ((icmp_ln85_9_fu_4252_p2[0:0] == 1'b1) ? 9'd127 : temp_187_reg_5451);

assign temp_189_fu_3195_p2 = (mul_ln71_10_fu_3189_p2 + 40'd1073741824);

assign temp_191_fu_4287_p3 = ((icmp_ln85_10_fu_4282_p2[0:0] == 1'b1) ? 9'd127 : temp_190_reg_5461);

assign temp_192_fu_3231_p2 = (mul_ln71_11_fu_3225_p2 + 40'd1073741824);

assign temp_194_fu_4317_p3 = ((icmp_ln85_11_fu_4312_p2[0:0] == 1'b1) ? 9'd127 : temp_193_reg_5471);

assign temp_195_fu_3267_p2 = (mul_ln71_12_fu_3261_p2 + 40'd1073741824);

assign temp_197_fu_4347_p3 = ((icmp_ln85_12_fu_4342_p2[0:0] == 1'b1) ? 9'd127 : temp_196_reg_5481);

assign temp_198_fu_3303_p2 = (mul_ln71_13_fu_3297_p2 + 40'd1073741824);

assign temp_1_fu_636_p2 = (mul_ln47_fu_630_p2 + 40'd1073741824);

assign temp_200_fu_4377_p3 = ((icmp_ln85_13_fu_4372_p2[0:0] == 1'b1) ? 9'd127 : temp_199_reg_5491);

assign temp_201_fu_3339_p2 = (mul_ln71_14_fu_3333_p2 + 40'd1073741824);

assign temp_203_fu_4407_p3 = ((icmp_ln85_14_fu_4402_p2[0:0] == 1'b1) ? 9'd127 : temp_202_reg_5501);

assign temp_204_fu_3375_p2 = (mul_ln71_15_fu_3369_p2 + 40'd1073741824);

assign temp_206_fu_4437_p3 = ((icmp_ln85_15_fu_4432_p2[0:0] == 1'b1) ? 9'd127 : temp_205_reg_5511);

assign temp_207_fu_3411_p2 = (mul_ln71_16_fu_3405_p2 + 40'd1073741824);

assign temp_209_fu_4467_p3 = ((icmp_ln85_16_fu_4462_p2[0:0] == 1'b1) ? 9'd127 : temp_208_reg_5521);

assign temp_210_fu_3447_p2 = (mul_ln71_17_fu_3441_p2 + 40'd1073741824);

assign temp_212_fu_4497_p3 = ((icmp_ln85_17_fu_4492_p2[0:0] == 1'b1) ? 9'd127 : temp_211_reg_5531);

assign temp_213_fu_3483_p2 = (mul_ln71_18_fu_3477_p2 + 40'd1073741824);

assign temp_215_fu_4527_p3 = ((icmp_ln85_18_fu_4522_p2[0:0] == 1'b1) ? 9'd127 : temp_214_reg_5541);

assign temp_216_fu_3519_p2 = (mul_ln71_19_fu_3513_p2 + 40'd1073741824);

assign temp_218_fu_4557_p3 = ((icmp_ln85_19_fu_4552_p2[0:0] == 1'b1) ? 9'd127 : temp_217_reg_5551);

assign temp_219_fu_3555_p2 = (mul_ln71_20_fu_3549_p2 + 40'd1073741824);

assign temp_221_fu_4587_p3 = ((icmp_ln85_20_fu_4582_p2[0:0] == 1'b1) ? 9'd127 : temp_220_reg_5561);

assign temp_222_fu_3591_p2 = (mul_ln71_21_fu_3585_p2 + 40'd1073741824);

assign temp_224_fu_4617_p3 = ((icmp_ln85_21_fu_4612_p2[0:0] == 1'b1) ? 9'd127 : temp_223_reg_5571);

assign temp_225_fu_3627_p2 = (mul_ln71_22_fu_3621_p2 + 40'd1073741824);

assign temp_227_fu_4647_p3 = ((icmp_ln85_22_fu_4642_p2[0:0] == 1'b1) ? 9'd127 : temp_226_reg_5581);

assign temp_228_fu_3663_p2 = (mul_ln71_23_fu_3657_p2 + 40'd1073741824);

assign temp_230_fu_4677_p3 = ((icmp_ln85_23_fu_4672_p2[0:0] == 1'b1) ? 9'd127 : temp_229_reg_5591);

assign temp_231_fu_3699_p2 = (mul_ln71_24_fu_3693_p2 + 40'd1073741824);

assign temp_233_fu_4707_p3 = ((icmp_ln85_24_fu_4702_p2[0:0] == 1'b1) ? 9'd127 : temp_232_reg_5601);

assign temp_234_fu_3735_p2 = (mul_ln71_25_fu_3729_p2 + 40'd1073741824);

assign temp_236_fu_4737_p3 = ((icmp_ln85_25_fu_4732_p2[0:0] == 1'b1) ? 9'd127 : temp_235_reg_5611);

assign temp_237_fu_3771_p2 = (mul_ln71_26_fu_3765_p2 + 40'd1073741824);

assign temp_239_fu_4767_p3 = ((icmp_ln85_26_fu_4762_p2[0:0] == 1'b1) ? 9'd127 : temp_238_reg_5621);

assign temp_240_fu_3807_p2 = (mul_ln71_27_fu_3801_p2 + 40'd1073741824);

assign temp_242_fu_4797_p3 = ((icmp_ln85_27_fu_4792_p2[0:0] == 1'b1) ? 9'd127 : temp_241_reg_5631);

assign temp_243_fu_3843_p2 = (mul_ln71_28_fu_3837_p2 + 40'd1073741824);

assign temp_245_fu_4827_p3 = ((icmp_ln85_28_fu_4822_p2[0:0] == 1'b1) ? 9'd127 : temp_244_reg_5641);

assign temp_246_fu_3879_p2 = (mul_ln71_29_fu_3873_p2 + 40'd1073741824);

assign temp_248_fu_4857_p3 = ((icmp_ln85_29_fu_4852_p2[0:0] == 1'b1) ? 9'd127 : temp_247_reg_5651);

assign temp_250_fu_3915_p2 = (mul_ln71_30_fu_3909_p2 + 40'd1073741824);

assign temp_252_fu_4887_p3 = ((icmp_ln85_30_fu_4882_p2[0:0] == 1'b1) ? 9'd127 : temp_251_reg_5661);

assign temp_253_fu_3951_p2 = (mul_ln71_31_fu_3945_p2 + 40'd1073741824);

assign temp_255_fu_4917_p3 = ((icmp_ln85_31_fu_4912_p2[0:0] == 1'b1) ? 9'd127 : temp_254_reg_5671);

assign temp_33_fu_1970_p3 = ((icmp_ln59_reg_5043[0:0] == 1'b1) ? 9'd127 : temp_32_reg_5038);

assign temp_34_fu_678_p2 = (mul_ln47_1_fu_672_p2 + 40'd1073741824);

assign temp_36_fu_1994_p3 = ((icmp_ln59_1_reg_5053[0:0] == 1'b1) ? 9'd127 : temp_35_reg_5048);

assign temp_37_fu_720_p2 = (mul_ln47_2_fu_714_p2 + 40'd1073741824);

assign temp_39_fu_2018_p3 = ((icmp_ln59_2_reg_5063[0:0] == 1'b1) ? 9'd127 : temp_38_reg_5058);

assign temp_40_fu_762_p2 = (mul_ln47_3_fu_756_p2 + 40'd1073741824);

assign temp_42_fu_2042_p3 = ((icmp_ln59_3_reg_5073[0:0] == 1'b1) ? 9'd127 : temp_41_reg_5068);

assign temp_43_fu_804_p2 = (mul_ln47_4_fu_798_p2 + 40'd1073741824);

assign temp_45_fu_2066_p3 = ((icmp_ln59_4_reg_5083[0:0] == 1'b1) ? 9'd127 : temp_44_reg_5078);

assign temp_46_fu_846_p2 = (mul_ln47_5_fu_840_p2 + 40'd1073741824);

assign temp_48_fu_2090_p3 = ((icmp_ln59_5_reg_5093[0:0] == 1'b1) ? 9'd127 : temp_47_reg_5088);

assign temp_49_fu_888_p2 = (mul_ln47_6_fu_882_p2 + 40'd1073741824);

assign temp_51_fu_2114_p3 = ((icmp_ln59_6_reg_5103[0:0] == 1'b1) ? 9'd127 : temp_50_reg_5098);

assign temp_52_fu_930_p2 = (mul_ln47_7_fu_924_p2 + 40'd1073741824);

assign temp_54_fu_2138_p3 = ((icmp_ln59_7_reg_5113[0:0] == 1'b1) ? 9'd127 : temp_53_reg_5108);

assign temp_55_fu_972_p2 = (mul_ln47_8_fu_966_p2 + 40'd1073741824);

assign temp_58_fu_2162_p3 = ((icmp_ln59_8_reg_5123[0:0] == 1'b1) ? 9'd127 : temp_56_reg_5118);

assign temp_60_fu_1014_p2 = (mul_ln47_9_fu_1008_p2 + 40'd1073741824);

assign temp_64_fu_2186_p3 = ((icmp_ln59_9_reg_5133[0:0] == 1'b1) ? 9'd127 : temp_62_reg_5128);

assign temp_66_fu_1056_p2 = (mul_ln47_10_fu_1050_p2 + 40'd1073741824);

assign temp_70_fu_2210_p3 = ((icmp_ln59_10_reg_5143[0:0] == 1'b1) ? 9'd127 : temp_68_reg_5138);

assign temp_72_fu_1098_p2 = (mul_ln47_11_fu_1092_p2 + 40'd1073741824);

assign temp_76_fu_2234_p3 = ((icmp_ln59_11_reg_5153[0:0] == 1'b1) ? 9'd127 : temp_74_reg_5148);

assign temp_78_fu_1140_p2 = (mul_ln47_12_fu_1134_p2 + 40'd1073741824);

assign temp_82_fu_2258_p3 = ((icmp_ln59_12_reg_5163[0:0] == 1'b1) ? 9'd127 : temp_80_reg_5158);

assign temp_84_fu_1182_p2 = (mul_ln47_13_fu_1176_p2 + 40'd1073741824);

assign temp_88_fu_2282_p3 = ((icmp_ln59_13_reg_5173[0:0] == 1'b1) ? 9'd127 : temp_86_reg_5168);

assign temp_90_fu_1224_p2 = (mul_ln47_14_fu_1218_p2 + 40'd1073741824);

assign temp_94_fu_2306_p3 = ((icmp_ln59_14_reg_5183[0:0] == 1'b1) ? 9'd127 : temp_92_reg_5178);

assign temp_96_fu_1266_p2 = (mul_ln47_15_fu_1260_p2 + 40'd1073741824);

assign temp_fu_622_p1 = input_stream_dout[7:0];

assign tmp_10_fu_1072_p4 = {{temp_66_fu_1056_p2[39:38]}};

assign tmp_11_fu_1114_p4 = {{temp_72_fu_1098_p2[39:38]}};

assign tmp_12_fu_1156_p4 = {{temp_78_fu_1140_p2[39:38]}};

assign tmp_13_fu_1198_p4 = {{temp_84_fu_1182_p2[39:38]}};

assign tmp_14_fu_1240_p4 = {{temp_90_fu_1224_p2[39:38]}};

assign tmp_15_fu_1282_p4 = {{temp_96_fu_1266_p2[39:38]}};

assign tmp_16_fu_1324_p4 = {{temp_102_fu_1308_p2[39:38]}};

assign tmp_17_fu_1366_p4 = {{temp_108_fu_1350_p2[39:38]}};

assign tmp_18_fu_1408_p4 = {{temp_113_fu_1392_p2[39:38]}};

assign tmp_19_fu_1450_p4 = {{temp_116_fu_1434_p2[39:38]}};

assign tmp_1_fu_694_p4 = {{temp_34_fu_678_p2[39:38]}};

assign tmp_20_fu_1492_p4 = {{temp_119_fu_1476_p2[39:38]}};

assign tmp_21_fu_1534_p4 = {{temp_122_fu_1518_p2[39:38]}};

assign tmp_22_fu_1576_p4 = {{temp_125_fu_1560_p2[39:38]}};

assign tmp_23_fu_1618_p4 = {{temp_128_fu_1602_p2[39:38]}};

assign tmp_24_fu_1660_p4 = {{temp_131_fu_1644_p2[39:38]}};

assign tmp_25_fu_1702_p4 = {{temp_134_fu_1686_p2[39:38]}};

assign tmp_26_fu_1744_p4 = {{temp_137_fu_1728_p2[39:38]}};

assign tmp_27_fu_1786_p4 = {{temp_140_fu_1770_p2[39:38]}};

assign tmp_28_fu_1828_p4 = {{temp_143_fu_1812_p2[39:38]}};

assign tmp_29_fu_1870_p4 = {{temp_146_fu_1854_p2[39:38]}};

assign tmp_2_fu_736_p4 = {{temp_37_fu_720_p2[39:38]}};

assign tmp_30_fu_1912_p4 = {{temp_150_fu_1896_p2[39:38]}};

assign tmp_31_fu_1954_p4 = {{temp_153_fu_1938_p2[39:38]}};

assign tmp_3_fu_778_p4 = {{temp_40_fu_762_p2[39:38]}};

assign tmp_4_fu_820_p4 = {{temp_43_fu_804_p2[39:38]}};

assign tmp_5_fu_862_p4 = {{temp_46_fu_846_p2[39:38]}};

assign tmp_6_fu_904_p4 = {{temp_49_fu_888_p2[39:38]}};

assign tmp_7_fu_946_p4 = {{temp_52_fu_930_p2[39:38]}};

assign tmp_8_fu_988_p4 = {{temp_55_fu_972_p2[39:38]}};

assign tmp_9_fu_1030_p4 = {{temp_60_fu_1014_p2[39:38]}};

assign tmp_fu_652_p4 = {{temp_1_fu_636_p2[39:38]}};

assign trunc_ln216_10_fu_2222_p1 = temp_70_fu_2210_p3[7:0];

assign trunc_ln216_11_fu_2246_p1 = temp_76_fu_2234_p3[7:0];

assign trunc_ln216_12_fu_2270_p1 = temp_82_fu_2258_p3[7:0];

assign trunc_ln216_13_fu_2294_p1 = temp_88_fu_2282_p3[7:0];

assign trunc_ln216_14_fu_2318_p1 = temp_94_fu_2306_p3[7:0];

assign trunc_ln216_15_fu_2342_p1 = temp_100_fu_2330_p3[7:0];

assign trunc_ln216_16_fu_2366_p1 = temp_106_fu_2354_p3[7:0];

assign trunc_ln216_17_fu_2390_p1 = temp_112_fu_2378_p3[7:0];

assign trunc_ln216_18_fu_2414_p1 = temp_115_fu_2402_p3[7:0];

assign trunc_ln216_19_fu_2438_p1 = temp_118_fu_2426_p3[7:0];

assign trunc_ln216_1_fu_2006_p1 = temp_36_fu_1994_p3[7:0];

assign trunc_ln216_20_fu_2462_p1 = temp_121_fu_2450_p3[7:0];

assign trunc_ln216_21_fu_2486_p1 = temp_124_fu_2474_p3[7:0];

assign trunc_ln216_22_fu_2510_p1 = temp_127_fu_2498_p3[7:0];

assign trunc_ln216_23_fu_2534_p1 = temp_130_fu_2522_p3[7:0];

assign trunc_ln216_24_fu_2558_p1 = temp_133_fu_2546_p3[7:0];

assign trunc_ln216_25_fu_2582_p1 = temp_136_fu_2570_p3[7:0];

assign trunc_ln216_26_fu_2606_p1 = temp_139_fu_2594_p3[7:0];

assign trunc_ln216_27_fu_2630_p1 = temp_142_fu_2618_p3[7:0];

assign trunc_ln216_28_fu_2654_p1 = temp_145_fu_2642_p3[7:0];

assign trunc_ln216_29_fu_2678_p1 = temp_148_fu_2666_p3[7:0];

assign trunc_ln216_2_fu_2030_p1 = temp_39_fu_2018_p3[7:0];

assign trunc_ln216_30_fu_2702_p1 = temp_152_fu_2690_p3[7:0];

assign trunc_ln216_31_fu_2726_p1 = temp_155_fu_2714_p3[7:0];

assign trunc_ln216_32_fu_4000_p1 = temp_161_fu_3987_p3[7:0];

assign trunc_ln216_33_fu_4030_p1 = temp_164_fu_4017_p3[7:0];

assign trunc_ln216_34_fu_4060_p1 = temp_167_fu_4047_p3[7:0];

assign trunc_ln216_35_fu_4090_p1 = temp_170_fu_4077_p3[7:0];

assign trunc_ln216_36_fu_4120_p1 = temp_173_fu_4107_p3[7:0];

assign trunc_ln216_37_fu_4150_p1 = temp_176_fu_4137_p3[7:0];

assign trunc_ln216_38_fu_4180_p1 = temp_179_fu_4167_p3[7:0];

assign trunc_ln216_39_fu_4210_p1 = temp_182_fu_4197_p3[7:0];

assign trunc_ln216_3_fu_2054_p1 = temp_42_fu_2042_p3[7:0];

assign trunc_ln216_40_fu_4240_p1 = temp_185_fu_4227_p3[7:0];

assign trunc_ln216_41_fu_4270_p1 = temp_188_fu_4257_p3[7:0];

assign trunc_ln216_42_fu_4300_p1 = temp_191_fu_4287_p3[7:0];

assign trunc_ln216_43_fu_4330_p1 = temp_194_fu_4317_p3[7:0];

assign trunc_ln216_44_fu_4360_p1 = temp_197_fu_4347_p3[7:0];

assign trunc_ln216_45_fu_4390_p1 = temp_200_fu_4377_p3[7:0];

assign trunc_ln216_46_fu_4420_p1 = temp_203_fu_4407_p3[7:0];

assign trunc_ln216_47_fu_4450_p1 = temp_206_fu_4437_p3[7:0];

assign trunc_ln216_48_fu_4480_p1 = temp_209_fu_4467_p3[7:0];

assign trunc_ln216_49_fu_4510_p1 = temp_212_fu_4497_p3[7:0];

assign trunc_ln216_4_fu_2078_p1 = temp_45_fu_2066_p3[7:0];

assign trunc_ln216_50_fu_4540_p1 = temp_215_fu_4527_p3[7:0];

assign trunc_ln216_51_fu_4570_p1 = temp_218_fu_4557_p3[7:0];

assign trunc_ln216_52_fu_4600_p1 = temp_221_fu_4587_p3[7:0];

assign trunc_ln216_53_fu_4630_p1 = temp_224_fu_4617_p3[7:0];

assign trunc_ln216_54_fu_4660_p1 = temp_227_fu_4647_p3[7:0];

assign trunc_ln216_55_fu_4690_p1 = temp_230_fu_4677_p3[7:0];

assign trunc_ln216_56_fu_4720_p1 = temp_233_fu_4707_p3[7:0];

assign trunc_ln216_57_fu_4750_p1 = temp_236_fu_4737_p3[7:0];

assign trunc_ln216_58_fu_4780_p1 = temp_239_fu_4767_p3[7:0];

assign trunc_ln216_59_fu_4810_p1 = temp_242_fu_4797_p3[7:0];

assign trunc_ln216_5_fu_2102_p1 = temp_48_fu_2090_p3[7:0];

assign trunc_ln216_60_fu_4840_p1 = temp_245_fu_4827_p3[7:0];

assign trunc_ln216_61_fu_4870_p1 = temp_248_fu_4857_p3[7:0];

assign trunc_ln216_62_fu_4900_p1 = temp_252_fu_4887_p3[7:0];

assign trunc_ln216_63_fu_4930_p1 = temp_255_fu_4917_p3[7:0];

assign trunc_ln216_6_fu_2126_p1 = temp_51_fu_2114_p3[7:0];

assign trunc_ln216_7_fu_2150_p1 = temp_54_fu_2138_p3[7:0];

assign trunc_ln216_8_fu_2174_p1 = temp_58_fu_2162_p3[7:0];

assign trunc_ln216_9_fu_2198_p1 = temp_64_fu_2186_p3[7:0];

assign trunc_ln216_fu_1982_p1 = temp_33_fu_1970_p3[7:0];

assign trunc_ln_fu_577_p4 = {{mul_fu_571_p2[31:5]}};

endmodule //concat_requant_ap_uint_256_ap_int_8_ap_int_8_32u_s
