
;; Function module_arch_cleanup (module_arch_cleanup)[0:994]


7 basic blocks, 8 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 1667, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 1667, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  3 [100.0%]  (fallthru)


Basic block 3 , prev 2, next 4, loop_depth 1, count 0, freq 8333, maybe hot.
Predecessors:  5 [80.0%]  (dfs_back) 2 [100.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  4 [69.8%]  (fallthru) 5 [30.2%] 


Basic block 4 , prev 3, next 5, loop_depth 1, count 0, freq 5819, maybe hot.
Predecessors:  3 [69.8%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  5 [100.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 1, count 0, freq 8333, maybe hot.
Predecessors:  3 [30.2%]  4 [100.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  3 [80.0%]  (dfs_back) 6 [20.0%]  (fallthru)


Basic block 6 , prev 5, next 1, loop_depth 0, count 0, freq 1667, maybe hot.
Predecessors:  5 [20.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 6, loop_depth 0, count 0, freq 1667, maybe hot.
Predecessors:  6 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)


module_arch_cleanup

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r11={1d,6u} r12={2d} r13={1d,7u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r25={1d,6u} r26={1d,5u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r164={2d,2u} r165={2d,2u} r166={1d,2u} r167={1d,1u} 
;;    total ref usage 172{136d,36u,0e} in 12{11 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 5 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 4 )->[5]->( 3 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 5 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 42 to worklist
  Adding insn 45 to worklist
  Adding insn 52 to worklist
Finished finding needed instructions:
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
  Adding insn 44 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166
  Adding insn 41 to worklist
  Adding insn 40 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 33 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)
;; Following path with 3 sets: 2 
deferring rescan insn with uid = 33.
deferring rescan insn with uid = 37.
;; Following path with 7 sets: 3 4 
;; Following path with 4 sets: 5 6 


try_optimize_cfg iteration 1



module_arch_cleanup

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r11={1d,6u} r12={2d} r13={1d,7u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r25={1d,6u} r26={1d,5u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r164={2d,2u} r165={2d,2u} r166={1d,2u} r167={1d,1u} 
;;    total ref usage 172{136d,36u,0e} in 12{11 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164 165 167
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 164 165 167
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 35 0 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 33 35 34 2 arch/arm/kernel/module.c:337 (set (reg:SI 164 [ ivtmp.305 ])
        (reg:SI 0 r0 [ mod ])) 167 {*arm_movsi_insn} (nil))

(note 34 33 37 2 NOTE_INSN_FUNCTION_BEG)

(insn 37 34 38 2 arch/arm/kernel/module.c:337 (set (reg/v/f:SI 167 [ mod ])
        (reg:SI 164 [ ivtmp.305 ])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 50 2 arch/arm/kernel/module.c:341 (set (reg/v:SI 165 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 5 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 24 [cc] 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
;; live  gen 	 24 [cc] 166
;; live  kill	

;; Pred edge  5 [80.0%]  (dfs_back)
;; Pred edge  2 [100.0%]  (fallthru)
(code_label 50 38 39 3 3 "" [1 uses])

(note 39 50 40 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 3 arch/arm/kernel/module.c:342 (set (reg/f:SI 166 [ D.18763 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 164 [ ivtmp.305 ])
                (const_int 224 [0xe0])) [0 <variable>.arch.unwind S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 3 arch/arm/kernel/module.c:342 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 166 [ D.18763 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 42 41 43 3 arch/arm/kernel/module.c:342 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166


;; Succ edge  4 [69.8%]  (fallthru)
;; Succ edge  5 [30.2%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  3 [69.8%]  (fallthru)
(note 43 42 44 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 4 arch/arm/kernel/module.c:343 (set (reg:SI 0 r0)
        (reg/f:SI 166 [ D.18763 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 45 44 46 4 arch/arm/kernel/module.c:343 (parallel [
            (call (mem:SI (symbol_ref:SI ("unwind_table_del") [flags 0x41] <function_decl 0x11169e80 unwind_table_del>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165
;; lr  def 	 24 [cc] 164 165
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
;; live  gen 	 24 [cc] 164 165
;; live  kill	

;; Pred edge  3 [30.2%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 46 45 47 5 2 "" [1 uses])

(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 5 arch/arm/kernel/module.c:341 (set (reg/v:SI 165 [ i ])
        (plus:SI (reg/v:SI 165 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 49 48 51 5 arch/arm/kernel/module.c:341 (set (reg:SI 164 [ ivtmp.305 ])
        (plus:SI (reg:SI 164 [ ivtmp.305 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 51 49 52 5 arch/arm/kernel/module.c:341 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 165 [ i ])
            (const_int 5 [0x5]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 52 51 60 5 arch/arm/kernel/module.c:341 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7999 [0x1f3f])
        (nil)))
;; End of basic block 5 -> ( 3 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165


;; Succ edge  3 [80.0%]  (dfs_back)
;; Succ edge  6 [20.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  5 [20.0%]  (fallthru)
(note 60 52 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 33.
deleting insn with uid = 33.
rescanning insn with uid = 37.
deleting insn with uid = 37.
ending the processing of deferred insns

;; Function module_finalize (module_finalize)[0:993]


39 basic blocks, 57 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 880, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 880, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  25 [100.0%]  (fallthru)


Basic block 3 , prev 2, next 4, loop_depth 1, count 0, freq 8895, maybe hot.
Predecessors:  25 [91.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  24 [50.0%]  4 [50.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 1, count 0, freq 4448, maybe hot.
Predecessors:  3 [50.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  5 [50.0%]  (fallthru) 6 [50.0%] 


Basic block 5 , prev 4, next 6, loop_depth 1, count 0, freq 2224, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  24 [100.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 1, count 0, freq 2224, maybe hot.
Predecessors:  4 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  7 [50.0%]  (fallthru) 8 [50.0%] 


Basic block 7 , prev 6, next 8, loop_depth 1, count 0, freq 1112, maybe hot.
Predecessors:  6 [50.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  24 [100.0%]  (fallthru)


Basic block 8 , prev 7, next 9, loop_depth 1, count 0, freq 1112, maybe hot.
Predecessors:  6 [50.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  9 [50.0%]  (fallthru) 10 [50.0%] 


Basic block 9 , prev 8, next 10, loop_depth 1, count 0, freq 556, maybe hot.
Predecessors:  8 [50.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  24 [100.0%]  (fallthru)


Basic block 10 , prev 9, next 11, loop_depth 1, count 0, freq 556, maybe hot.
Predecessors:  8 [50.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  11 [50.0%]  (fallthru) 12 [50.0%] 


Basic block 11 , prev 10, next 12, loop_depth 1, count 0, freq 278, maybe hot.
Predecessors:  10 [50.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  24 [100.0%]  (fallthru)


Basic block 12 , prev 11, next 13, loop_depth 1, count 0, freq 278, maybe hot.
Predecessors:  10 [50.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  13 [50.0%]  (fallthru) 14 [50.0%] 


Basic block 13 , prev 12, next 14, loop_depth 1, count 0, freq 139, maybe hot.
Predecessors:  12 [50.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  24 [100.0%]  (fallthru)


Basic block 14 , prev 13, next 15, loop_depth 1, count 0, freq 139, maybe hot.
Predecessors:  12 [50.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  15 [50.0%]  (fallthru) 16 [50.0%] 


Basic block 15 , prev 14, next 16, loop_depth 1, count 0, freq 69, maybe hot.
Predecessors:  14 [50.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  24 [100.0%]  (fallthru)


Basic block 16 , prev 15, next 17, loop_depth 1, count 0, freq 69, maybe hot.
Predecessors:  14 [50.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  17 [50.0%]  (fallthru) 18 [50.0%] 


Basic block 17 , prev 16, next 18, loop_depth 1, count 0, freq 35, maybe hot.
Predecessors:  16 [50.0%]  (fallthru)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  24 [100.0%]  (fallthru)


Basic block 18 , prev 17, next 19, loop_depth 1, count 0, freq 35, maybe hot.
Predecessors:  16 [50.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  19 [50.0%]  (fallthru) 20 [50.0%] 


Basic block 19 , prev 18, next 20, loop_depth 1, count 0, freq 17, maybe hot.
Predecessors:  18 [50.0%]  (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  24 [100.0%]  (fallthru)


Basic block 20 , prev 19, next 21, loop_depth 1, count 0, freq 17, maybe hot.
Predecessors:  18 [50.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  21 [50.0%]  (fallthru) 22 [50.0%] 


Basic block 21 , prev 20, next 22, loop_depth 1, count 0, freq 9.
Predecessors:  20 [50.0%]  (fallthru)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  24 [100.0%]  (fallthru)


Basic block 22 , prev 21, next 23, loop_depth 1, count 0, freq 9.
Predecessors:  20 [50.0%] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  23 [50.0%]  (fallthru) 24 [50.0%] 


Basic block 23 , prev 22, next 24, loop_depth 1, count 0, freq 4.
Predecessors:  22 [50.0%]  (fallthru)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  24 [100.0%]  (fallthru)


Basic block 24 , prev 23, next 25, loop_depth 1, count 0, freq 8895, maybe hot.
Predecessors:  3 [50.0%]  5 [100.0%]  (fallthru) 7 [100.0%]  (fallthru) 9 [100.0%]  (fallthru) 11 [100.0%]  (fallthru) 13 [100.0%]  (fallthru) 15 [100.0%]  (fallthru) 17 [100.0%]  (fallthru) 19 [100.0%]  (fallthru) 21 [100.0%]  (fallthru) 22 [50.0%]  23 [100.0%]  (fallthru)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  25 [100.0%]  (fallthru,dfs_back)


Basic block 25 , prev 24, next 26, loop_depth 1, count 0, freq 9775, maybe hot.
Predecessors:  2 [100.0%]  (fallthru) 24 [100.0%]  (fallthru,dfs_back)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  3 [91.0%]  26 [9.0%]  (fallthru)


Basic block 26 , prev 25, next 27, loop_depth 0, count 0, freq 880, maybe hot.
Predecessors:  25 [9.0%]  (fallthru)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  27 [100.0%]  (fallthru)


Basic block 27 , prev 26, next 28, loop_depth 1, count 0, freq 4398, maybe hot.
Predecessors:  30 [80.0%]  (dfs_back) 26 [100.0%]  (fallthru)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  28 [85.0%]  (fallthru) 30 [15.0%] 


Basic block 28 , prev 27, next 29, loop_depth 1, count 0, freq 3738, maybe hot.
Predecessors:  27 [85.0%]  (fallthru)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  29 [69.8%]  (fallthru) 30 [30.2%] 


Basic block 29 , prev 28, next 30, loop_depth 1, count 0, freq 2610, maybe hot.
Predecessors:  28 [69.8%]  (fallthru)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  30 [100.0%]  (fallthru)


Basic block 30 , prev 29, next 31, loop_depth 1, count 0, freq 4398, maybe hot.
Predecessors:  27 [15.0%]  28 [30.2%]  29 [100.0%]  (fallthru)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  27 [80.0%]  (dfs_back) 31 [20.0%]  (fallthru)


Basic block 31 , prev 30, next 32, loop_depth 0, count 0, freq 880, maybe hot.
Predecessors:  30 [20.0%]  (fallthru)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  34 [100.0%]  (fallthru)


Basic block 32 , prev 31, next 33, loop_depth 1, count 0, freq 9550, maybe hot.
Predecessors:  34 [95.5%] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  35 [4.5%]  33 [95.5%]  (fallthru)


Basic block 33 , prev 32, next 34, loop_depth 1, count 0, freq 9120, maybe hot.
Predecessors:  32 [95.5%]  (fallthru)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  34 [100.0%]  (fallthru,dfs_back)


Basic block 34 , prev 33, next 35, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  31 [100.0%]  (fallthru) 33 [100.0%]  (fallthru,dfs_back)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  32 [95.5%]  38 [4.5%]  (fallthru)


Basic block 35 , prev 34, next 36, loop_depth 0, count 0, freq 430, maybe hot.
Predecessors:  32 [4.5%] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  36 [100.0%]  (fallthru) 38


Basic block 36 , prev 35, next 37, loop_depth 0, count 0, freq 791, maybe hot.
Predecessors:  35 [100.0%]  (fallthru)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  37 [39.0%]  (fallthru) 38 [61.0%] 

Invalid sum of incoming frequencies 430, should be 791

Basic block 37 , prev 36, next 38, loop_depth 0, count 0, freq 308, maybe hot.
Predecessors:  36 [39.0%]  (fallthru)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  38 [100.0%]  (fallthru)


Basic block 38 , prev 37, next 1, loop_depth 0, count 0, freq 880, maybe hot.
Predecessors:  35 36 [61.0%]  37 [100.0%]  (fallthru) 34 [4.5%]  (fallthru)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)

Invalid sum of incoming frequencies 1241, should be 880

Basic block 1 , prev 38, loop_depth 0, count 0, freq 880, maybe hot.
Predecessors:  38 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 39 n_edges 57 count 98 (  2.5)


module_finalize

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={30d,29u} r1={29d,15u} r2={16d,2u} r3={16d,1u} r11={1d,38u} r12={15d} r13={1d,52u} r14={15d,1u} r15={14d} r16={14d} r17={14d} r18={14d} r19={14d} r20={14d} r21={14d} r22={14d} r23={14d} r24={33d,19u} r25={1d,51u} r26={1d,37u} r27={14d} r28={14d} r29={14d} r30={14d} r31={14d} r32={14d} r33={14d} r34={14d} r35={14d} r36={14d} r37={14d} r38={14d} r39={14d} r40={14d} r41={14d} r42={14d} r43={14d} r44={14d} r45={14d} r46={14d} r47={14d} r48={14d} r49={14d} r50={14d} r51={14d} r52={14d} r53={14d} r54={14d} r55={14d} r56={14d} r57={14d} r58={14d} r59={14d} r60={14d} r61={14d} r62={14d} r63={14d} r64={14d} r65={14d} r66={14d} r67={14d} r68={14d} r69={14d} r70={14d} r71={14d} r72={14d} r73={14d} r74={14d} r75={14d} r76={14d} r77={14d} r78={14d} r79={14d} r80={14d} r81={14d} r82={14d} r83={14d} r84={14d} r85={14d} r86={14d} r87={14d} r88={14d} r89={14d} r90={14d} r91={14d} r92={14d} r93={14d} r94={14d} r95={14d} r96={14d} r97={14d} r98={14d} r99={14d} r100={14d} r101={14d} r102={14d} r103={14d} r104={14d} r105={14d} r106={14d} r107={14d} r108={14d} r109={14d} r110={14d} r111={14d} r112={14d} r113={14d} r114={14d} r115={14d} r116={14d} r117={14d} r118={14d} r119={14d} r120={14d} r121={14d} r122={14d} r123={14d} r124={14d} r125={14d} r126={14d} r127={14d} r139={1d,3u} r140={2d,2u} r141={2d,4u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,10u} r146={1d,1u} r147={1d,1u} r148={2d,14u} r149={1d,1u} r150={1d,3u} r151={1d,3u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,2u} r164={1d,1u} r165={1d,5u} r166={2d,9u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} 
;;    total ref usage 2146{1779d,367u,0e} in 176{162 regular + 14 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 25 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 25 )->[3]->( 24 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[5]->( 24 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 )->[7]->( 24 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 )->[9]->( 24 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 10 )->[11]->( 24 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 12 )->[13]->( 24 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 12 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 14 )->[15]->( 24 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 14 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 16 )->[17]->( 24 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 16 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 18 )->[19]->( 24 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 18 )->[20]->( 21 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 20 )->[21]->( 24 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 20 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 5 7 9 11 13 15 17 19 21 22 23 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 24 )->[25]->( 3 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 25 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 30 26 )->[27]->( 28 30 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 27 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 28 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 27 28 29 )->[30]->( 27 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 30 )->[31]->( 34 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 34 )->[32]->( 35 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 31 33 )->[34]->( 32 38 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 32 )->[35]->( 36 38 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 35 )->[36]->( 37 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 36 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 35 36 37 34 )->[38]->( 1 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 38 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 37 to worklist
  Adding insn 47 to worklist
  Adding insn 43 to worklist
  Adding insn 49 to worklist
  Adding insn 61 to worklist
  Adding insn 57 to worklist
  Adding insn 63 to worklist
  Adding insn 75 to worklist
  Adding insn 71 to worklist
  Adding insn 77 to worklist
  Adding insn 89 to worklist
  Adding insn 85 to worklist
  Adding insn 91 to worklist
  Adding insn 103 to worklist
  Adding insn 99 to worklist
  Adding insn 105 to worklist
  Adding insn 117 to worklist
  Adding insn 113 to worklist
  Adding insn 119 to worklist
  Adding insn 131 to worklist
  Adding insn 127 to worklist
  Adding insn 133 to worklist
  Adding insn 145 to worklist
  Adding insn 141 to worklist
  Adding insn 147 to worklist
  Adding insn 159 to worklist
  Adding insn 155 to worklist
  Adding insn 161 to worklist
  Adding insn 173 to worklist
  Adding insn 169 to worklist
  Adding insn 175 to worklist
  Adding insn 183 to worklist
  Adding insn 191 to worklist
  Adding insn 197 to worklist
  Adding insn 205 to worklist
  Adding insn 203 to worklist
  Adding insn 212 to worklist
  Adding insn 236 to worklist
  Adding insn 232 to worklist
  Adding insn 243 to worklist
  Adding insn 251 to worklist
  Adding insn 256 to worklist
  Adding insn 260 to worklist
  Adding insn 273 to worklist
Finished finding needed instructions:
processing block 24 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
  Adding insn 178 to worklist
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
processing block 7 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
processing block 9 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
processing block 11 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
processing block 13 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
processing block 15 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
processing block 17 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
processing block 19 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
processing block 21 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
processing block 23 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
processing block 22 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
  Adding insn 172 to worklist
  Adding insn 171 to worklist
  Adding insn 170 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
processing block 20 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
processing block 18 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
  Adding insn 144 to worklist
  Adding insn 143 to worklist
  Adding insn 142 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
  Adding insn 138 to worklist
processing block 16 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
processing block 14 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 114 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
processing block 12 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
  Adding insn 102 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
processing block 10 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
processing block 8 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 162 163 165 166 167
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
processing block 38 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 267 to worklist
  Adding insn 263 to worklist
processing block 37 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 259 to worklist
  Adding insn 258 to worklist
processing block 36 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
  Adding insn 255 to worklist
  Adding insn 254 to worklist
  Adding insn 253 to worklist
processing block 35 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
  Adding insn 250 to worklist
  Adding insn 249 to worklist
processing block 33 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
  Adding insn 238 to worklist
processing block 32 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
  Adding insn 235 to worklist
  Adding insn 234 to worklist
  Adding insn 233 to worklist
  Adding insn 231 to worklist
  Adding insn 230 to worklist
  Adding insn 229 to worklist
  Adding insn 228 to worklist
  Adding insn 227 to worklist
processing block 34 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
  Adding insn 242 to worklist
processing block 31 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
  Adding insn 223 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 217 to worklist
  Adding insn 216 to worklist
  Adding insn 215 to worklist
  Adding insn 214 to worklist
processing block 30 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 163 165 166
  Adding insn 211 to worklist
  Adding insn 209 to worklist
  Adding insn 208 to worklist
processing block 29 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 163 165 166
  Adding insn 204 to worklist
  Adding insn 202 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
  Adding insn 199 to worklist
processing block 28 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 150 151 163 165 166
  Adding insn 196 to worklist
  Adding insn 195 to worklist
  Adding insn 194 to worklist
  Adding insn 193 to worklist
processing block 27 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 151 163 165 166
  Adding insn 190 to worklist
  Adding insn 189 to worklist
  Adding insn 188 to worklist
processing block 26 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 163 165 166
  Adding insn 186 to worklist
  Adding insn 185 to worklist
processing block 25 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
  Adding insn 182 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 39 n_edges 57 count 108 (  2.8)
;; Following path with 21 sets: 2 
deferring rescan insn with uid = 20.
deferring rescan insn with uid = 22.
deferring rescan insn with uid = 23.
deferring rescan insn with uid = 27.
;; Following path with 88 sets: 25 3 4 6 8 10 12 14 16 18 
deferring rescan insn with uid = 46.
deferring rescan insn with uid = 60.
deferring rescan insn with uid = 74.
deferring rescan insn with uid = 88.
deferring rescan insn with uid = 102.
deferring rescan insn with uid = 116.
deferring rescan insn with uid = 130.
deferring rescan insn with uid = 144.
;; Following path with 79 sets: 25 3 4 6 8 10 12 14 16 17 
;; Following path with 69 sets: 25 3 4 6 8 10 12 14 15 
;; Following path with 59 sets: 25 3 4 6 8 10 12 13 
;; Following path with 49 sets: 25 3 4 6 8 10 11 
;; Following path with 39 sets: 25 3 4 6 8 9 
;; Following path with 29 sets: 25 3 4 6 7 
;; Following path with 19 sets: 25 3 4 5 
;; Following path with 4 sets: 25 26 
;; Following path with 18 sets: 27 28 29 
deferring rescan insn with uid = 193.
deferring rescan insn with uid = 194.
;; Following path with 14 sets: 30 31 
deferring rescan insn with uid = 215.
deferring rescan insn with uid = 216.
deferring rescan insn with uid = 221.
deferring rescan insn with uid = 222.
;; Following path with 26 sets: 34 32 35 36 37 
deferring rescan insn with uid = 235.
deferring rescan insn with uid = 250.
deferring rescan insn with uid = 258.
deferring rescan insn with uid = 259.
;; Following path with 15 sets: 34 32 33 
;; Following path with 3 sets: 38 
;; Following path with 21 sets: 20 22 23 
deferring rescan insn with uid = 158.
deferring rescan insn with uid = 172.
;; Following path with 11 sets: 20 21 
;; Following path with 1 sets: 19 
;; Following path with 1 sets: 24 


try_optimize_cfg iteration 1



module_finalize

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={30d,29u} r1={29d,15u} r2={16d,2u} r3={16d,1u} r11={1d,38u} r12={15d} r13={1d,52u} r14={15d,1u} r15={14d} r16={14d} r17={14d} r18={14d} r19={14d} r20={14d} r21={14d} r22={14d} r23={14d} r24={33d,19u} r25={1d,51u} r26={1d,37u} r27={14d} r28={14d} r29={14d} r30={14d} r31={14d} r32={14d} r33={14d} r34={14d} r35={14d} r36={14d} r37={14d} r38={14d} r39={14d} r40={14d} r41={14d} r42={14d} r43={14d} r44={14d} r45={14d} r46={14d} r47={14d} r48={14d} r49={14d} r50={14d} r51={14d} r52={14d} r53={14d} r54={14d} r55={14d} r56={14d} r57={14d} r58={14d} r59={14d} r60={14d} r61={14d} r62={14d} r63={14d} r64={14d} r65={14d} r66={14d} r67={14d} r68={14d} r69={14d} r70={14d} r71={14d} r72={14d} r73={14d} r74={14d} r75={14d} r76={14d} r77={14d} r78={14d} r79={14d} r80={14d} r81={14d} r82={14d} r83={14d} r84={14d} r85={14d} r86={14d} r87={14d} r88={14d} r89={14d} r90={14d} r91={14d} r92={14d} r93={14d} r94={14d} r95={14d} r96={14d} r97={14d} r98={14d} r99={14d} r100={14d} r101={14d} r102={14d} r103={14d} r104={14d} r105={14d} r106={14d} r107={14d} r108={14d} r109={14d} r110={14d} r111={14d} r112={14d} r113={14d} r114={14d} r115={14d} r116={14d} r117={14d} r118={14d} r119={14d} r120={14d} r121={14d} r122={14d} r123={14d} r124={14d} r125={14d} r126={14d} r127={14d} r139={1d,3u} r140={2d,2u} r141={2d,4u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,10u} r146={1d,1u} r147={1d,1u} r148={2d,14u} r149={1d,1u} r150={1d,3u} r151={1d,3u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,2u} r164={1d,1u} r165={1d,5u} r166={2d,9u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} 
;;    total ref usage 2146{1779d,367u,0e} in 176{162 regular + 14 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 146 147 148 163 165 166 167 168 169 170 171 172 173 174 175 176
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 146 147 148 163 165 166 167 168 169 170 171 172 173 174 175 176
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 12 0 8 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 8 12 9 2 arch/arm/kernel/module.c:274 (set (reg/v/f:SI 165 [ hdr ])
        (reg:SI 0 r0 [ hdr ])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/module.c:274 (set (reg/v/f:SI 166 [ sechdrs ])
        (reg:SI 1 r1 [ sechdrs ])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/module.c:274 (set (reg/v/f:SI 167 [ mod ])
        (reg:SI 2 r2 [ mod ])) 167 {*arm_movsi_insn} (nil))

(note 11 10 14 2 NOTE_INSN_FUNCTION_BEG)

(insn 14 11 15 2 arch/arm/kernel/module.c:277 (set (reg/f:SI 163 [ hdr.270 ])
        (reg/v/f:SI 165 [ hdr ])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/module.c:277 (set (reg:SI 168 [ <variable>.e_shstrndx ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 165 [ hdr ])
                    (const_int 50 [0x32])) [0 <variable>.e_shstrndx+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 16 15 17 2 arch/arm/kernel/module.c:277 (set (reg:SI 170)
        (const_int 40 [0x28])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/module.c:277 (set (reg:SI 169)
        (mult:SI (reg:SI 170)
            (reg:SI 168 [ <variable>.e_shstrndx ]))) 32 {*arm_mulsi3_v6} (nil))

(insn 18 17 19 2 arch/arm/kernel/module.c:277 (set (reg/f:SI 171)
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (reg:SI 169))) 4 {*arm_addsi3} (nil))

(insn 19 18 20 2 arch/arm/kernel/module.c:277 (set (reg:SI 172 [ <variable>.sh_offset ])
        (mem/s/j:SI (plus:SI (reg/f:SI 171)
                (const_int 16 [0x10])) [0 <variable>.sh_offset+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 2 arch/arm/kernel/module.c:277 (set (reg/v/f:SI 147 [ secstrs ])
        (plus:SI (reg/v/f:SI 165 [ hdr ])
            (reg:SI 172 [ <variable>.sh_offset ]))) 4 {*arm_addsi3} (nil))

(insn 21 20 22 2 arch/arm/kernel/module.c:278 (set (reg:SI 173 [ <variable>.e_shnum ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 165 [ hdr ])
                    (const_int 48 [0x30])) [0 <variable>.e_shnum+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 22 21 23 2 arch/arm/kernel/module.c:278 (set (reg:SI 175)
        (reg:SI 170)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 40 [0x28])
        (nil)))

(insn 23 22 24 2 arch/arm/kernel/module.c:278 (set (reg:SI 174)
        (mult:SI (reg:SI 170)
            (reg:SI 173 [ <variable>.e_shnum ]))) 32 {*arm_mulsi3_v6} (nil))

(insn 24 23 25 2 arch/arm/kernel/module.c:278 (set (reg/v/f:SI 146 [ sechdrs_end ])
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (reg:SI 174))) 4 {*arm_addsi3} (nil))

(insn 25 24 26 2 arch/arm/kernel/module.c:282 discrim 1 (set (reg/f:SI 176)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -40 [0xffffffffffffffd8]))) 4 {*arm_addsi3} (nil))

(insn 26 25 27 2 arch/arm/kernel/module.c:282 discrim 1 (set (reg:SI 0 r0)
        (reg/f:SI 176)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -40 [0xffffffffffffffd8]))
        (nil)))

(insn 27 26 28 2 arch/arm/kernel/module.c:282 discrim 1 (set (reg:SI 1 r1)
        (reg:SI 170)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 40 [0x28])
        (nil)))

(call_insn 28 27 29 2 arch/arm/kernel/module.c:282 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10bb1200 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 29 28 181 2 arch/arm/kernel/module.c:284 (set (reg/v/f:SI 148 [ s ])
        (reg/v/f:SI 166 [ sechdrs ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 25) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 24 [cc] 162 177 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  gen 	 24 [cc] 162 177 178
;; live  kill	

;; Pred edge  25 [91.0%] 
(code_label 181 29 32 3 19 "" [1 uses])

(note 32 181 33 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 3 arch/arm/kernel/module.c:285 (set (reg:SI 162 [ D.18688 ])
        (mem/s/j:SI (reg/v/f:SI 148 [ s ]) [0 <variable>.sh_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 3 arch/arm/kernel/module.c:287 (set (reg:SI 178 [ <variable>.sh_flags ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 148 [ s ])
                (const_int 8 [0x8])) [0 <variable>.sh_flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 3 arch/arm/kernel/module.c:287 (set (reg:SI 177)
        (and:SI (reg:SI 178 [ <variable>.sh_flags ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 36 35 37 3 arch/arm/kernel/module.c:287 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 37 36 38 3 arch/arm/kernel/module.c:287 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 176)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 24 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 162 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 162 163 165 166 167


;; Succ edge  24 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 162 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 162
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 145 161 179 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 162 163 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 145 161 179 180
;; live  kill	 14 [lr]

;; Pred edge  3 [50.0%]  (fallthru)
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 4 arch/arm/kernel/module.c:285 (set (reg/v/f:SI 145 [ secname ])
        (plus:SI (reg/v/f:SI 147 [ secstrs ])
            (reg:SI 162 [ D.18688 ]))) 4 {*arm_addsi3} (nil))

(insn 40 39 41 4 arch/arm/kernel/module.c:290 (set (reg/f:SI 179)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111ac7b0>)) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 4 arch/arm/kernel/module.c:290 (set (reg:SI 0 r0)
        (reg/f:SI 179)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x111ac7b0>)
        (nil)))

(insn 42 41 43 4 arch/arm/kernel/module.c:290 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 43 42 44 4 arch/arm/kernel/module.c:290 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 44 43 45 4 arch/arm/kernel/module.c:290 (set (reg:SI 180)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 4 arch/arm/kernel/module.c:290 (set (reg:SI 161 [ D.18693 ])
        (reg:SI 180)) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 4 arch/arm/kernel/module.c:290 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 180)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 47 46 48 4 arch/arm/kernel/module.c:290 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 52 5 arch/arm/kernel/module.c:291 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 <variable>.unw_sec+0 S4 A64])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160 181 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 160 181 182
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%] 
(code_label 52 49 53 6 10 "" [1 uses])

(note 53 52 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 6 arch/arm/kernel/module.c:292 (set (reg/f:SI 181)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x111b7d40>)) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 6 arch/arm/kernel/module.c:292 (set (reg:SI 0 r0)
        (reg/f:SI 181)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x111b7d40>)
        (nil)))

(insn 56 55 57 6 arch/arm/kernel/module.c:292 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 57 56 58 6 arch/arm/kernel/module.c:292 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 58 57 59 6 arch/arm/kernel/module.c:292 (set (reg:SI 182)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 6 arch/arm/kernel/module.c:292 (set (reg:SI 160 [ D.18697 ])
        (reg:SI 182)) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 6 arch/arm/kernel/module.c:292 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 61 60 62 6 arch/arm/kernel/module.c:292 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 62 61 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 66 7 arch/arm/kernel/module.c:293 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 <variable>.unw_sec+0 S4 A64])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 159 183 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 159 183 184
;; live  kill	 14 [lr]

;; Pred edge  6 [50.0%] 
(code_label 66 63 67 8 11 "" [1 uses])

(note 67 66 68 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 8 arch/arm/kernel/module.c:294 (set (reg/f:SI 183)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x111ced50>)) 167 {*arm_movsi_insn} (nil))

(insn 69 68 70 8 arch/arm/kernel/module.c:294 (set (reg:SI 0 r0)
        (reg/f:SI 183)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x111ced50>)
        (nil)))

(insn 70 69 71 8 arch/arm/kernel/module.c:294 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 71 70 72 8 arch/arm/kernel/module.c:294 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 72 71 73 8 arch/arm/kernel/module.c:294 (set (reg:SI 184)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 73 72 74 8 arch/arm/kernel/module.c:294 (set (reg:SI 159 [ D.18701 ])
        (reg:SI 184)) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 8 arch/arm/kernel/module.c:294 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 75 74 76 8 arch/arm/kernel/module.c:294 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 80)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167


;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 76 75 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 80 9 arch/arm/kernel/module.c:295 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 <variable>.unw_sec+0 S4 A64])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 158 185 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 158 185 186
;; live  kill	 14 [lr]

;; Pred edge  8 [50.0%] 
(code_label 80 77 81 10 12 "" [1 uses])

(note 81 80 82 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 10 arch/arm/kernel/module.c:296 (set (reg/f:SI 185)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x111ceea0>)) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 10 arch/arm/kernel/module.c:296 (set (reg:SI 0 r0)
        (reg/f:SI 185)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x111ceea0>)
        (nil)))

(insn 84 83 85 10 arch/arm/kernel/module.c:296 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 85 84 86 10 arch/arm/kernel/module.c:296 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 86 85 87 10 arch/arm/kernel/module.c:296 (set (reg:SI 186)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 10 arch/arm/kernel/module.c:296 (set (reg:SI 158 [ D.18705 ])
        (reg:SI 186)) 167 {*arm_movsi_insn} (nil))

(insn 88 87 89 10 arch/arm/kernel/module.c:296 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 89 88 90 10 arch/arm/kernel/module.c:296 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167


;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 94 11 arch/arm/kernel/module.c:297 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 <variable>.unw_sec+0 S4 A64])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 157 187 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 157 187 188
;; live  kill	 14 [lr]

;; Pred edge  10 [50.0%] 
(code_label 94 91 95 12 13 "" [1 uses])

(note 95 94 96 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 12 arch/arm/kernel/module.c:298 (set (reg/f:SI 187)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x111ab440>)) 167 {*arm_movsi_insn} (nil))

(insn 97 96 98 12 arch/arm/kernel/module.c:298 (set (reg:SI 0 r0)
        (reg/f:SI 187)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x111ab440>)
        (nil)))

(insn 98 97 99 12 arch/arm/kernel/module.c:298 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 99 98 100 12 arch/arm/kernel/module.c:298 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 100 99 101 12 arch/arm/kernel/module.c:298 (set (reg:SI 188)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 12 arch/arm/kernel/module.c:298 (set (reg:SI 157 [ D.18709 ])
        (reg:SI 188)) 167 {*arm_movsi_insn} (nil))

(insn 102 101 103 12 arch/arm/kernel/module.c:298 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 103 102 104 12 arch/arm/kernel/module.c:298 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 104 103 105 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 108 13 arch/arm/kernel/module.c:299 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.unw_sec+0 S4 A64])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 156 189 190
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 156 189 190
;; live  kill	 14 [lr]

;; Pred edge  12 [50.0%] 
(code_label 108 105 109 14 14 "" [1 uses])

(note 109 108 110 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 14 arch/arm/kernel/module.c:300 (set (reg/f:SI 189)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x111d9510>)) 167 {*arm_movsi_insn} (nil))

(insn 111 110 112 14 arch/arm/kernel/module.c:300 (set (reg:SI 0 r0)
        (reg/f:SI 189)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x111d9510>)
        (nil)))

(insn 112 111 113 14 arch/arm/kernel/module.c:300 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 113 112 114 14 arch/arm/kernel/module.c:300 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 114 113 115 14 arch/arm/kernel/module.c:300 (set (reg:SI 190)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 115 114 116 14 arch/arm/kernel/module.c:300 (set (reg:SI 156 [ D.18713 ])
        (reg:SI 190)) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 14 arch/arm/kernel/module.c:300 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 190)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 117 116 118 14 arch/arm/kernel/module.c:300 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 122)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167


;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 118 117 119 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 122 15 arch/arm/kernel/module.c:301 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -36 [0xffffffffffffffdc])) [0 <variable>.txt_sec+0 S4 A32])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 155 191 192
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 155 191 192
;; live  kill	 14 [lr]

;; Pred edge  14 [50.0%] 
(code_label 122 119 123 16 15 "" [1 uses])

(note 123 122 124 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 124 123 125 16 arch/arm/kernel/module.c:302 (set (reg/f:SI 191)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x111d9870>)) 167 {*arm_movsi_insn} (nil))

(insn 125 124 126 16 arch/arm/kernel/module.c:302 (set (reg:SI 0 r0)
        (reg/f:SI 191)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x111d9870>)
        (nil)))

(insn 126 125 127 16 arch/arm/kernel/module.c:302 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 127 126 128 16 arch/arm/kernel/module.c:302 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 128 127 129 16 arch/arm/kernel/module.c:302 (set (reg:SI 192)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 16 arch/arm/kernel/module.c:302 (set (reg:SI 155 [ D.18717 ])
        (reg:SI 192)) 167 {*arm_movsi_insn} (nil))

(insn 130 129 131 16 arch/arm/kernel/module.c:302 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 131 130 132 16 arch/arm/kernel/module.c:302 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 136)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  18 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
(note 132 131 133 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 136 17 arch/arm/kernel/module.c:303 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -28 [0xffffffffffffffe4])) [0 <variable>.txt_sec+0 S4 A32])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 154 193 194
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 154 193 194
;; live  kill	 14 [lr]

;; Pred edge  16 [50.0%] 
(code_label 136 133 137 18 16 "" [1 uses])

(note 137 136 138 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 139 18 arch/arm/kernel/module.c:304 (set (reg/f:SI 193)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x111cfcc0>)) 167 {*arm_movsi_insn} (nil))

(insn 139 138 140 18 arch/arm/kernel/module.c:304 (set (reg:SI 0 r0)
        (reg/f:SI 193)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x111cfcc0>)
        (nil)))

(insn 140 139 141 18 arch/arm/kernel/module.c:304 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 141 140 142 18 arch/arm/kernel/module.c:304 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 142 141 143 18 arch/arm/kernel/module.c:304 (set (reg:SI 194)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 143 142 144 18 arch/arm/kernel/module.c:304 (set (reg:SI 154 [ D.18721 ])
        (reg:SI 194)) 167 {*arm_movsi_insn} (nil))

(insn 144 143 145 18 arch/arm/kernel/module.c:304 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 194)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 145 144 146 18 arch/arm/kernel/module.c:304 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 150)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 146 145 147 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 147 146 150 19 arch/arm/kernel/module.c:305 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 <variable>.txt_sec+0 S4 A32])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 153 195 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 153 195 196
;; live  kill	 14 [lr]

;; Pred edge  18 [50.0%] 
(code_label 150 147 151 20 17 "" [1 uses])

(note 151 150 152 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 20 arch/arm/kernel/module.c:306 (set (reg/f:SI 195)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x111d9f00>)) 167 {*arm_movsi_insn} (nil))

(insn 153 152 154 20 arch/arm/kernel/module.c:306 (set (reg:SI 0 r0)
        (reg/f:SI 195)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x111d9f00>)
        (nil)))

(insn 154 153 155 20 arch/arm/kernel/module.c:306 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 155 154 156 20 arch/arm/kernel/module.c:306 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 156 155 157 20 arch/arm/kernel/module.c:306 (set (reg:SI 196)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 157 156 158 20 arch/arm/kernel/module.c:306 (set (reg:SI 153 [ D.18725 ])
        (reg:SI 196)) 167 {*arm_movsi_insn} (nil))

(insn 158 157 159 20 arch/arm/kernel/module.c:306 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 159 158 160 20 arch/arm/kernel/module.c:306 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 20 -> ( 21 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167


;; Succ edge  21 [50.0%]  (fallthru)
;; Succ edge  22 [50.0%] 

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  20 [50.0%]  (fallthru)
(note 160 159 161 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 164 21 arch/arm/kernel/module.c:307 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 <variable>.txt_sec+0 S4 A32])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 152 197 198
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 147 148 163 165 166 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 152 197 198
;; live  kill	 14 [lr]

;; Pred edge  20 [50.0%] 
(code_label 164 161 165 22 18 "" [1 uses])

(note 165 164 166 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 22 arch/arm/kernel/module.c:308 (set (reg/f:SI 197)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x111d99c0>)) 167 {*arm_movsi_insn} (nil))

(insn 167 166 168 22 arch/arm/kernel/module.c:308 (set (reg:SI 0 r0)
        (reg/f:SI 197)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x111d99c0>)
        (nil)))

(insn 168 167 169 22 arch/arm/kernel/module.c:308 (set (reg:SI 1 r1)
        (reg/v/f:SI 145 [ secname ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 169 168 170 22 arch/arm/kernel/module.c:308 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 170 169 171 22 arch/arm/kernel/module.c:308 (set (reg:SI 198)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 171 170 172 22 arch/arm/kernel/module.c:308 (set (reg:SI 152 [ D.18729 ])
        (reg:SI 198)) 167 {*arm_movsi_insn} (nil))

(insn 172 171 173 22 arch/arm/kernel/module.c:308 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 173 172 174 22 arch/arm/kernel/module.c:308 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 176)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167


;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  gen 	
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 174 173 175 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 175 174 176 23 arch/arm/kernel/module.c:309 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 <variable>.txt_sec+0 S4 A32])
        (reg/v/f:SI 148 [ s ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 7 9 11 13 15 17 19 21 22 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  gen 	 148
;; live  kill	

;; Pred edge  3 [50.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  22 [50.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 176 175 177 24 9 "" [2 uses])

(note 177 176 178 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 178 177 179 24 arch/arm/kernel/module.c:284 (set (reg/v/f:SI 148 [ s ])
        (plus:SI (reg/v/f:SI 148 [ s ])
            (const_int 40 [0x28]))) 4 {*arm_addsi3} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167


;; Succ edge  25 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 148
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru,dfs_back)
(code_label 179 178 180 25 8 "" [0 uses])

(note 180 179 182 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 182 180 183 25 arch/arm/kernel/module.c:284 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 148 [ s ])
            (reg/v/f:SI 146 [ sechdrs_end ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 183 182 184 25 arch/arm/kernel/module.c:284 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 181)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 25 -> ( 3 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 163 165 166 167


;; Succ edge  3 [91.0%] 
;; Succ edge  26 [9.0%]  (fallthru)

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 140 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 165 166 167
;; live  gen 	 140 141
;; live  kill	

;; Pred edge  25 [9.0%]  (fallthru)
(note 184 183 185 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 185 184 186 26 arch/arm/kernel/module.c:284 discrim 1 (set (reg:SI 140 [ ivtmp.364 ])
        (reg/v/f:SI 167 [ mod ])) 167 {*arm_movsi_insn} (nil))

(insn 186 185 210 26 arch/arm/kernel/module.c:284 discrim 1 (set (reg:SI 141 [ ivtmp.359 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 26 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 163 165 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 163 165 166


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 30 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 163 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 151 199
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 163 165 166
;; live  gen 	 24 [cc] 151 199
;; live  kill	

;; Pred edge  30 [80.0%]  (dfs_back)
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 210 186 187 27 21 "" [1 uses])

(note 187 210 188 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 189 27 arch/arm/kernel/module.c:313 (set (reg/f:SI 199)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -40 [0xffffffffffffffd8]))) 4 {*arm_addsi3} (nil))

(insn 189 188 190 27 arch/arm/kernel/module.c:313 (set (reg/f:SI 151 [ D.18733 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 199)
                (reg:SI 141 [ ivtmp.359 ])) [0 <variable>.unw_sec+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 190 189 191 27 arch/arm/kernel/module.c:313 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 151 [ D.18733 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 191 190 192 27 arch/arm/kernel/module.c:313 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))
;; End of basic block 27 -> ( 28 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 151 163 165 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 151 163 165 166


;; Succ edge  28 [85.0%]  (fallthru)
;; Succ edge  30 [15.0%] 

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 151 163 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 150 200 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 151 163 165 166
;; live  gen 	 24 [cc] 150 200 201
;; live  kill	

;; Pred edge  27 [85.0%]  (fallthru)
(note 192 191 193 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 193 192 194 28 arch/arm/kernel/module.c:313 discrim 1 (set (reg/f:SI 200)
        (reg/f:SI 199)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -40 [0xffffffffffffffd8]))
        (nil)))

(insn 194 193 195 28 arch/arm/kernel/module.c:313 discrim 1 (set (reg:SI 201)
        (plus:SI (reg/f:SI 199)
            (reg:SI 141 [ ivtmp.359 ]))) 4 {*arm_addsi3} (nil))

(insn 195 194 196 28 arch/arm/kernel/module.c:313 discrim 1 (set (reg/f:SI 150 [ D.18736 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 201)
                (const_int 4 [0x4])) [0 <variable>.txt_sec+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 196 195 197 28 arch/arm/kernel/module.c:313 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 150 [ D.18736 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 197 196 198 28 arch/arm/kernel/module.c:313 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 150 151 163 165 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 150 151 163 165 166


;; Succ edge  29 [69.8%]  (fallthru)
;; Succ edge  30 [30.2%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 150 151 163 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 150 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 150 151 163 165 166
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 149
;; live  kill	 14 [lr]

;; Pred edge  28 [69.8%]  (fallthru)
(note 198 197 199 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 199 198 200 29 arch/arm/kernel/module.c:315 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.18733 ])
                (const_int 12 [0xc])) [0 <variable>.sh_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 200 199 201 29 arch/arm/kernel/module.c:315 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/f:SI 151 [ D.18733 ])
                (const_int 20 [0x14])) [0 <variable>.sh_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 201 200 202 29 arch/arm/kernel/module.c:315 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/f:SI 150 [ D.18736 ])
                (const_int 12 [0xc])) [0 <variable>.sh_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 202 201 203 29 arch/arm/kernel/module.c:315 (set (reg:SI 3 r3)
        (mem/s/j:SI (plus:SI (reg/f:SI 150 [ D.18736 ])
                (const_int 20 [0x14])) [0 <variable>.sh_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 203 202 204 29 arch/arm/kernel/module.c:315 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_table_add") [flags 0x41] <function_decl 0x11169e00 unwind_table_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 204 203 205 29 arch/arm/kernel/module.c:315 (set (reg/f:SI 149 [ D.18743 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 205 204 206 29 arch/arm/kernel/module.c:314 (set (mem/s/f/j:SI (plus:SI (reg:SI 140 [ ivtmp.364 ])
                (const_int 224 [0xe0])) [0 <variable>.arch.unwind S4 A32])
        (reg/f:SI 149 [ D.18743 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 163 165 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 163 165 166


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 27 28 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 163 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  def 	 24 [cc] 140 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 163 165 166
;; live  gen 	 24 [cc] 140 141
;; live  kill	

;; Pred edge  27 [15.0%] 
;; Pred edge  28 [30.2%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 206 205 207 30 20 "" [2 uses])

(note 207 206 208 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 30 arch/arm/kernel/module.c:314 (set (reg:SI 141 [ ivtmp.359 ])
        (plus:SI (reg:SI 141 [ ivtmp.359 ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 209 208 211 30 arch/arm/kernel/module.c:314 (set (reg:SI 140 [ ivtmp.364 ])
        (plus:SI (reg:SI 140 [ ivtmp.364 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 211 209 212 30 arch/arm/kernel/module.c:312 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ ivtmp.359 ])
            (const_int 40 [0x28]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 212 211 213 30 arch/arm/kernel/module.c:312 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 210)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8000 [0x1f40])
        (nil)))
;; End of basic block 30 -> ( 27 31)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 163 165 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 163 165 166


;; Succ edge  27 [80.0%]  (dfs_back)
;; Succ edge  31 [20.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 165 166
;; lr  def 	 143 144 202 203 204 205 206 207 208 209
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 165 166
;; live  gen 	 143 144 202 203 204 205 206 207 208 209
;; live  kill	

;; Pred edge  30 [20.0%]  (fallthru)
(note 213 212 214 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 214 213 215 31 arch/arm/kernel/module.c:260 (set (reg:SI 202 [ <variable>.e_shstrndx ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 165 [ hdr ])
                    (const_int 50 [0x32])) [0 <variable>.e_shstrndx+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 215 214 216 31 arch/arm/kernel/module.c:260 (set (reg:SI 204)
        (reg:SI 141 [ ivtmp.359 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 40 [0x28])
        (nil)))

(insn 216 215 217 31 arch/arm/kernel/module.c:260 (set (reg:SI 203)
        (mult:SI (reg:SI 141 [ ivtmp.359 ])
            (reg:SI 202 [ <variable>.e_shstrndx ]))) 32 {*arm_mulsi3_v6} (nil))

(insn 217 216 218 31 arch/arm/kernel/module.c:260 (set (reg/f:SI 205)
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (reg:SI 203))) 4 {*arm_addsi3} (nil))

(insn 218 217 219 31 arch/arm/kernel/module.c:260 (set (reg:SI 206 [ <variable>.sh_offset ])
        (mem/s/j:SI (plus:SI (reg/f:SI 205)
                (const_int 16 [0x10])) [0 <variable>.sh_offset+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 219 218 220 31 arch/arm/kernel/module.c:260 (set (reg/v/f:SI 144 [ secstrs ])
        (plus:SI (reg/f:SI 163 [ hdr.270 ])
            (reg:SI 206 [ <variable>.sh_offset ]))) 4 {*arm_addsi3} (nil))

(insn 220 219 221 31 arch/arm/kernel/module.c:262 (set (reg:SI 207 [ <variable>.e_shnum ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 165 [ hdr ])
                    (const_int 48 [0x30])) [0 <variable>.e_shnum+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 221 220 222 31 arch/arm/kernel/module.c:262 (set (reg:SI 209)
        (reg:SI 141 [ ivtmp.359 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 40 [0x28])
        (nil)))

(insn 222 221 223 31 arch/arm/kernel/module.c:262 (set (reg:SI 208)
        (mult:SI (reg:SI 141 [ ivtmp.359 ])
            (reg:SI 207 [ <variable>.e_shnum ]))) 32 {*arm_mulsi3_v6} (nil))

(insn 223 222 241 31 arch/arm/kernel/module.c:262 (set (reg/v/f:SI 143 [ se ])
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (reg:SI 208))) 4 {*arm_addsi3} (nil))
;; End of basic block 31 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 34) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142 210 211 212 213
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 142 210 211 212 213
;; live  kill	 14 [lr]

;; Pred edge  34 [95.5%] 
(code_label 241 223 226 32 24 "" [1 uses])

(note 226 241 227 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 227 226 228 32 arch/arm/kernel/module.c:263 (set (reg/f:SI 210)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x111db270>)) 167 {*arm_movsi_insn} (nil))

(insn 228 227 229 32 arch/arm/kernel/module.c:263 (set (reg:SI 212 [ <variable>.sh_name ])
        (mem/s/j:SI (reg/v/f:SI 166 [ sechdrs ]) [0 <variable>.sh_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 229 228 230 32 arch/arm/kernel/module.c:263 (set (reg:SI 211)
        (plus:SI (reg/v/f:SI 144 [ secstrs ])
            (reg:SI 212 [ <variable>.sh_name ]))) 4 {*arm_addsi3} (nil))

(insn 230 229 231 32 arch/arm/kernel/module.c:263 (set (reg:SI 0 r0)
        (reg/f:SI 210)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x111db270>)
        (nil)))

(insn 231 230 232 32 arch/arm/kernel/module.c:263 (set (reg:SI 1 r1)
        (reg:SI 211)) 167 {*arm_movsi_insn} (nil))

(call_insn/i 232 231 233 32 arch/arm/kernel/module.c:263 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 233 232 234 32 arch/arm/kernel/module.c:263 (set (reg:SI 213)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 234 233 235 32 arch/arm/kernel/module.c:263 (set (reg:SI 142 [ D.18780 ])
        (reg:SI 213)) 167 {*arm_movsi_insn} (nil))

(insn 235 234 236 32 arch/arm/kernel/module.c:263 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 236 235 237 32 arch/arm/kernel/module.c:263 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 247)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 32 -> ( 35 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166


;; Succ edge  35 [4.5%] 
;; Succ edge  33 [95.5%]  (fallthru)

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166
;; live  gen 	 166
;; live  kill	

;; Pred edge  32 [95.5%]  (fallthru)
(note 237 236 238 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 238 237 239 33 arch/arm/kernel/module.c:262 (set (reg/v/f:SI 166 [ sechdrs ])
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (const_int 40 [0x28]))) 4 {*arm_addsi3} (nil))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166


;; Succ edge  34 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 31 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  31 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru,dfs_back)
(code_label 239 238 240 34 22 "" [0 uses])

(note 240 239 242 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 242 240 243 34 arch/arm/kernel/module.c:262 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ sechdrs ])
            (reg/v/f:SI 143 [ se ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 243 242 247 34 arch/arm/kernel/module.c:262 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 241)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 34 -> ( 32 38)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 144 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144 166


;; Succ edge  32 [95.5%] 
;; Succ edge  38 [4.5%]  (fallthru)

;; Start of basic block ( 32) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 139
;; live  kill	

;; Pred edge  32 [4.5%] 
(code_label 247 243 248 35 23 "" [1 uses])

(note 248 247 249 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 249 248 250 35 arch/arm/kernel/module.c:262 discrim 1 (set (reg/v/f:SI 139 [ s.371 ])
        (reg/v/f:SI 166 [ sechdrs ])) 167 {*arm_movsi_insn} (nil))

(insn 250 249 251 35 arch/arm/kernel/module.c:326 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ sechdrs ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 251 250 252 35 arch/arm/kernel/module.c:326 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 261)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 0 [0x0])
        (nil)))
;; End of basic block 35 -> ( 36 38)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


;; Succ edge  36 [100.0%]  (fallthru)
;; Succ edge  38

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 24 [cc] 214 215
;; live  kill	

;; Pred edge  35 [100.0%]  (fallthru)
(note 252 251 253 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 253 252 254 36 arch/arm/kernel/module.c:326 discrim 1 (set (reg/f:SI 214)
        (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x111751e0 smp_on_up>)) 167 {*arm_movsi_insn} (nil))

(insn 254 253 255 36 arch/arm/kernel/module.c:326 discrim 1 (set (reg:SI 215 [ smp_on_up ])
        (mem/c/i:SI (reg/f:SI 214) [0 smp_on_up+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 255 254 256 36 arch/arm/kernel/module.c:326 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215 [ smp_on_up ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 256 255 257 36 arch/arm/kernel/module.c:326 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 261)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 36 -> ( 37 38)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


;; Succ edge  37 [39.0%]  (fallthru)
;; Succ edge  38 [61.0%] 

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  36 [39.0%]  (fallthru)
(note 257 256 258 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 258 257 259 37 arch/arm/kernel/module.c:328 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ sechdrs ])
                (const_int 12 [0xc])) [0 <variable>.sh_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 259 258 260 37 arch/arm/kernel/module.c:328 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ sechdrs ])
                (const_int 20 [0x14])) [0 <variable>.sh_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 260 259 261 37 arch/arm/kernel/module.c:328 (parallel [
            (call (mem:SI (symbol_ref:SI ("fixup_smp") [flags 0x41] <function_decl 0x11179380 fixup_smp>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 37 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 35 36 37 34) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 164
;; live  kill	

;; Pred edge  35
;; Pred edge  36 [61.0%] 
;; Pred edge  37 [100.0%]  (fallthru)
;; Pred edge  34 [4.5%]  (fallthru)
(code_label 261 260 262 38 25 "" [2 uses])

(note 262 261 263 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 263 262 267 38 arch/arm/kernel/module.c:333 (set (reg:SI 164 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 267 263 273 38 arch/arm/kernel/module.c:333 (set (reg/i:SI 0 r0)
        (reg:SI 164 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 273 267 0 38 arch/arm/kernel/module.c:333 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 38 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 20.
deleting insn with uid = 20.
rescanning insn with uid = 22.
deleting insn with uid = 22.
rescanning insn with uid = 23.
deleting insn with uid = 23.
rescanning insn with uid = 27.
deleting insn with uid = 27.
rescanning insn with uid = 46.
deleting insn with uid = 46.
rescanning insn with uid = 60.
deleting insn with uid = 60.
rescanning insn with uid = 74.
deleting insn with uid = 74.
rescanning insn with uid = 88.
deleting insn with uid = 88.
rescanning insn with uid = 102.
deleting insn with uid = 102.
rescanning insn with uid = 116.
deleting insn with uid = 116.
rescanning insn with uid = 130.
deleting insn with uid = 130.
rescanning insn with uid = 144.
deleting insn with uid = 144.
rescanning insn with uid = 158.
deleting insn with uid = 158.
rescanning insn with uid = 172.
deleting insn with uid = 172.
rescanning insn with uid = 193.
deleting insn with uid = 193.
rescanning insn with uid = 194.
deleting insn with uid = 194.
rescanning insn with uid = 215.
deleting insn with uid = 215.
rescanning insn with uid = 216.
deleting insn with uid = 216.
rescanning insn with uid = 221.
deleting insn with uid = 221.
rescanning insn with uid = 222.
deleting insn with uid = 222.
rescanning insn with uid = 235.
deleting insn with uid = 235.
rescanning insn with uid = 250.
deleting insn with uid = 250.
rescanning insn with uid = 258.
deleting insn with uid = 258.
rescanning insn with uid = 259.
deleting insn with uid = 259.
ending the processing of deferred insns

;; Function apply_relocate (apply_relocate)[0:991]


35 basic blocks, 52 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 1609, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 1609, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  32 [100.0%]  (fallthru)


Basic block 3 , prev 2, next 4, loop_depth 1, count 0, freq 9800, maybe hot.
Predecessors:  32 [98.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  5 [0.0%]  4 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 1, count 0, freq 9796, maybe hot.
Predecessors:  3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  5 [0.0%]  (fallthru) 6 [100.0%] 


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 8.
Predecessors:  3 [0.0%]  4 [0.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  34 [100.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 1, count 0, freq 9792, maybe hot.
Predecessors:  4 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  7 [0.0%]  (fallthru) 8 [100.0%] 


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 4.
Predecessors:  6 [0.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  34 [100.0%]  (fallthru)


Basic block 8 , prev 7, next 9, loop_depth 1, count 0, freq 9788, maybe hot.
Predecessors:  6 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  13 [50.0%]  9 [50.0%]  (fallthru)


Basic block 9 , prev 8, next 10, loop_depth 1, count 0, freq 4894, maybe hot.
Predecessors:  8 [50.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  19 [50.0%]  10 [50.0%]  (fallthru)


Basic block 10 , prev 9, next 11, loop_depth 1, count 0, freq 2447, maybe hot.
Predecessors:  9 [50.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  19 [29.0%]  11 [71.0%]  (fallthru)


Basic block 11 , prev 10, next 12, loop_depth 1, count 0, freq 1737, maybe hot.
Predecessors:  10 [71.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  31 [50.0%]  12 [50.0%]  (fallthru)


Basic block 12 , prev 11, next 13, loop_depth 1, count 0, freq 869, maybe hot.
Predecessors:  11 [50.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  18 [29.0%]  30 [71.0%]  (fallthru)


Basic block 13 , prev 12, next 14, loop_depth 1, count 0, freq 4894, maybe hot.
Predecessors:  8 [50.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  26 [29.0%]  14 [71.0%]  (fallthru)


Basic block 14 , prev 13, next 15, loop_depth 1, count 0, freq 3475, maybe hot.
Predecessors:  13 [71.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  17 [50.0%]  15 [50.0%]  (fallthru)


Basic block 15 , prev 14, next 16, loop_depth 1, count 0, freq 1738, maybe hot.
Predecessors:  14 [50.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  18 [29.0%]  16 [71.0%]  (fallthru)


Basic block 16 , prev 15, next 17, loop_depth 1, count 0, freq 1234, maybe hot.
Predecessors:  15 [71.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  25 [29.0%]  30 [71.0%]  (fallthru)


Basic block 17 , prev 16, next 18, loop_depth 1, count 0, freq 1738, maybe hot.
Predecessors:  14 [50.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  30 [50.0%]  27 [50.0%]  (fallthru)


Basic block 18 , prev 17, next 19, loop_depth 1, count 0, freq 1399, maybe hot.
Predecessors:  12 [29.0%]  15 [29.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  31 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 756, should be 1399

Basic block 19 , prev 18, next 20, loop_depth 1, count 0, freq 1399, maybe hot.
Predecessors:  9 [50.0%]  10 [29.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  20 [50.0%]  (fallthru) 21 [50.0%] 

Invalid sum of incoming frequencies 3157, should be 1399

Basic block 20 , prev 19, next 21, loop_depth 1, count 0, freq 699, maybe hot.
Predecessors:  19 [50.0%]  (fallthru)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  21 [100.0%]  (fallthru)


Basic block 21 , prev 20, next 22, loop_depth 1, count 0, freq 1399, maybe hot.
Predecessors:  19 [50.0%]  20 [100.0%]  (fallthru)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  23 [0.0%]  22 [100.0%]  (fallthru)


Basic block 22 , prev 21, next 23, loop_depth 1, count 0, freq 1398, maybe hot.
Predecessors:  21 [100.0%]  (fallthru)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  23 [0.0%]  (fallthru) 24 [100.0%] 


Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 1.
Predecessors:  21 [0.0%]  22 [0.0%]  (fallthru)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  34 [100.0%]  (fallthru)


Basic block 24 , prev 23, next 25, loop_depth 1, count 0, freq 1398, maybe hot.
Predecessors:  22 [100.0%] 
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  31 [100.0%]  (fallthru)


Basic block 25 , prev 24, next 26, loop_depth 1, count 0, freq 1399, maybe hot.
Predecessors:  16 [29.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  31 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 358, should be 1399

Basic block 26 , prev 25, next 27, loop_depth 1, count 0, freq 1399, maybe hot.
Predecessors:  13 [29.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  31 [100.0%]  (fallthru)


Basic block 27 , prev 26, next 28, loop_depth 1, count 0, freq 1399, maybe hot.
Predecessors:  17 [50.0%]  (fallthru)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  28 [28.0%]  (fallthru) 29 [72.0%] 

Invalid sum of incoming frequencies 869, should be 1399

Basic block 28 , prev 27, next 29, loop_depth 1, count 0, freq 392, maybe hot.
Predecessors:  27 [28.0%]  (fallthru)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  29 [100.0%]  (fallthru)


Basic block 29 , prev 28, next 30, loop_depth 1, count 0, freq 1399, maybe hot.
Predecessors:  27 [72.0%]  28 [100.0%]  (fallthru)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  31 [100.0%]  (fallthru)


Basic block 30 , prev 29, next 31, loop_depth 0, count 0, freq 1399, maybe hot.
Predecessors:  17 [50.0%]  12 [71.0%]  (fallthru) 16 [71.0%]  (fallthru)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  34 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 2362, should be 1399

Basic block 31 , prev 30, next 32, loop_depth 1, count 0, freq 8391, maybe hot.
Predecessors:  29 [100.0%]  (fallthru) 18 [100.0%]  (fallthru) 24 [100.0%]  (fallthru) 25 [100.0%]  (fallthru) 26 [100.0%]  (fallthru) 11 [50.0%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  32 [100.0%]  (fallthru,dfs_back)

Invalid sum of incoming frequencies 7863, should be 8391

Basic block 32 , prev 31, next 33, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (fallthru) 31 [100.0%]  (fallthru,dfs_back)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  3 [98.0%]  33 [2.0%]  (fallthru)


Basic block 33 , prev 32, next 34, loop_depth 0, count 0, freq 200, maybe hot.
Predecessors:  32 [2.0%]  (fallthru)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  34 [100.0%]  (fallthru)


Basic block 34 , prev 33, next 1, loop_depth 0, count 0, freq 1612, maybe hot.
Predecessors:  5 [100.0%]  (fallthru) 7 [100.0%]  (fallthru) 23 [100.0%]  (fallthru) 30 [100.0%]  (fallthru) 33 [100.0%]  (fallthru)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 34, loop_depth 0, count 0, freq 1612, maybe hot.
Predecessors:  34 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 35 n_edges 52 count 93 (  2.7)


apply_relocate

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,7u} r1={9d,5u} r2={9d,5u} r3={8d,4u} r11={1d,34u} r12={5d} r13={1d,45u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={24d,20u} r25={1d,34u} r26={1d,34u,1d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,2u,1d} r134={1d,2u,1d} r135={1d,2u} r136={1d,2u} r137={1d,2u} r138={1d,4u} r139={1d,2u} r140={1d,2u} r141={1d,2u} r142={2d,3u,1d} r143={2d,3u} r144={2d,3u} r145={1d,2u} r146={1d,5u} r147={1d,8u} r148={2d,5u} r149={1d,2u} r150={1d,3u} r151={1d,2u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,2u} r158={1d,13u} r159={1d,2u} r160={1d,3u} r161={5d,1u} r162={1d,3u} r163={1d,2u} r164={1d,2u} r165={1d,1u} r166={1d,3u} r167={1d,1u} r168={1d,1u} r169={1d,4u} r170={1d,4u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} 
;;    total ref usage 991{627d,359u,5e} in 184{180 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 32 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 32 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 4 )->[5]->( 34 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 )->[7]->( 34 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 )->[8]->( 13 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 )->[9]->( 19 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 9 )->[10]->( 19 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 10 )->[11]->( 31 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 11 )->[12]->( 18 30 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 )->[13]->( 26 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 13 )->[14]->( 17 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 14 )->[15]->( 18 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 15 )->[16]->( 25 30 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 14 )->[17]->( 30 27 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 12 15 )->[18]->( 31 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 9 10 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 19 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 19 20 )->[21]->( 23 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 21 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 21 22 )->[23]->( 34 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 22 )->[24]->( 31 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 16 )->[25]->( 31 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 13 )->[26]->( 31 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 17 )->[27]->( 28 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 27 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 27 28 )->[29]->( 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 17 12 16 )->[30]->( 34 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 29 18 24 25 26 11 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 31 )->[32]->( 3 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 5 7 23 30 33 )->[34]->( 1 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 34 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 30 to worklist
  Adding insn 35 to worklist
  Adding insn 44 to worklist
  Adding insn 59 to worklist
  Adding insn 70 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 80 to worklist
  Adding insn 82 to worklist
  Adding insn 84 to worklist
  Adding insn 86 to worklist
  Adding insn 88 to worklist
  Adding insn 93 to worklist
  Adding insn 95 to worklist
  Adding insn 97 to worklist
  Adding insn 99 to worklist
  Adding insn 104 to worklist
  Adding insn 115 to worklist
  Adding insn 126 to worklist
  Adding insn 147 to worklist
  Adding insn 151 to worklist
  Adding insn 164 to worklist
  Adding insn 159 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 174 to worklist
  Adding insn 184 to worklist
  Adding insn 195 to worklist
  Adding insn 214 to worklist
  Adding insn 227 to worklist
  Adding insn 237 to worklist
  Adding insn 251 to worklist
  Adding insn 266 to worklist
Finished finding needed instructions:
processing block 34 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 260 to worklist
  Adding insn 256 to worklist
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
processing block 7 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
processing block 31 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
  Adding insn 244 to worklist
  Adding insn 243 to worklist
processing block 26 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
  Adding insn 194 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
  Adding insn 189 to worklist
processing block 30 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
  Adding insn 238 to worklist
  Adding insn 236 to worklist
  Adding insn 235 to worklist
  Adding insn 234 to worklist
  Adding insn 233 to worklist
  Adding insn 232 to worklist
processing block 29 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
  Adding insn 226 to worklist
  Adding insn 225 to worklist
  Adding insn 224 to worklist
  Adding insn 223 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
processing block 28 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 142 143 148 149 150 151 164 167 169 170
  Adding insn 216 to worklist
processing block 27 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 142 143 148 149 150 151 164 167 169 170
  Adding insn 213 to worklist
  Adding insn 212 to worklist
  Adding insn 211 to worklist
  Adding insn 210 to worklist
  Adding insn 209 to worklist
  Adding insn 208 to worklist
  Adding insn 207 to worklist
  Adding insn 206 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
processing block 17 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
  Adding insn 103 to worklist
processing block 18 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
  Adding insn 114 to worklist
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
processing block 25 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 179 to worklist
processing block 16 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 148 149 150 151 158 164 167 169 170
  Adding insn 98 to worklist
processing block 15 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
  Adding insn 96 to worklist
processing block 14 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
  Adding insn 94 to worklist
processing block 13 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
  Adding insn 92 to worklist
processing block 23 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
  Adding insn 165 to worklist
  Adding insn 163 to worklist
  Adding insn 162 to worklist
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
processing block 24 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
  Adding insn 173 to worklist
  Adding insn 172 to worklist
  Adding insn 171 to worklist
  Adding insn 170 to worklist
processing block 22 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 143 145 147 148 149 150 151 158 164 167 169 170
  Adding insn 150 to worklist
  Adding insn 149 to worklist
processing block 21 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 143 145 147 148 149 150 151 158 164 167 169 170
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
  Adding insn 143 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
  Adding insn 138 to worklist
  Adding insn 137 to worklist
  Adding insn 136 to worklist
  Adding insn 135 to worklist
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 132 to worklist
  Adding insn 131 to worklist
processing block 20 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144 145 146 147 148 149 150 151 158 164 167 169 170
  Adding insn 128 to worklist
processing block 19 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144 145 146 147 148 149 150 151 158 164 167 169 170
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
processing block 12 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
  Adding insn 87 to worklist
processing block 11 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
  Adding insn 85 to worklist
processing block 10 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 164 167 169 170
  Adding insn 83 to worklist
processing block 9 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 164 167 169 170
  Adding insn 81 to worklist
processing block 8 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 164 167 169 170
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 148 149 150 151 159 160 163 164 167 169 170
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 162 163 164 167 169 170
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 162 163 164 167 169 170
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
processing block 33 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
  Adding insn 253 to worklist
processing block 32 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
  Adding insn 250 to worklist
  Adding insn 249 to worklist
  Adding insn 248 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 35 n_edges 52 count 97 (  2.8)
;; Following path with 18 sets: 2 
deferring rescan insn with uid = 13.
deferring rescan insn with uid = 14.
deferring rescan insn with uid = 17.
deferring rescan insn with uid = 18.
deferring rescan insn with uid = 22.
;; Following path with 37 sets: 32 3 4 6 8 13 26 
deferring deletion of insn with uid = 30.
Purged non-fallthru edges from bb 3
deferring rescan insn with uid = 192.
deferring rescan insn with uid = 195.
;; Following path with 49 sets: 32 3 4 6 8 13 14 17 27 28 
deferring rescan insn with uid = 94.
deferring rescan insn with uid = 203.
deferring rescan insn with uid = 205.
deferring rescan insn with uid = 211.
deferring rescan insn with uid = 212.
deferring rescan insn with uid = 213.
;; Following path with 41 sets: 32 3 4 6 8 13 14 15 16 25 
deferring rescan insn with uid = 180.
deferring rescan insn with uid = 184.
;; Following path with 35 sets: 32 3 4 6 8 9 10 11 12 
deferring rescan insn with uid = 85.
;; Following path with 35 sets: 32 3 4 6 7 
;; Following path with 22 sets: 32 3 4 5 
;; Following path with 5 sets: 32 33 
;; Following path with 8 sets: 19 20 
deferring rescan insn with uid = 121.
;; Following path with 25 sets: 21 22 24 
deferring rescan insn with uid = 135.
deferring rescan insn with uid = 140.
deferring rescan insn with uid = 150.
deferring rescan insn with uid = 170.
;; Following path with 14 sets: 23 
;; Following path with 5 sets: 18 
deferring rescan insn with uid = 112.
deferring rescan insn with uid = 115.
;; Following path with 9 sets: 29 
;; Following path with 9 sets: 30 
;; Following path with 2 sets: 31 
;; Following path with 3 sets: 34 
deferring rescan insn with uid = 260.


try_optimize_cfg iteration 1

merging block 4 into block 3
changing bb of uid 31
changing bb of uid 32
  from 4 to 3
changing bb of uid 33
  from 4 to 3
changing bb of uid 34
  from 4 to 3
changing bb of uid 35
  from 4 to 3
deferring deletion of insn with uid = 31.
Merged blocks 3 and 4.
deferring deletion of insn with uid = 36.
Deleted label in block 5.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1



apply_relocate

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,7u} r1={9d,5u} r2={9d,5u} r3={8d,4u} r11={1d,33u} r12={5d} r13={1d,44u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={24d,20u} r25={1d,33u} r26={1d,33u,1d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,2u,1d} r134={1d,2u,1d} r135={1d,2u} r136={1d,2u} r137={1d,2u} r138={1d,4u} r139={1d,2u} r140={1d,2u} r141={1d,2u} r142={2d,3u,1d} r143={2d,3u} r144={2d,3u} r145={1d,2u} r146={1d,5u} r147={1d,8u} r148={2d,5u} r149={1d,2u} r150={1d,3u} r151={1d,2u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,2u} r158={1d,13u} r159={1d,2u} r160={1d,3u} r161={5d,1u} r162={1d,3u} r163={1d,2u} r164={1d,2u} r165={1d,1u} r166={1d,3u} r167={1d,1u} r168={1d,1u} r169={1d,4u} r170={1d,4u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} 
;;    total ref usage 987{627d,355u,5e} in 183{179 regular + 4 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143 148 149 150 151 164 166 167 168 169 170 171 172 173 174 175 176 177
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 143 148 149 150 151 164 166 167 168 169 170 171 172 173 174 175 176 177
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 arch/arm/kernel/module.c:51 (set (reg/v/f:SI 166 [ sechdrs ])
        (reg:SI 0 r0 [ sechdrs ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/module.c:51 (set (reg/v/f:SI 167 [ strtab ])
        (reg:SI 1 r1 [ strtab ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/module.c:51 (set (reg/v:SI 168 [ symindex ])
        (reg:SI 2 r2 [ symindex ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/kernel/module.c:51 (set (reg/v:SI 169 [ relindex ])
        (reg:SI 3 r3 [ relindex ])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/module.c:51 (set (reg/v/f:SI 170 [ module ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 module+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 module+0 S4 A32])
        (nil)))

(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 7 11 2 arch/arm/kernel/module.c:52 (set (reg:SI 172)
        (const_int 40 [0x28])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/module.c:52 (set (reg:SI 171)
        (mult:SI (reg:SI 172)
            (reg/v:SI 168 [ symindex ]))) 32 {*arm_mulsi3_v6} (nil))

(insn 12 11 13 2 arch/arm/kernel/module.c:52 (set (reg/v/f:SI 151 [ symsec ])
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (reg:SI 171))) 4 {*arm_addsi3} (nil))

(insn 13 12 14 2 arch/arm/kernel/module.c:53 (set (reg:SI 174)
        (reg:SI 172)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 40 [0x28])
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/module.c:53 (set (reg:SI 173)
        (mult:SI (reg:SI 172)
            (reg/v:SI 169 [ relindex ]))) 32 {*arm_mulsi3_v6} (nil))

(insn 15 14 16 2 arch/arm/kernel/module.c:53 (set (reg/v/f:SI 150 [ relsec ])
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (reg:SI 173))) 4 {*arm_addsi3} (nil))

(insn 16 15 17 2 arch/arm/kernel/module.c:54 (set (reg:SI 176 [ <variable>.sh_info ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ relsec ])
                (const_int 28 [0x1c])) [0 <variable>.sh_info+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/module.c:54 (set (reg:SI 177)
        (reg:SI 172)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 40 [0x28])
        (nil)))

(insn 18 17 19 2 arch/arm/kernel/module.c:54 (set (reg:SI 175)
        (mult:SI (reg:SI 172)
            (reg:SI 176 [ <variable>.sh_info ]))) 32 {*arm_mulsi3_v6} (nil))

(insn 19 18 20 2 arch/arm/kernel/module.c:54 (set (reg/v/f:SI 149 [ dstsec ])
        (plus:SI (reg/v/f:SI 166 [ sechdrs ])
            (reg:SI 175))) 4 {*arm_addsi3} (nil))

(insn 20 19 21 2 arch/arm/kernel/module.c:55 (set (reg:SI 164 [ D.18552 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ relsec ])
                (const_int 12 [0xc])) [0 <variable>.sh_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 2 arch/arm/kernel/module.c:55 (set (reg:SI 143 [ ivtmp.410 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 247 2 arch/arm/kernel/module.c:58 (set (reg/v:SI 148 [ i ])
        (reg:SI 143 [ ivtmp.410 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 2 -> ( 32)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 32) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 164
;; lr  def 	 24 [cc] 162 163 178
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
;; live  gen 	 24 [cc] 162 163 178
;; live  kill	

;; Pred edge  32 [98.0%] 
(code_label 247 22 25 3 49 "" [1 uses])

(note 25 247 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 3 arch/arm/kernel/module.c:67 (set (reg:SI 178)
        (plus:SI (reg:SI 143 [ ivtmp.410 ])
            (reg:SI 164 [ D.18552 ]))) 4 {*arm_addsi3} (nil))

(insn 27 26 28 3 arch/arm/kernel/module.c:67 (set (reg:SI 163 [ D.18553 ])
        (mem/s/j:SI (plus:SI (reg:SI 178)
                (const_int 4 [0x4])) [0 <variable>.r_info+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 3 arch/arm/kernel/module.c:67 (set (reg:SI 162 [ D.18554 ])
        (lshiftrt:SI (reg:SI 163 [ D.18553 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 29 28 32 3 arch/arm/kernel/module.c:67 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162 [ D.18554 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 32 29 33 3 arch/arm/kernel/module.c:68 (set (reg:SI 180 [ <variable>.sh_size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ symsec ])
                (const_int 20 [0x14])) [0 <variable>.sh_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 3 arch/arm/kernel/module.c:68 (set (reg:SI 179)
        (lshiftrt:SI (reg:SI 180 [ <variable>.sh_size ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (nil))

(insn 34 33 35 3 arch/arm/kernel/module.c:68 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162 [ D.18554 ])
            (reg:SI 179))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 35 34 37 3 arch/arm/kernel/module.c:68 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 3 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 162 163 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 162 163 164 167 169 170


;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 169 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 161 181 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 169 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 161 181 182
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%]  (fallthru)
(note 37 35 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 5 arch/arm/kernel/module.c:69 (set (reg/f:SI 181)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x111ae190>)) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 5 arch/arm/kernel/module.c:69 (set (reg/f:SI 182)
        (plus:SI (reg/v/f:SI 170 [ module ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 40 39 41 5 arch/arm/kernel/module.c:69 (set (reg:SI 0 r0)
        (reg/f:SI 181)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x111ae190>)
        (nil)))

(insn 41 40 42 5 arch/arm/kernel/module.c:69 (set (reg:SI 1 r1)
        (reg/f:SI 182)) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 5 arch/arm/kernel/module.c:69 (set (reg:SI 2 r2)
        (reg/v:SI 169 [ relindex ])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 5 arch/arm/kernel/module.c:69 (set (reg:SI 3 r3)
        (reg/v:SI 148 [ i ])) 167 {*arm_movsi_insn} (nil))

(call_insn 44 43 45 5 arch/arm/kernel/module.c:69 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 45 44 48 5 arch/arm/kernel/module.c:71 (set (reg:SI 161 [ D.18562 ])
        (const_int -8 [0xfffffffffffffff8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 162 163 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 149 151 162 164 167
;; lr  def 	 24 [cc] 145 146 159 160 183 184 185 186
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 162 163 164 167 169 170
;; live  gen 	 24 [cc] 145 146 159 160 183 184 185 186
;; live  kill	

;; Pred edge  3 [100.0%] 
(code_label 48 45 49 6 33 "" [1 uses])

(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 6 arch/arm/kernel/module.c:74 (set (reg:SI 183)
        (ashift:SI (reg:SI 162 [ D.18554 ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (nil))

(insn 51 50 52 6 arch/arm/kernel/module.c:74 (set (reg:SI 184 [ <variable>.sh_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ symsec ])
                (const_int 12 [0xc])) [0 <variable>.sh_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 6 arch/arm/kernel/module.c:74 (set (reg/v/f:SI 146 [ sym ])
        (plus:SI (reg:SI 183)
            (reg:SI 184 [ <variable>.sh_addr ]))) 4 {*arm_addsi3} (nil))

(insn 53 52 54 6 arch/arm/kernel/module.c:75 (set (reg:SI 185 [ <variable>.st_name ])
        (mem/s/j:SI (reg/v/f:SI 146 [ sym ]) [0 <variable>.st_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 6 arch/arm/kernel/module.c:75 (set (reg/v/f:SI 145 [ symname ])
        (plus:SI (reg/v/f:SI 167 [ strtab ])
            (reg:SI 185 [ <variable>.st_name ]))) 4 {*arm_addsi3} (nil))

(insn 55 54 56 6 arch/arm/kernel/module.c:77 (set (reg:SI 160 [ D.18568 ])
        (mem/s/j:SI (plus:SI (reg:SI 143 [ ivtmp.410 ])
                (reg:SI 164 [ D.18552 ])) [0 <variable>.r_offset+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 6 arch/arm/kernel/module.c:77 (set (reg:SI 159 [ D.18569 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ dstsec ])
                (const_int 20 [0x14])) [0 <variable>.sh_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 6 arch/arm/kernel/module.c:77 (set (reg:SI 186)
        (plus:SI (reg:SI 159 [ D.18569 ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 58 57 59 6 arch/arm/kernel/module.c:77 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160 [ D.18568 ])
            (reg:SI 186))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 59 58 60 6 arch/arm/kernel/module.c:77 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 148 149 150 151 159 160 163 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 148 149 150 151 159 160 163 164 167 169 170


;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  8 [100.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 159 160 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 159 160 169 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 161 187 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 148 159 160 169 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 161 187 188
;; live  kill	 14 [lr]

;; Pred edge  6 [0.0%]  (fallthru)
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 7 arch/arm/kernel/module.c:78 (set (reg/f:SI 187)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x111c3380>)) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 7 arch/arm/kernel/module.c:78 (set (reg/f:SI 188)
        (plus:SI (reg/v/f:SI 170 [ module ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 63 62 64 7 arch/arm/kernel/module.c:78 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 145 [ symname ])) 167 {*arm_movsi_insn} (nil))

(insn 64 63 65 7 arch/arm/kernel/module.c:78 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 160 [ D.18568 ])) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 7 arch/arm/kernel/module.c:78 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 159 [ D.18569 ])) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 7 arch/arm/kernel/module.c:78 (set (reg:SI 0 r0)
        (reg/f:SI 187)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x111c3380>)
        (nil)))

(insn 67 66 68 7 arch/arm/kernel/module.c:78 (set (reg:SI 1 r1)
        (reg/f:SI 188)) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 7 arch/arm/kernel/module.c:78 (set (reg:SI 2 r2)
        (reg/v:SI 169 [ relindex ])) 167 {*arm_movsi_insn} (nil))

(insn 69 68 70 7 arch/arm/kernel/module.c:78 (set (reg:SI 3 r3)
        (reg/v:SI 148 [ i ])) 167 {*arm_movsi_insn} (nil))

(call_insn 70 69 71 7 arch/arm/kernel/module.c:78 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 71 70 74 7 arch/arm/kernel/module.c:81 (set (reg:SI 161 [ D.18562 ])
        (const_int -8 [0xfffffffffffffff8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 148 149 150 151 160 163 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 160 163
;; lr  def 	 24 [cc] 147 158 189
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 148 149 150 151 160 163 164 167 169 170
;; live  gen 	 24 [cc] 147 158 189
;; live  kill	

;; Pred edge  6 [100.0%] 
(code_label 74 71 75 8 35 "" [1 uses])

(note 75 74 76 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 8 arch/arm/kernel/module.c:84 (set (reg:SI 189 [ <variable>.sh_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 149 [ dstsec ])
                (const_int 12 [0xc])) [0 <variable>.sh_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 8 arch/arm/kernel/module.c:84 (set (reg/v:SI 147 [ loc ])
        (plus:SI (reg:SI 160 [ D.18568 ])
            (reg:SI 189 [ <variable>.sh_addr ]))) 4 {*arm_addsi3} (nil))

(insn 78 77 79 8 arch/arm/kernel/module.c:86 (set (reg:SI 158 [ D.18574 ])
        (and:SI (reg:SI 163 [ D.18553 ])
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (nil))

(insn 79 78 80 8 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 29 [0x1d]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 80 79 268 8 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 13 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 164 167 169 170


;; Succ edge  13 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 164 167 169 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 268 80 81 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 81 268 82 9 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 28 [0x1c]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 82 81 269 9 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 118)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 19 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 164 167 169 170


;; Succ edge  19 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 164 167 169 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 269 82 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 83 269 84 10 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 84 83 270 10 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 118)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 10 -> ( 19 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 164 167 169 170


;; Succ edge  19 [29.0%] 
;; Succ edge  11 [71.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [71.0%]  (fallthru)
(note 270 84 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 85 270 86 11 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (reg:CC 24 cc)) 226 {*deleted_compare} (nil))

(jump_insn 86 85 271 11 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 241)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 31 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170


;; Succ edge  31 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 271 86 87 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 87 271 88 12 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 88 87 91 12 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 12 -> ( 18 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170


;; Succ edge  18 [29.0%] 
;; Succ edge  30 [71.0%]  (fallthru)

;; Start of basic block ( 8) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [50.0%] 
(code_label 91 88 273 13 43 "" [1 uses])

(note 273 91 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 92 273 93 13 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 42 [0x2a]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 93 92 274 13 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 13 -> ( 26 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170


;; Succ edge  26 [29.0%] 
;; Succ edge  14 [71.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  13 [71.0%]  (fallthru)
(note 274 93 94 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 94 274 95 14 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (reg:CC 24 cc)) 226 {*deleted_compare} (nil))

(jump_insn 95 94 275 14 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 14 -> ( 17 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170


;; Succ edge  17 [50.0%] 
;; Succ edge  15 [50.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  14 [50.0%]  (fallthru)
(note 275 95 96 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 96 275 97 15 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 38 [0x26]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 97 96 276 15 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 15 -> ( 18 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170


;; Succ edge  18 [29.0%] 
;; Succ edge  16 [71.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 148 149 150 151 158 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 148 149 150 151 158 164 167 169 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  15 [71.0%]  (fallthru)
(note 276 97 98 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 98 276 99 16 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 40 [0x28]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 99 98 102 16 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 177)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 16 -> ( 25 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 148 149 150 151 158 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 148 149 150 151 158 164 167 169 170


;; Succ edge  25 [29.0%] 
;; Succ edge  30 [71.0%]  (fallthru)

;; Start of basic block ( 14) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  14 [50.0%] 
(code_label 102 99 278 17 44 "" [1 uses])

(note 278 102 103 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 103 278 104 17 arch/arm/kernel/module.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.18574 ])
            (const_int 44 [0x2c]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 104 103 109 17 arch/arm/kernel/module.c:86 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 17 -> ( 30 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170


;; Succ edge  30 [50.0%] 
;; Succ edge  27 [50.0%]  (fallthru)

;; Start of basic block ( 12 15) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  def 	 157 190 191 192
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 164 167 169 170
;; live  gen 	 157 190 191 192
;; live  kill	

;; Pred edge  12 [29.0%] 
;; Pred edge  15 [29.0%] 
(code_label 109 104 110 18 39 "" [2 uses])

(note 110 109 111 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 18 arch/arm/kernel/module.c:93 (set (reg/f:SI 157 [ loc.265 ])
        (reg/v:SI 147 [ loc ])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 113 18 arch/arm/kernel/module.c:93 (set (reg:SI 190)
        (mem:SI (reg/v:SI 147 [ loc ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 113 112 114 18 arch/arm/kernel/module.c:93 (set (reg:SI 191 [ <variable>.st_value ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ sym ])
                (const_int 4 [0x4])) [0 <variable>.st_value+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 18 arch/arm/kernel/module.c:93 (set (reg:SI 192)
        (plus:SI (reg:SI 190)
            (reg:SI 191 [ <variable>.st_value ]))) 4 {*arm_addsi3} (nil))

(insn 115 114 118 18 arch/arm/kernel/module.c:93 (set (mem:SI (reg/v:SI 147 [ loc ]) [0 S4 A32])
        (reg:SI 192)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 140 141 144 193 194
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 145 146 147 148 149 150 151 158 164 167 169 170
;; live  gen 	 24 [cc] 140 141 144 193 194
;; live  kill	

;; Pred edge  9 [50.0%] 
;; Pred edge  10 [29.0%] 
(code_label 118 115 119 19 38 "" [2 uses])

(note 119 118 120 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 120 119 121 19 arch/arm/kernel/module.c:99 (set (reg/f:SI 141 [ loc.417 ])
        (reg/v:SI 147 [ loc ])) 167 {*arm_movsi_insn} (nil))

(insn 121 120 122 19 arch/arm/kernel/module.c:99 (set (reg:SI 140 [ temp.418 ])
        (mem:SI (reg/v:SI 147 [ loc ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 122 121 123 19 arch/arm/kernel/module.c:99 (set (reg:SI 193)
        (and:SI (reg:SI 140 [ temp.418 ])
            (const_int 16777215 [0xffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 123 122 124 19 arch/arm/kernel/module.c:99 (set (reg/v:SI 144 [ offset ])
        (ashift:SI (reg:SI 193)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 124 123 125 19 arch/arm/kernel/module.c:100 (set (reg:SI 194)
        (and:SI (reg/v:SI 144 [ offset ])
            (const_int 33554432 [0x2000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 125 124 126 19 arch/arm/kernel/module.c:100 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 194)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 126 125 127 19 arch/arm/kernel/module.c:100 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 129)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144 145 146 147 148 149 150 151 158 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144 145 146 147 148 149 150 151 158 164 167 169 170


;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144 145 146 147 148 149 150 151 158 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144 145 146 147 148 149 150 151 158 164 167 169 170
;; live  gen 	 144
;; live  kill	

;; Pred edge  19 [50.0%]  (fallthru)
(note 127 126 128 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 128 127 129 20 arch/arm/kernel/module.c:101 (set (reg/v:SI 144 [ offset ])
        (plus:SI (reg/v:SI 144 [ offset ])
            (const_int -67108864 [0xfffffffffc000000]))) 4 {*arm_addsi3} (nil))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144 145 146 147 148 149 150 151 158 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144 145 146 147 148 149 150 151 158 164 167 169 170


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 19 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144 145 146 147 148 149 150 151 158 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 146 147
;; lr  def 	 24 [cc] 138 139 156 195 196 197 198 199 200 201 202 203 204
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 141 143 144 145 146 147 148 149 150 151 158 164 167 169 170
;; live  gen 	 24 [cc] 138 139 156 195 196 197 198 199 200 201 202 203 204
;; live  kill	

;; Pred edge  19 [50.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 129 128 130 21 45 "" [1 uses])

(note 130 129 131 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 131 130 132 21 arch/arm/kernel/module.c:103 (set (reg:SI 139 [ temp.419 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ sym ])
                (const_int 4 [0x4])) [0 <variable>.st_value+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 21 arch/arm/kernel/module.c:103 (set (reg:SI 195)
        (minus:SI (reg:SI 139 [ temp.419 ])
            (reg/v:SI 147 [ loc ]))) 28 {*arm_subsi3_insn} (nil))

(insn 133 132 134 21 arch/arm/kernel/module.c:103 (set (reg:SI 156 [ D.18586 ])
        (plus:SI (reg:SI 195)
            (reg/v:SI 144 [ offset ]))) 4 {*arm_addsi3} (nil))

(insn 134 133 135 21 arch/arm/kernel/module.c:103 (set (reg/v:SI 138 [ offset.420 ])
        (reg:SI 156 [ D.18586 ])) 167 {*arm_movsi_insn} (nil))

(insn 135 134 136 21 arch/arm/kernel/module.c:104 (set (reg:SI 196)
        (and:SI (reg:SI 156 [ D.18586 ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 136 135 137 21 arch/arm/kernel/module.c:104 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 137 136 138 21 arch/arm/kernel/module.c:104 (set (reg:SI 198)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 138 137 139 21 arch/arm/kernel/module.c:104 (set (reg:QI 197)
        (subreg:QI (reg:SI 198) 0)) 178 {*arm_movqi_insn} (nil))

(insn 139 138 140 21 arch/arm/kernel/module.c:105 (set (reg:SI 200)
        (const_int -33554431 [0xfffffffffe000001])) 167 {*arm_movsi_insn} (nil))

(insn 140 139 141 21 arch/arm/kernel/module.c:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156 [ D.18586 ])
            (reg:SI 200))) 219 {*arm_cmpsi_insn} (nil))

(insn 141 140 142 21 arch/arm/kernel/module.c:105 (set (reg:SI 201)
        (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 142 141 143 21 arch/arm/kernel/module.c:105 (set (reg:QI 199)
        (subreg:QI (reg:SI 201) 0)) 178 {*arm_movqi_insn} (nil))

(insn 143 142 144 21 arch/arm/kernel/module.c:105 (set (reg:SI 202)
        (ior:SI (subreg:SI (reg:QI 197) 0)
            (subreg:SI (reg:QI 199) 0))) 89 {*arm_iorsi3} (nil))

(insn 144 143 145 21 arch/arm/kernel/module.c:105 (set (reg:QI 203)
        (subreg:QI (reg:SI 202) 0)) 178 {*arm_movqi_insn} (nil))

(insn 145 144 146 21 arch/arm/kernel/module.c:105 (set (reg:SI 204)
        (zero_extend:SI (reg:QI 203))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 146 145 147 21 arch/arm/kernel/module.c:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 204)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 147 146 148 21 arch/arm/kernel/module.c:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 152)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 21 -> ( 23 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 143 145 147 148 149 150 151 158 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 143 145 147 148 149 150 151 158 164 167 169 170


;; Succ edge  23 [0.0%] 
;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 143 145 147 148 149 150 151 158 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc] 205
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 143 145 147 148 149 150 151 158 164 167 169 170
;; live  gen 	 24 [cc] 205
;; live  kill	

;; Pred edge  21 [100.0%]  (fallthru)
(note 148 147 149 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 149 148 150 22 arch/arm/kernel/module.c:104 discrim 1 (set (reg:SI 205)
        (const_int 33554431 [0x1ffffff])) 167 {*arm_movsi_insn} (nil))

(insn 150 149 151 22 arch/arm/kernel/module.c:104 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156 [ D.18586 ])
            (reg:SI 205))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 151 150 152 22 arch/arm/kernel/module.c:104 discrim 1 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 168)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 143 145 147 148 149 150 151 158 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 143 145 147 148 149 150 151 158 164 167 169 170


;; Succ edge  23 [0.0%]  (fallthru)
;; Succ edge  24 [100.0%] 

;; Start of basic block ( 21 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 145 147 148 158 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 145 147 148 158 169 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 161 206 207
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 145 147 148 158 169 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 161 206 207
;; live  kill	 14 [lr]

;; Pred edge  21 [0.0%] 
;; Pred edge  22 [0.0%]  (fallthru)
(code_label 152 151 153 23 46 "" [1 uses])

(note 153 152 154 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 154 153 155 23 arch/arm/kernel/module.c:107 (set (reg/f:SI 206)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x111c33f0>)) 167 {*arm_movsi_insn} (nil))

(insn 155 154 156 23 arch/arm/kernel/module.c:107 (set (reg/f:SI 207)
        (plus:SI (reg/v/f:SI 170 [ module ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 156 155 157 23 arch/arm/kernel/module.c:107 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 145 [ symname ])) 167 {*arm_movsi_insn} (nil))

(insn 157 156 158 23 arch/arm/kernel/module.c:107 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 158 [ D.18574 ])) 167 {*arm_movsi_insn} (nil))

(insn 158 157 159 23 arch/arm/kernel/module.c:107 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/v:SI 147 [ loc ])) 167 {*arm_movsi_insn} (nil))

(insn 159 158 160 23 arch/arm/kernel/module.c:107 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 139 [ temp.419 ])) 167 {*arm_movsi_insn} (nil))

(insn 160 159 161 23 arch/arm/kernel/module.c:107 (set (reg:SI 0 r0)
        (reg/f:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x111c33f0>)
        (nil)))

(insn 161 160 162 23 arch/arm/kernel/module.c:107 (set (reg:SI 1 r1)
        (reg/f:SI 207)) 167 {*arm_movsi_insn} (nil))

(insn 162 161 163 23 arch/arm/kernel/module.c:107 (set (reg:SI 2 r2)
        (reg/v:SI 169 [ relindex ])) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 23 arch/arm/kernel/module.c:107 (set (reg:SI 3 r3)
        (reg/v:SI 148 [ i ])) 167 {*arm_movsi_insn} (nil))

(call_insn 164 163 165 23 arch/arm/kernel/module.c:107 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 165 164 168 23 arch/arm/kernel/module.c:111 (set (reg:SI 161 [ D.18562 ])
        (const_int -8 [0xfffffffffffffff8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 143 148 149 150 151 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 140 141
;; lr  def 	 208 209 210 211
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 140 141 143 148 149 150 151 164 167 169 170
;; live  gen 	 208 209 210 211
;; live  kill	

;; Pred edge  22 [100.0%] 
(code_label 168 165 169 24 47 "" [1 uses])

(note 169 168 170 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 170 169 171 24 arch/arm/kernel/module.c:117 (set (reg:SI 208)
        (ashiftrt:SI (reg:SI 156 [ D.18586 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 171 170 172 24 arch/arm/kernel/module.c:117 (set (reg:SI 209)
        (and:SI (reg:SI 208)
            (const_int 16777215 [0xffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 172 171 173 24 arch/arm/kernel/module.c:117 (set (reg:SI 210)
        (and:SI (reg:SI 140 [ temp.418 ])
            (const_int -16777216 [0xffffffffff000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 173 172 174 24 arch/arm/kernel/module.c:117 (set (reg:SI 211)
        (ior:SI (reg:SI 209)
            (reg:SI 210))) 89 {*arm_iorsi3} (nil))

(insn 174 173 177 24 arch/arm/kernel/module.c:117 (set (mem:SI (reg/f:SI 141 [ loc.417 ]) [0 S4 A32])
        (reg:SI 211)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 24 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 148 149 150 151 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 137 212 213 214 215
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 148 149 150 151 164 167 169 170
;; live  gen 	 137 212 213 214 215
;; live  kill	

;; Pred edge  16 [29.0%] 
(code_label 177 174 178 25 40 "" [1 uses])

(note 178 177 179 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 25 arch/arm/kernel/module.c:125 (set (reg/f:SI 137 [ loc.423 ])
        (reg/v:SI 147 [ loc ])) 167 {*arm_movsi_insn} (nil))

(insn 180 179 181 25 arch/arm/kernel/module.c:126 (set (reg:SI 213)
        (mem:SI (reg/v:SI 147 [ loc ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 181 180 182 25 arch/arm/kernel/module.c:126 (set (reg:SI 212)
        (and:SI (reg:SI 213)
            (const_int -268435441 [0xfffffffff000000f]))) 67 {*arm_andsi3_insn} (nil))

(insn 182 181 183 25 arch/arm/kernel/module.c:126 (set (reg:SI 215)
        (ior:SI (reg:SI 212)
            (const_int 27262976 [0x1a00000]))) 89 {*arm_iorsi3} (nil))

(insn 183 182 184 25 arch/arm/kernel/module.c:126 (set (reg:SI 214)
        (ior:SI (reg:SI 215)
            (const_int 61440 [0xf000]))) 89 {*arm_iorsi3} (expr_list:REG_EQUAL (ior:SI (reg:SI 212)
            (const_int 27324416 [0x1a0f000]))
        (nil)))

(insn 184 183 187 25 arch/arm/kernel/module.c:126 (set (mem:SI (reg/v:SI 147 [ loc ]) [0 S4 A32])
        (reg:SI 214)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  def 	 136 216 217 218 219 220
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 164 167 169 170
;; live  gen 	 136 216 217 218 219 220
;; live  kill	

;; Pred edge  13 [29.0%] 
(code_label 187 184 188 26 41 "" [1 uses])

(note 188 187 189 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 26 arch/arm/kernel/module.c:130 (set (reg/f:SI 136 [ loc.425 ])
        (reg/v:SI 147 [ loc ])) 167 {*arm_movsi_insn} (nil))

(insn 190 189 191 26 arch/arm/kernel/module.c:131 (set (reg:SI 217 [ <variable>.st_value ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ sym ])
                (const_int 4 [0x4])) [0 <variable>.st_value+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 191 190 192 26 arch/arm/kernel/module.c:131 (set (reg:SI 216)
        (minus:SI (reg:SI 217 [ <variable>.st_value ])
            (reg/v:SI 147 [ loc ]))) 28 {*arm_subsi3_insn} (nil))

(insn 192 191 193 26 arch/arm/kernel/module.c:131 (set (reg:SI 219)
        (mem:SI (reg/v:SI 147 [ loc ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 193 192 194 26 arch/arm/kernel/module.c:131 (set (reg:SI 218)
        (plus:SI (reg:SI 216)
            (reg:SI 219))) 4 {*arm_addsi3} (nil))

(insn 194 193 195 26 arch/arm/kernel/module.c:131 (set (reg:SI 220)
        (and:SI (reg:SI 218)
            (const_int 2147483647 [0x7fffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn 195 194 199 26 arch/arm/kernel/module.c:131 (set (mem:SI (reg/v:SI 147 [ loc ]) [0 S4 A32])
        (reg:SI 220)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 26 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 158
;; lr  def 	 24 [cc] 133 134 135 142 152 153 154 155 221 222 223 224 225
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 146 147 148 149 150 151 158 164 167 169 170
;; live  gen 	 24 [cc] 133 134 135 142 152 153 154 155 221 222 223 224 225
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 199 195 200 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 200 199 201 27 arch/arm/kernel/module.c:136 (set (reg/f:SI 135 [ loc.429 ])
        (reg/v:SI 147 [ loc ])) 167 {*arm_movsi_insn} (nil))

(insn 201 200 202 27 arch/arm/kernel/module.c:136 (set (reg:SI 134 [ temp.430 ])
        (mem:SI (reg/f:SI 135 [ loc.429 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 202 201 203 27 arch/arm/kernel/module.c:136 (set (reg/v:SI 133 [ offset.431 ])
        (reg:SI 134 [ temp.430 ])) 167 {*arm_movsi_insn} (nil))

(insn 203 202 204 27 arch/arm/kernel/module.c:137 (set (reg:SI 221)
        (and:SI (reg:SI 134 [ temp.430 ])
            (const_int 983040 [0xf0000]))) 67 {*arm_andsi3_insn} (nil))

(insn 204 203 205 27 arch/arm/kernel/module.c:137 (set (reg:SI 155 [ D.18603 ])
        (ashiftrt:SI (reg:SI 221)
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (nil))

(insn 205 204 206 27 arch/arm/kernel/module.c:137 (set (reg:SI 222)
        (ashift:SI (reg:SI 134 [ temp.430 ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 206 205 207 27 arch/arm/kernel/module.c:137 (set (reg:SI 154 [ D.18604 ])
        (lshiftrt:SI (reg:SI 222)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ temp.430 ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 207 206 208 27 arch/arm/kernel/module.c:138 (set (reg:SI 223)
        (ior:SI (reg:SI 155 [ D.18603 ])
            (reg:SI 154 [ D.18604 ]))) 89 {*arm_iorsi3} (nil))

(insn 208 207 209 27 arch/arm/kernel/module.c:138 (set (reg:SI 153 [ D.18605 ])
        (xor:SI (reg:SI 223)
            (const_int 32768 [0x8000]))) 96 {*arm_xorsi3} (nil))

(insn 209 208 210 27 arch/arm/kernel/module.c:140 (set (reg:SI 224)
        (plus:SI (reg:SI 153 [ D.18605 ])
            (const_int -32768 [0xffffffffffff8000]))) 4 {*arm_addsi3} (nil))

(insn 210 209 211 27 arch/arm/kernel/module.c:140 (set (reg:SI 225 [ <variable>.st_value ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ sym ])
                (const_int 4 [0x4])) [0 <variable>.st_value+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 211 210 212 27 arch/arm/kernel/module.c:140 (set (reg/v:SI 142 [ offset.415 ])
        (plus:SI (reg:SI 224)
            (reg:SI 225 [ <variable>.st_value ]))) 4 {*arm_addsi3} (nil))

(insn 212 211 213 27 arch/arm/kernel/module.c:140 (set (reg:SI 152 [ D.18607 ])
        (reg/v:SI 142 [ offset.415 ])) 167 {*arm_movsi_insn} (nil))

(insn 213 212 214 27 arch/arm/kernel/module.c:141 (set (reg:CC 24 cc)
        (reg:CC 24 cc)) 226 {*deleted_compare} (nil))

(jump_insn 214 213 215 27 arch/arm/kernel/module.c:141 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 217)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 27 -> ( 28 29)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 142 143 148 149 150 151 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 142 143 148 149 150 151 164 167 169 170


;; Succ edge  28 [28.0%]  (fallthru)
;; Succ edge  29 [72.0%] 

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 142 143 148 149 150 151 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 142 143 148 149 150 151 164 167 169 170
;; live  gen 	 142
;; live  kill	

;; Pred edge  27 [28.0%]  (fallthru)
(note 215 214 216 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 216 215 217 28 arch/arm/kernel/module.c:142 (set (reg/v:SI 142 [ offset.415 ])
        (ashiftrt:SI (reg/v:SI 142 [ offset.415 ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))
;; End of basic block 28 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 142 143 148 149 150 151 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 142 143 148 149 150 151 164 167 169 170


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 27 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 142 143 148 149 150 151 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 142
;; lr  def 	 226 227 228 229 230 231 232 233
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 142 143 148 149 150 151 164 167 169 170
;; live  gen 	 226 227 228 229 230 231 232 233
;; live  kill	

;; Pred edge  27 [72.0%] 
;; Pred edge  28 [100.0%]  (fallthru)
(code_label 217 216 218 29 48 "" [1 uses])

(note 218 217 219 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 219 218 220 29 arch/arm/kernel/module.c:145 (set (reg:SI 226)
        (and:SI (reg/v:SI 142 [ offset.415 ])
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (nil))

(insn 220 219 221 29 arch/arm/kernel/module.c:145 (set (reg:SI 227)
        (ashift:SI (reg:SI 226)
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (nil))

(insn 221 220 222 29 arch/arm/kernel/module.c:145 (set (reg:SI 229)
        (ashift:SI (reg/v:SI 142 [ offset.415 ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 222 221 223 29 arch/arm/kernel/module.c:145 (set (reg:SI 228)
        (lshiftrt:SI (reg:SI 229)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg/v:SI 142 [ offset.415 ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 223 222 224 29 arch/arm/kernel/module.c:145 (set (reg:SI 230)
        (ior:SI (reg:SI 227)
            (reg:SI 228))) 89 {*arm_iorsi3} (nil))

(insn 224 223 225 29 arch/arm/kernel/module.c:145 (set (reg:SI 232)
        (const_int -987136 [0xfffffffffff0f000])) 167 {*arm_movsi_insn} (nil))

(insn 225 224 226 29 arch/arm/kernel/module.c:145 (set (reg:SI 231)
        (and:SI (reg:SI 134 [ temp.430 ])
            (reg:SI 232))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ temp.430 ])
            (const_int -987136 [0xfffffffffff0f000]))
        (nil)))

(insn 226 225 227 29 arch/arm/kernel/module.c:145 (set (reg:SI 233)
        (ior:SI (reg:SI 230)
            (reg:SI 231))) 89 {*arm_iorsi3} (nil))

(insn 227 226 230 29 arch/arm/kernel/module.c:145 (set (mem:SI (reg/f:SI 135 [ loc.429 ]) [0 S4 A32])
        (reg:SI 233)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 29 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 17 12 16) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 161 234 235
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 161 234 235
;; live  kill	 14 [lr]

;; Pred edge  17 [50.0%] 
;; Pred edge  12 [71.0%]  (fallthru)
;; Pred edge  16 [71.0%]  (fallthru)
(code_label 230 227 231 30 36 "" [1 uses])

(note 231 230 232 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 232 231 233 30 arch/arm/kernel/module.c:243 (set (reg/f:SI 234)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x111b02c0>)) 167 {*arm_movsi_insn} (nil))

(insn 233 232 234 30 arch/arm/kernel/module.c:243 (set (reg/f:SI 235)
        (plus:SI (reg/v/f:SI 170 [ module ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 234 233 235 30 arch/arm/kernel/module.c:243 (set (reg:SI 0 r0)
        (reg/f:SI 234)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x111b02c0>)
        (nil)))

(insn 235 234 236 30 arch/arm/kernel/module.c:243 (set (reg:SI 1 r1)
        (reg/f:SI 235)) 167 {*arm_movsi_insn} (nil))

(insn 236 235 237 30 arch/arm/kernel/module.c:243 (set (reg:SI 2 r2)
        (reg:SI 158 [ D.18574 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 237 236 238 30 arch/arm/kernel/module.c:243 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 238 237 241 30 arch/arm/kernel/module.c:245 (set (reg:SI 161 [ D.18562 ])
        (const_int -8 [0xfffffffffffffff8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 30 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 29 18 24 25 26 11) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 148
;; lr  def 	 143 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
;; live  gen 	 143 148
;; live  kill	

;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  11 [50.0%] 
(code_label 241 238 242 31 37 "" [1 uses])

(note 242 241 243 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 243 242 244 31 arch/arm/kernel/module.c:58 (set (reg/v:SI 148 [ i ])
        (plus:SI (reg/v:SI 148 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 244 243 245 31 arch/arm/kernel/module.c:58 (set (reg:SI 143 [ ivtmp.410 ])
        (plus:SI (reg:SI 143 [ ivtmp.410 ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 31 -> ( 32)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170


;; Succ edge  32 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 150
;; lr  def 	 24 [cc] 236 237
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
;; live  gen 	 24 [cc] 236 237
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%]  (fallthru,dfs_back)
(code_label 245 244 246 32 31 "" [0 uses])

(note 246 245 248 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 248 246 249 32 arch/arm/kernel/module.c:58 (set (reg:SI 237 [ <variable>.sh_size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ relsec ])
                (const_int 20 [0x14])) [0 <variable>.sh_size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 249 248 250 32 arch/arm/kernel/module.c:58 (set (reg:SI 236)
        (lshiftrt:SI (reg:SI 237 [ <variable>.sh_size ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 250 249 251 32 arch/arm/kernel/module.c:58 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 148 [ i ])
            (reg:SI 236))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 251 250 252 32 arch/arm/kernel/module.c:58 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 247)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9800 [0x2648])
        (nil)))
;; End of basic block 32 -> ( 3 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 148 149 150 151 164 167 169 170


;; Succ edge  3 [98.0%] 
;; Succ edge  33 [2.0%]  (fallthru)

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 161
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 161
;; live  kill	

;; Pred edge  32 [2.0%]  (fallthru)
(note 252 251 253 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 253 252 254 33 arch/arm/kernel/module.c:248 (set (reg:SI 161 [ D.18562 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 5 7 23 30 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161
;; lr  def 	 0 [r0] 165
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161
;; live  gen 	 0 [r0] 165
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 254 253 255 34 34 "" [0 uses])

(note 255 254 256 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 256 255 260 34 arch/arm/kernel/module.c:249 (set (reg:SI 165 [ <result> ])
        (reg:SI 161 [ D.18562 ])) 167 {*arm_movsi_insn} (nil))

(insn 260 256 266 34 arch/arm/kernel/module.c:249 (set (reg/i:SI 0 r0)
        (reg:SI 161 [ D.18562 ])) 167 {*arm_movsi_insn} (nil))

(insn 266 260 0 34 arch/arm/kernel/module.c:249 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 34 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 30.
deleting insn with uid = 31.
deleting insn with uid = 36.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 14.
deleting insn with uid = 14.
rescanning insn with uid = 17.
deleting insn with uid = 17.
rescanning insn with uid = 18.
deleting insn with uid = 18.
rescanning insn with uid = 22.
deleting insn with uid = 22.
rescanning insn with uid = 85.
deleting insn with uid = 85.
rescanning insn with uid = 94.
deleting insn with uid = 94.
rescanning insn with uid = 112.
deleting insn with uid = 112.
rescanning insn with uid = 115.
deleting insn with uid = 115.
rescanning insn with uid = 121.
deleting insn with uid = 121.
rescanning insn with uid = 135.
deleting insn with uid = 135.
rescanning insn with uid = 140.
deleting insn with uid = 140.
rescanning insn with uid = 150.
deleting insn with uid = 150.
rescanning insn with uid = 170.
deleting insn with uid = 170.
rescanning insn with uid = 180.
deleting insn with uid = 180.
rescanning insn with uid = 184.
deleting insn with uid = 184.
rescanning insn with uid = 192.
deleting insn with uid = 192.
rescanning insn with uid = 195.
deleting insn with uid = 195.
rescanning insn with uid = 203.
deleting insn with uid = 203.
rescanning insn with uid = 205.
deleting insn with uid = 205.
rescanning insn with uid = 211.
deleting insn with uid = 211.
rescanning insn with uid = 212.
deleting insn with uid = 212.
rescanning insn with uid = 213.
deleting insn with uid = 213.
rescanning insn with uid = 260.
deleting insn with uid = 260.
ending the processing of deferred insns

;; Function module_alloc (module_alloc)[0:990]


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


module_alloc

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r11={1d,2u} r12={2d} r13={1d,7u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 174{142d,32u,0e} in 21{20 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 32 to worklist
  Adding insn 20 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 26 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 2 to worklist
  Adding insn 36 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
;; Following path with 23 sets: 2 
deferring rescan insn with uid = 15.
deferring rescan insn with uid = 16.
deferring rescan insn with uid = 26.
deferring rescan insn with uid = 26.


try_optimize_cfg iteration 1



module_alloc

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r11={1d,2u} r12={2d} r13={1d,7u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 174{142d,32u,0e} in 21{20 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139 140 141 142
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133 134 135 136 137 138 139 140 141 142
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 36 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 36 4 2 2 (set (reg:SI 139)
        (reg:SI 14 lr)) 167 {*arm_movsi_insn} (nil))

(insn 2 36 3 2 arch/arm/kernel/module.c:41 (set (reg/v:SI 137 [ size ])
        (reg:SI 0 r0 [ size ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/module.c:42 (set (reg/f:SI 138)
        (symbol_ref:SI ("pgprot_kernel") [flags 0xc0] <var_decl 0x10e750c0 pgprot_kernel>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/module.c:42 (set (reg:SI 134 [ pgprot_kernel.262 ])
        (mem/c/i:SI (reg/f:SI 138) [0 pgprot_kernel+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/module.c:42 (set (reg/f:SI 133 [ D.18515 ])
        (reg:SI 139)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/module.c:42 (set (reg:SI 140)
        (const_int -1075838976 [0xffffffffbfe00000])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/module.c:42 (set (reg:SI 141)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/module.c:42 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 141)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/module.c:42 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 134 [ pgprot_kernel.262 ])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/module.c:42 (set (reg:SI 142)
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/kernel/module.c:42 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 142)) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/module.c:42 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/module.c:42 (set (reg:SI 0 r0)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/module.c:42 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 arch/arm/kernel/module.c:42 (set (reg:SI 2 r2)
        (const_int -1090519040 [0xffffffffbf000000])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 2 arch/arm/kernel/module.c:42 (set (reg:SI 3 r3)
        (reg:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -1075838976 [0xffffffffbfe00000])
        (nil)))

(call_insn 20 19 21 2 arch/arm/kernel/module.c:42 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vmalloc_node_range") [flags 0x41] <function_decl 0x10fb8e80 __vmalloc_node_range>) [0 S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 21 20 22 2 arch/arm/kernel/module.c:42 (set (reg/f:SI 135 [ D.18513 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 22 21 26 2 arch/arm/kernel/module.c:45 (set (reg/f:SI 136 [ <result> ])
        (reg/f:SI 135 [ D.18513 ])) 167 {*arm_movsi_insn} (nil))

(insn 26 22 32 2 arch/arm/kernel/module.c:45 (set (reg/i:SI 0 r0)
        (reg/i:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 32 26 0 2 arch/arm/kernel/module.c:45 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 15.
deleting insn with uid = 15.
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 26.
deleting insn with uid = 26.
ending the processing of deferred insns
