/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* A */
.set A__0__DR, CYREG_GPIO_PRT2_DR
.set A__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set A__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set A__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set A__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set A__0__HSIOM_MASK, 0x00000F00
.set A__0__HSIOM_SHIFT, 8
.set A__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set A__0__INTR, CYREG_GPIO_PRT2_INTR
.set A__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set A__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set A__0__MASK, 0x04
.set A__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set A__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set A__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set A__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set A__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set A__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set A__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set A__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set A__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set A__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set A__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set A__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set A__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set A__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set A__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set A__0__PC, CYREG_GPIO_PRT2_PC
.set A__0__PC2, CYREG_GPIO_PRT2_PC2
.set A__0__PORT, 2
.set A__0__PS, CYREG_GPIO_PRT2_PS
.set A__0__SHIFT, 2
.set A__DR, CYREG_GPIO_PRT2_DR
.set A__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set A__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set A__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set A__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set A__INTR, CYREG_GPIO_PRT2_INTR
.set A__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set A__INTSTAT, CYREG_GPIO_PRT2_INTR
.set A__MASK, 0x04
.set A__PA__CFG0, CYREG_UDB_PA2_CFG0
.set A__PA__CFG1, CYREG_UDB_PA2_CFG1
.set A__PA__CFG10, CYREG_UDB_PA2_CFG10
.set A__PA__CFG11, CYREG_UDB_PA2_CFG11
.set A__PA__CFG12, CYREG_UDB_PA2_CFG12
.set A__PA__CFG13, CYREG_UDB_PA2_CFG13
.set A__PA__CFG14, CYREG_UDB_PA2_CFG14
.set A__PA__CFG2, CYREG_UDB_PA2_CFG2
.set A__PA__CFG3, CYREG_UDB_PA2_CFG3
.set A__PA__CFG4, CYREG_UDB_PA2_CFG4
.set A__PA__CFG5, CYREG_UDB_PA2_CFG5
.set A__PA__CFG6, CYREG_UDB_PA2_CFG6
.set A__PA__CFG7, CYREG_UDB_PA2_CFG7
.set A__PA__CFG8, CYREG_UDB_PA2_CFG8
.set A__PA__CFG9, CYREG_UDB_PA2_CFG9
.set A__PC, CYREG_GPIO_PRT2_PC
.set A__PC2, CYREG_GPIO_PRT2_PC2
.set A__PORT, 2
.set A__PS, CYREG_GPIO_PRT2_PS
.set A__SHIFT, 2

/* B */
.set B__0__DR, CYREG_GPIO_PRT2_DR
.set B__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set B__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set B__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set B__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set B__0__HSIOM_MASK, 0x0000F000
.set B__0__HSIOM_SHIFT, 12
.set B__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set B__0__INTR, CYREG_GPIO_PRT2_INTR
.set B__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set B__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set B__0__MASK, 0x08
.set B__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set B__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set B__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set B__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set B__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set B__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set B__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set B__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set B__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set B__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set B__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set B__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set B__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set B__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set B__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set B__0__PC, CYREG_GPIO_PRT2_PC
.set B__0__PC2, CYREG_GPIO_PRT2_PC2
.set B__0__PORT, 2
.set B__0__PS, CYREG_GPIO_PRT2_PS
.set B__0__SHIFT, 3
.set B__DR, CYREG_GPIO_PRT2_DR
.set B__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set B__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set B__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set B__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set B__INTR, CYREG_GPIO_PRT2_INTR
.set B__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set B__INTSTAT, CYREG_GPIO_PRT2_INTR
.set B__MASK, 0x08
.set B__PA__CFG0, CYREG_UDB_PA2_CFG0
.set B__PA__CFG1, CYREG_UDB_PA2_CFG1
.set B__PA__CFG10, CYREG_UDB_PA2_CFG10
.set B__PA__CFG11, CYREG_UDB_PA2_CFG11
.set B__PA__CFG12, CYREG_UDB_PA2_CFG12
.set B__PA__CFG13, CYREG_UDB_PA2_CFG13
.set B__PA__CFG14, CYREG_UDB_PA2_CFG14
.set B__PA__CFG2, CYREG_UDB_PA2_CFG2
.set B__PA__CFG3, CYREG_UDB_PA2_CFG3
.set B__PA__CFG4, CYREG_UDB_PA2_CFG4
.set B__PA__CFG5, CYREG_UDB_PA2_CFG5
.set B__PA__CFG6, CYREG_UDB_PA2_CFG6
.set B__PA__CFG7, CYREG_UDB_PA2_CFG7
.set B__PA__CFG8, CYREG_UDB_PA2_CFG8
.set B__PA__CFG9, CYREG_UDB_PA2_CFG9
.set B__PC, CYREG_GPIO_PRT2_PC
.set B__PC2, CYREG_GPIO_PRT2_PC2
.set B__PORT, 2
.set B__PS, CYREG_GPIO_PRT2_PS
.set B__SHIFT, 3

/* Clock */
.set Clock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set Clock__DIV_ID, 0x00000041
.set Clock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock__PA_DIV_ID, 0x000000FF
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set Clock_1__DIV_ID, 0x00000040
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_1__PA_DIV_ID, 0x000000FF

/* LED_1 */
.set LED_1__0__DR, CYREG_GPIO_PRT2_DR
.set LED_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_1__0__HSIOM_MASK, 0x000F0000
.set LED_1__0__HSIOM_SHIFT, 16
.set LED_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set LED_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_1__0__MASK, 0x10
.set LED_1__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set LED_1__0__OUT_SEL_SHIFT, 8
.set LED_1__0__OUT_SEL_VAL, 0
.set LED_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_1__0__PC, CYREG_GPIO_PRT2_PC
.set LED_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set LED_1__0__PORT, 2
.set LED_1__0__PS, CYREG_GPIO_PRT2_PS
.set LED_1__0__SHIFT, 4
.set LED_1__DR, CYREG_GPIO_PRT2_DR
.set LED_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_1__INTR, CYREG_GPIO_PRT2_INTR
.set LED_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_1__MASK, 0x10
.set LED_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_1__PC, CYREG_GPIO_PRT2_PC
.set LED_1__PC2, CYREG_GPIO_PRT2_PC2
.set LED_1__PORT, 2
.set LED_1__PS, CYREG_GPIO_PRT2_PS
.set LED_1__SHIFT, 4

/* LED_2 */
.set LED_2__0__DR, CYREG_GPIO_PRT2_DR
.set LED_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_2__0__HSIOM_MASK, 0x00F00000
.set LED_2__0__HSIOM_SHIFT, 20
.set LED_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_2__0__INTR, CYREG_GPIO_PRT2_INTR
.set LED_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_2__0__MASK, 0x20
.set LED_2__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set LED_2__0__OUT_SEL_SHIFT, 10
.set LED_2__0__OUT_SEL_VAL, 2
.set LED_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_2__0__PC, CYREG_GPIO_PRT2_PC
.set LED_2__0__PC2, CYREG_GPIO_PRT2_PC2
.set LED_2__0__PORT, 2
.set LED_2__0__PS, CYREG_GPIO_PRT2_PS
.set LED_2__0__SHIFT, 5
.set LED_2__DR, CYREG_GPIO_PRT2_DR
.set LED_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_2__INTR, CYREG_GPIO_PRT2_INTR
.set LED_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_2__MASK, 0x20
.set LED_2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_2__PC, CYREG_GPIO_PRT2_PC
.set LED_2__PC2, CYREG_GPIO_PRT2_PC2
.set LED_2__PORT, 2
.set LED_2__PS, CYREG_GPIO_PRT2_PS
.set LED_2__SHIFT, 5

/* LED_3 */
.set LED_3__0__DR, CYREG_GPIO_PRT2_DR
.set LED_3__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_3__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_3__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_3__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_3__0__HSIOM_MASK, 0x0F000000
.set LED_3__0__HSIOM_SHIFT, 24
.set LED_3__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_3__0__INTR, CYREG_GPIO_PRT2_INTR
.set LED_3__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_3__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_3__0__MASK, 0x40
.set LED_3__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set LED_3__0__OUT_SEL_SHIFT, 12
.set LED_3__0__OUT_SEL_VAL, 1
.set LED_3__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_3__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_3__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_3__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_3__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_3__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_3__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_3__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_3__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_3__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_3__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_3__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_3__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_3__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_3__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_3__0__PC, CYREG_GPIO_PRT2_PC
.set LED_3__0__PC2, CYREG_GPIO_PRT2_PC2
.set LED_3__0__PORT, 2
.set LED_3__0__PS, CYREG_GPIO_PRT2_PS
.set LED_3__0__SHIFT, 6
.set LED_3__DR, CYREG_GPIO_PRT2_DR
.set LED_3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_3__INTR, CYREG_GPIO_PRT2_INTR
.set LED_3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_3__MASK, 0x40
.set LED_3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_3__PC, CYREG_GPIO_PRT2_PC
.set LED_3__PC2, CYREG_GPIO_PRT2_PC2
.set LED_3__PORT, 2
.set LED_3__PS, CYREG_GPIO_PRT2_PS
.set LED_3__SHIFT, 6

/* b_isr */
.set b_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set b_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set b_isr__INTC_MASK, 0x01
.set b_isr__INTC_NUMBER, 0
.set b_isr__INTC_PRIOR_MASK, 0xC0
.set b_isr__INTC_PRIOR_NUM, 3
.set b_isr__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set b_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set b_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* t_isr */
.set t_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set t_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set t_isr__INTC_MASK, 0x80000
.set t_isr__INTC_NUMBER, 19
.set t_isr__INTC_PRIOR_MASK, 0xC0000000
.set t_isr__INTC_PRIOR_NUM, 3
.set t_isr__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set t_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set t_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* button */
.set button__0__DR, CYREG_GPIO_PRT0_DR
.set button__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set button__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set button__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set button__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set button__0__HSIOM_MASK, 0xF0000000
.set button__0__HSIOM_SHIFT, 28
.set button__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set button__0__INTR, CYREG_GPIO_PRT0_INTR
.set button__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set button__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set button__0__MASK, 0x80
.set button__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set button__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set button__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set button__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set button__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set button__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set button__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set button__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set button__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set button__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set button__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set button__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set button__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set button__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set button__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set button__0__PC, CYREG_GPIO_PRT0_PC
.set button__0__PC2, CYREG_GPIO_PRT0_PC2
.set button__0__PORT, 0
.set button__0__PS, CYREG_GPIO_PRT0_PS
.set button__0__SHIFT, 7
.set button__DR, CYREG_GPIO_PRT0_DR
.set button__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set button__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set button__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set button__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set button__INTR, CYREG_GPIO_PRT0_INTR
.set button__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set button__INTSTAT, CYREG_GPIO_PRT0_INTR
.set button__MASK, 0x80
.set button__PA__CFG0, CYREG_UDB_PA0_CFG0
.set button__PA__CFG1, CYREG_UDB_PA0_CFG1
.set button__PA__CFG10, CYREG_UDB_PA0_CFG10
.set button__PA__CFG11, CYREG_UDB_PA0_CFG11
.set button__PA__CFG12, CYREG_UDB_PA0_CFG12
.set button__PA__CFG13, CYREG_UDB_PA0_CFG13
.set button__PA__CFG14, CYREG_UDB_PA0_CFG14
.set button__PA__CFG2, CYREG_UDB_PA0_CFG2
.set button__PA__CFG3, CYREG_UDB_PA0_CFG3
.set button__PA__CFG4, CYREG_UDB_PA0_CFG4
.set button__PA__CFG5, CYREG_UDB_PA0_CFG5
.set button__PA__CFG6, CYREG_UDB_PA0_CFG6
.set button__PA__CFG7, CYREG_UDB_PA0_CFG7
.set button__PA__CFG8, CYREG_UDB_PA0_CFG8
.set button__PA__CFG9, CYREG_UDB_PA0_CFG9
.set button__PC, CYREG_GPIO_PRT0_PC
.set button__PC2, CYREG_GPIO_PRT0_PC2
.set button__PORT, 0
.set button__PS, CYREG_GPIO_PRT0_PS
.set button__SHIFT, 7
.set button__SNAP, CYREG_GPIO_PRT0_INTR

/* QuadDec */
.set QuadDec_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_bQuadDec_Stsreg__MASK_REG, CYREG_UDB_W8_MSK3
.set QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set QuadDec_bQuadDec_Stsreg__STATUS_REG, CYREG_UDB_W8_ST3
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A01
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A11
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D01
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D11
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F01
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F11
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A1
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_UDB_W8_A01
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_UDB_W8_A11
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D1
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_UDB_W8_D01
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_UDB_W8_D11
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F1
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_UDB_W8_F01
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_UDB_W8_F11
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK1
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_UDB_W8_MSK2
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_UDB_W8_ST2

/* LCD_char */
.set LCD_char_LCDPort__0__DR, CYREG_GPIO_PRT0_DR
.set LCD_char_LCDPort__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LCD_char_LCDPort__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LCD_char_LCDPort__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LCD_char_LCDPort__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_char_LCDPort__0__HSIOM_MASK, 0x0000000F
.set LCD_char_LCDPort__0__HSIOM_SHIFT, 0
.set LCD_char_LCDPort__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__0__INTR, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__0__MASK, 0x01
.set LCD_char_LCDPort__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_char_LCDPort__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_char_LCDPort__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_char_LCDPort__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_char_LCDPort__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_char_LCDPort__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_char_LCDPort__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_char_LCDPort__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_char_LCDPort__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_char_LCDPort__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_char_LCDPort__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_char_LCDPort__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_char_LCDPort__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_char_LCDPort__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_char_LCDPort__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_char_LCDPort__0__PC, CYREG_GPIO_PRT0_PC
.set LCD_char_LCDPort__0__PC2, CYREG_GPIO_PRT0_PC2
.set LCD_char_LCDPort__0__PORT, 0
.set LCD_char_LCDPort__0__PS, CYREG_GPIO_PRT0_PS
.set LCD_char_LCDPort__0__SHIFT, 0
.set LCD_char_LCDPort__1__DR, CYREG_GPIO_PRT0_DR
.set LCD_char_LCDPort__1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LCD_char_LCDPort__1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LCD_char_LCDPort__1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LCD_char_LCDPort__1__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_char_LCDPort__1__HSIOM_MASK, 0x000000F0
.set LCD_char_LCDPort__1__HSIOM_SHIFT, 4
.set LCD_char_LCDPort__1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__1__INTR, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__1__MASK, 0x02
.set LCD_char_LCDPort__1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_char_LCDPort__1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_char_LCDPort__1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_char_LCDPort__1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_char_LCDPort__1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_char_LCDPort__1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_char_LCDPort__1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_char_LCDPort__1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_char_LCDPort__1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_char_LCDPort__1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_char_LCDPort__1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_char_LCDPort__1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_char_LCDPort__1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_char_LCDPort__1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_char_LCDPort__1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_char_LCDPort__1__PC, CYREG_GPIO_PRT0_PC
.set LCD_char_LCDPort__1__PC2, CYREG_GPIO_PRT0_PC2
.set LCD_char_LCDPort__1__PORT, 0
.set LCD_char_LCDPort__1__PS, CYREG_GPIO_PRT0_PS
.set LCD_char_LCDPort__1__SHIFT, 1
.set LCD_char_LCDPort__2__DR, CYREG_GPIO_PRT0_DR
.set LCD_char_LCDPort__2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LCD_char_LCDPort__2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LCD_char_LCDPort__2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LCD_char_LCDPort__2__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_char_LCDPort__2__HSIOM_MASK, 0x00000F00
.set LCD_char_LCDPort__2__HSIOM_SHIFT, 8
.set LCD_char_LCDPort__2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__2__INTR, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__2__MASK, 0x04
.set LCD_char_LCDPort__2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_char_LCDPort__2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_char_LCDPort__2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_char_LCDPort__2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_char_LCDPort__2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_char_LCDPort__2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_char_LCDPort__2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_char_LCDPort__2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_char_LCDPort__2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_char_LCDPort__2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_char_LCDPort__2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_char_LCDPort__2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_char_LCDPort__2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_char_LCDPort__2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_char_LCDPort__2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_char_LCDPort__2__PC, CYREG_GPIO_PRT0_PC
.set LCD_char_LCDPort__2__PC2, CYREG_GPIO_PRT0_PC2
.set LCD_char_LCDPort__2__PORT, 0
.set LCD_char_LCDPort__2__PS, CYREG_GPIO_PRT0_PS
.set LCD_char_LCDPort__2__SHIFT, 2
.set LCD_char_LCDPort__3__DR, CYREG_GPIO_PRT0_DR
.set LCD_char_LCDPort__3__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LCD_char_LCDPort__3__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LCD_char_LCDPort__3__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LCD_char_LCDPort__3__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_char_LCDPort__3__HSIOM_MASK, 0x0000F000
.set LCD_char_LCDPort__3__HSIOM_SHIFT, 12
.set LCD_char_LCDPort__3__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__3__INTR, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__3__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__3__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__3__MASK, 0x08
.set LCD_char_LCDPort__3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_char_LCDPort__3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_char_LCDPort__3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_char_LCDPort__3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_char_LCDPort__3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_char_LCDPort__3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_char_LCDPort__3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_char_LCDPort__3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_char_LCDPort__3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_char_LCDPort__3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_char_LCDPort__3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_char_LCDPort__3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_char_LCDPort__3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_char_LCDPort__3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_char_LCDPort__3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_char_LCDPort__3__PC, CYREG_GPIO_PRT0_PC
.set LCD_char_LCDPort__3__PC2, CYREG_GPIO_PRT0_PC2
.set LCD_char_LCDPort__3__PORT, 0
.set LCD_char_LCDPort__3__PS, CYREG_GPIO_PRT0_PS
.set LCD_char_LCDPort__3__SHIFT, 3
.set LCD_char_LCDPort__4__DR, CYREG_GPIO_PRT0_DR
.set LCD_char_LCDPort__4__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LCD_char_LCDPort__4__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LCD_char_LCDPort__4__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LCD_char_LCDPort__4__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_char_LCDPort__4__HSIOM_MASK, 0x000F0000
.set LCD_char_LCDPort__4__HSIOM_SHIFT, 16
.set LCD_char_LCDPort__4__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__4__INTR, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__4__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__4__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__4__MASK, 0x10
.set LCD_char_LCDPort__4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_char_LCDPort__4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_char_LCDPort__4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_char_LCDPort__4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_char_LCDPort__4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_char_LCDPort__4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_char_LCDPort__4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_char_LCDPort__4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_char_LCDPort__4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_char_LCDPort__4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_char_LCDPort__4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_char_LCDPort__4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_char_LCDPort__4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_char_LCDPort__4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_char_LCDPort__4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_char_LCDPort__4__PC, CYREG_GPIO_PRT0_PC
.set LCD_char_LCDPort__4__PC2, CYREG_GPIO_PRT0_PC2
.set LCD_char_LCDPort__4__PORT, 0
.set LCD_char_LCDPort__4__PS, CYREG_GPIO_PRT0_PS
.set LCD_char_LCDPort__4__SHIFT, 4
.set LCD_char_LCDPort__5__DR, CYREG_GPIO_PRT0_DR
.set LCD_char_LCDPort__5__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LCD_char_LCDPort__5__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LCD_char_LCDPort__5__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LCD_char_LCDPort__5__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_char_LCDPort__5__HSIOM_MASK, 0x00F00000
.set LCD_char_LCDPort__5__HSIOM_SHIFT, 20
.set LCD_char_LCDPort__5__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__5__INTR, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__5__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__5__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__5__MASK, 0x20
.set LCD_char_LCDPort__5__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_char_LCDPort__5__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_char_LCDPort__5__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_char_LCDPort__5__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_char_LCDPort__5__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_char_LCDPort__5__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_char_LCDPort__5__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_char_LCDPort__5__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_char_LCDPort__5__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_char_LCDPort__5__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_char_LCDPort__5__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_char_LCDPort__5__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_char_LCDPort__5__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_char_LCDPort__5__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_char_LCDPort__5__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_char_LCDPort__5__PC, CYREG_GPIO_PRT0_PC
.set LCD_char_LCDPort__5__PC2, CYREG_GPIO_PRT0_PC2
.set LCD_char_LCDPort__5__PORT, 0
.set LCD_char_LCDPort__5__PS, CYREG_GPIO_PRT0_PS
.set LCD_char_LCDPort__5__SHIFT, 5
.set LCD_char_LCDPort__6__DR, CYREG_GPIO_PRT0_DR
.set LCD_char_LCDPort__6__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LCD_char_LCDPort__6__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LCD_char_LCDPort__6__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LCD_char_LCDPort__6__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LCD_char_LCDPort__6__HSIOM_MASK, 0x0F000000
.set LCD_char_LCDPort__6__HSIOM_SHIFT, 24
.set LCD_char_LCDPort__6__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__6__INTR, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__6__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__6__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__6__MASK, 0x40
.set LCD_char_LCDPort__6__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_char_LCDPort__6__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_char_LCDPort__6__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_char_LCDPort__6__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_char_LCDPort__6__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_char_LCDPort__6__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_char_LCDPort__6__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_char_LCDPort__6__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_char_LCDPort__6__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_char_LCDPort__6__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_char_LCDPort__6__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_char_LCDPort__6__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_char_LCDPort__6__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_char_LCDPort__6__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_char_LCDPort__6__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_char_LCDPort__6__PC, CYREG_GPIO_PRT0_PC
.set LCD_char_LCDPort__6__PC2, CYREG_GPIO_PRT0_PC2
.set LCD_char_LCDPort__6__PORT, 0
.set LCD_char_LCDPort__6__PS, CYREG_GPIO_PRT0_PS
.set LCD_char_LCDPort__6__SHIFT, 6
.set LCD_char_LCDPort__DR, CYREG_GPIO_PRT0_DR
.set LCD_char_LCDPort__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LCD_char_LCDPort__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LCD_char_LCDPort__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LCD_char_LCDPort__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__INTR, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LCD_char_LCDPort__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LCD_char_LCDPort__MASK, 0x7F
.set LCD_char_LCDPort__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LCD_char_LCDPort__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LCD_char_LCDPort__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LCD_char_LCDPort__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LCD_char_LCDPort__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LCD_char_LCDPort__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LCD_char_LCDPort__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LCD_char_LCDPort__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LCD_char_LCDPort__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LCD_char_LCDPort__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LCD_char_LCDPort__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LCD_char_LCDPort__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LCD_char_LCDPort__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LCD_char_LCDPort__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LCD_char_LCDPort__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LCD_char_LCDPort__PC, CYREG_GPIO_PRT0_PC
.set LCD_char_LCDPort__PC2, CYREG_GPIO_PRT0_PC2
.set LCD_char_LCDPort__PORT, 0
.set LCD_char_LCDPort__PS, CYREG_GPIO_PRT0_PS
.set LCD_char_LCDPort__SHIFT, 0

/* b_encoder */
.set b_encoder__0__DR, CYREG_GPIO_PRT2_DR
.set b_encoder__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set b_encoder__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set b_encoder__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set b_encoder__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set b_encoder__0__HSIOM_MASK, 0x000000F0
.set b_encoder__0__HSIOM_SHIFT, 4
.set b_encoder__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set b_encoder__0__INTR, CYREG_GPIO_PRT2_INTR
.set b_encoder__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set b_encoder__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set b_encoder__0__MASK, 0x02
.set b_encoder__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set b_encoder__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set b_encoder__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set b_encoder__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set b_encoder__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set b_encoder__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set b_encoder__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set b_encoder__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set b_encoder__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set b_encoder__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set b_encoder__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set b_encoder__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set b_encoder__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set b_encoder__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set b_encoder__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set b_encoder__0__PC, CYREG_GPIO_PRT2_PC
.set b_encoder__0__PC2, CYREG_GPIO_PRT2_PC2
.set b_encoder__0__PORT, 2
.set b_encoder__0__PS, CYREG_GPIO_PRT2_PS
.set b_encoder__0__SHIFT, 1
.set b_encoder__DR, CYREG_GPIO_PRT2_DR
.set b_encoder__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set b_encoder__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set b_encoder__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set b_encoder__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set b_encoder__INTR, CYREG_GPIO_PRT2_INTR
.set b_encoder__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set b_encoder__INTSTAT, CYREG_GPIO_PRT2_INTR
.set b_encoder__MASK, 0x02
.set b_encoder__PA__CFG0, CYREG_UDB_PA2_CFG0
.set b_encoder__PA__CFG1, CYREG_UDB_PA2_CFG1
.set b_encoder__PA__CFG10, CYREG_UDB_PA2_CFG10
.set b_encoder__PA__CFG11, CYREG_UDB_PA2_CFG11
.set b_encoder__PA__CFG12, CYREG_UDB_PA2_CFG12
.set b_encoder__PA__CFG13, CYREG_UDB_PA2_CFG13
.set b_encoder__PA__CFG14, CYREG_UDB_PA2_CFG14
.set b_encoder__PA__CFG2, CYREG_UDB_PA2_CFG2
.set b_encoder__PA__CFG3, CYREG_UDB_PA2_CFG3
.set b_encoder__PA__CFG4, CYREG_UDB_PA2_CFG4
.set b_encoder__PA__CFG5, CYREG_UDB_PA2_CFG5
.set b_encoder__PA__CFG6, CYREG_UDB_PA2_CFG6
.set b_encoder__PA__CFG7, CYREG_UDB_PA2_CFG7
.set b_encoder__PA__CFG8, CYREG_UDB_PA2_CFG8
.set b_encoder__PA__CFG9, CYREG_UDB_PA2_CFG9
.set b_encoder__PC, CYREG_GPIO_PRT2_PC
.set b_encoder__PC2, CYREG_GPIO_PRT2_PC2
.set b_encoder__PORT, 2
.set b_encoder__PS, CYREG_GPIO_PRT2_PS
.set b_encoder__SHIFT, 1
.set b_encoder__SNAP, CYREG_GPIO_PRT2_INTR
.set b_encoder_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set b_encoder_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set b_encoder_isr__INTC_MASK, 0x04
.set b_encoder_isr__INTC_NUMBER, 2
.set b_encoder_isr__INTC_PRIOR_MASK, 0xC00000
.set b_encoder_isr__INTC_PRIOR_NUM, 3
.set b_encoder_isr__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set b_encoder_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set b_encoder_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* t_counter */
.set t_counter_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set t_counter_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set t_counter_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set t_counter_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set t_counter_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set t_counter_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set t_counter_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set t_counter_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set t_counter_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set t_counter_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set t_counter_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set t_counter_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set t_counter_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set t_counter_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set t_counter_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* c_register */
.set c_register_Sync_ctrl_reg__0__MASK, 0x01
.set c_register_Sync_ctrl_reg__0__POS, 0
.set c_register_Sync_ctrl_reg__1__MASK, 0x02
.set c_register_Sync_ctrl_reg__1__POS, 1
.set c_register_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set c_register_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set c_register_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set c_register_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set c_register_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set c_register_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set c_register_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set c_register_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set c_register_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set c_register_Sync_ctrl_reg__2__MASK, 0x04
.set c_register_Sync_ctrl_reg__2__POS, 2
.set c_register_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set c_register_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL
.set c_register_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL
.set c_register_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK
.set c_register_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set c_register_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set c_register_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set c_register_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL0
.set c_register_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set c_register_Sync_ctrl_reg__MASK, 0x07
.set c_register_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set c_register_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set c_register_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK0

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
