-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.3
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dct is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dct is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dct,hls_ip_2016_3,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.790000,HLS_SYN_LAT=672,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=16,HLS_SYN_FF=1418,HLS_SYN_LUT=787}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten_reg_132 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_i_reg_143 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_i_reg_154 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_flatten_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_315 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal indvar_flatten_next_fu_222_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal r_i_cast4_mid2_v_fu_248_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_cast4_mid2_v_reg_324 : STD_LOGIC_VECTOR (3 downto 0);
    signal sum3_i_fu_299_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sum3_i_reg_334 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_305_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_dct_2d_fu_165_ap_done : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal buf_2d_in_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_0_ce0 : STD_LOGIC;
    signal buf_2d_in_0_we0 : STD_LOGIC;
    signal buf_2d_in_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_0_ce1 : STD_LOGIC;
    signal buf_2d_in_0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_1_ce0 : STD_LOGIC;
    signal buf_2d_in_1_we0 : STD_LOGIC;
    signal buf_2d_in_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_1_ce1 : STD_LOGIC;
    signal buf_2d_in_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_2_ce0 : STD_LOGIC;
    signal buf_2d_in_2_we0 : STD_LOGIC;
    signal buf_2d_in_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_2_ce1 : STD_LOGIC;
    signal buf_2d_in_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_3_ce0 : STD_LOGIC;
    signal buf_2d_in_3_we0 : STD_LOGIC;
    signal buf_2d_in_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_3_ce1 : STD_LOGIC;
    signal buf_2d_in_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_4_ce0 : STD_LOGIC;
    signal buf_2d_in_4_we0 : STD_LOGIC;
    signal buf_2d_in_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_4_ce1 : STD_LOGIC;
    signal buf_2d_in_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_5_ce0 : STD_LOGIC;
    signal buf_2d_in_5_we0 : STD_LOGIC;
    signal buf_2d_in_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_5_ce1 : STD_LOGIC;
    signal buf_2d_in_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_6_ce0 : STD_LOGIC;
    signal buf_2d_in_6_we0 : STD_LOGIC;
    signal buf_2d_in_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_6_ce1 : STD_LOGIC;
    signal buf_2d_in_6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_7_ce0 : STD_LOGIC;
    signal buf_2d_in_7_we0 : STD_LOGIC;
    signal buf_2d_in_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_7_ce1 : STD_LOGIC;
    signal buf_2d_in_7_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal buf_2d_out_ce0 : STD_LOGIC;
    signal buf_2d_out_we0 : STD_LOGIC;
    signal buf_2d_out_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_2d_fu_165_ap_start : STD_LOGIC;
    signal grp_dct_2d_fu_165_ap_idle : STD_LOGIC;
    signal grp_dct_2d_fu_165_ap_ready : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_0_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_0_ce1 : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_1_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_1_ce1 : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_2_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_2_ce1 : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_3_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_3_ce1 : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_4_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_4_ce1 : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_5_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_5_ce1 : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_6_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_6_ce1 : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_7_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_165_in_block_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_165_in_block_7_ce1 : STD_LOGIC;
    signal grp_dct_2d_fu_165_out_block_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_2d_fu_165_out_block_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_165_out_block_we0 : STD_LOGIC;
    signal grp_dct_2d_fu_165_out_block_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_194_ap_start : STD_LOGIC;
    signal grp_read_data_fu_194_ap_done : STD_LOGIC;
    signal grp_read_data_fu_194_ap_idle : STD_LOGIC;
    signal grp_read_data_fu_194_ap_ready : STD_LOGIC;
    signal grp_read_data_fu_194_input_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_read_data_fu_194_input_r_ce0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_194_buf_0_ce0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_0_we0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_194_buf_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_194_buf_1_ce0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_1_we0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_194_buf_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_194_buf_2_ce0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_2_we0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_194_buf_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_194_buf_3_ce0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_3_we0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_194_buf_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_194_buf_4_ce0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_4_we0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_194_buf_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_194_buf_5_ce0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_5_we0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_194_buf_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_194_buf_6_ce0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_6_we0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_194_buf_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_194_buf_7_ce0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_7_we0 : STD_LOGIC;
    signal grp_read_data_fu_194_buf_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_i_phi_fu_147_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_grp_dct_2d_fu_165_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_reg_grp_read_data_fu_194_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_46_cast_fu_294_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_i_cast_fu_311_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_i3_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_fu_228_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_256_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_16_fu_268_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_i_mid2_fu_240_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_44_cast_fu_264_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_i_cast1_cast_fu_284_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_288_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_mid2_fu_272_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_i_cast2_fu_280_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);

    component dct_2d IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_block_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_0_ce0 : OUT STD_LOGIC;
        in_block_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_0_ce1 : OUT STD_LOGIC;
        in_block_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_1_ce0 : OUT STD_LOGIC;
        in_block_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_1_ce1 : OUT STD_LOGIC;
        in_block_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_2_ce0 : OUT STD_LOGIC;
        in_block_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_2_ce1 : OUT STD_LOGIC;
        in_block_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_3_ce0 : OUT STD_LOGIC;
        in_block_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_3_ce1 : OUT STD_LOGIC;
        in_block_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_4_ce0 : OUT STD_LOGIC;
        in_block_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_4_ce1 : OUT STD_LOGIC;
        in_block_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_5_ce0 : OUT STD_LOGIC;
        in_block_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_5_ce1 : OUT STD_LOGIC;
        in_block_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_6_ce0 : OUT STD_LOGIC;
        in_block_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_6_ce1 : OUT STD_LOGIC;
        in_block_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_7_ce0 : OUT STD_LOGIC;
        in_block_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_7_ce1 : OUT STD_LOGIC;
        in_block_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_block_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_block_ce0 : OUT STD_LOGIC;
        out_block_we0 : OUT STD_LOGIC;
        out_block_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component read_data IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_0_ce0 : OUT STD_LOGIC;
        buf_0_we0 : OUT STD_LOGIC;
        buf_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_1_ce0 : OUT STD_LOGIC;
        buf_1_we0 : OUT STD_LOGIC;
        buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2_ce0 : OUT STD_LOGIC;
        buf_2_we0 : OUT STD_LOGIC;
        buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_3_ce0 : OUT STD_LOGIC;
        buf_3_we0 : OUT STD_LOGIC;
        buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_4_ce0 : OUT STD_LOGIC;
        buf_4_we0 : OUT STD_LOGIC;
        buf_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_5_ce0 : OUT STD_LOGIC;
        buf_5_we0 : OUT STD_LOGIC;
        buf_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_6_ce0 : OUT STD_LOGIC;
        buf_6_we0 : OUT STD_LOGIC;
        buf_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_7_ce0 : OUT STD_LOGIC;
        buf_7_we0 : OUT STD_LOGIC;
        buf_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_buf_2d_in_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_2d_dst_assign IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    buf_2d_in_0_U : component dct_buf_2d_in_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_0_address0,
        ce0 => buf_2d_in_0_ce0,
        we0 => buf_2d_in_0_we0,
        d0 => grp_read_data_fu_194_buf_0_d0,
        q0 => buf_2d_in_0_q0,
        address1 => grp_dct_2d_fu_165_in_block_0_address1,
        ce1 => buf_2d_in_0_ce1,
        q1 => buf_2d_in_0_q1);

    buf_2d_in_1_U : component dct_buf_2d_in_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_1_address0,
        ce0 => buf_2d_in_1_ce0,
        we0 => buf_2d_in_1_we0,
        d0 => grp_read_data_fu_194_buf_1_d0,
        q0 => buf_2d_in_1_q0,
        address1 => grp_dct_2d_fu_165_in_block_1_address1,
        ce1 => buf_2d_in_1_ce1,
        q1 => buf_2d_in_1_q1);

    buf_2d_in_2_U : component dct_buf_2d_in_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_2_address0,
        ce0 => buf_2d_in_2_ce0,
        we0 => buf_2d_in_2_we0,
        d0 => grp_read_data_fu_194_buf_2_d0,
        q0 => buf_2d_in_2_q0,
        address1 => grp_dct_2d_fu_165_in_block_2_address1,
        ce1 => buf_2d_in_2_ce1,
        q1 => buf_2d_in_2_q1);

    buf_2d_in_3_U : component dct_buf_2d_in_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_3_address0,
        ce0 => buf_2d_in_3_ce0,
        we0 => buf_2d_in_3_we0,
        d0 => grp_read_data_fu_194_buf_3_d0,
        q0 => buf_2d_in_3_q0,
        address1 => grp_dct_2d_fu_165_in_block_3_address1,
        ce1 => buf_2d_in_3_ce1,
        q1 => buf_2d_in_3_q1);

    buf_2d_in_4_U : component dct_buf_2d_in_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_4_address0,
        ce0 => buf_2d_in_4_ce0,
        we0 => buf_2d_in_4_we0,
        d0 => grp_read_data_fu_194_buf_4_d0,
        q0 => buf_2d_in_4_q0,
        address1 => grp_dct_2d_fu_165_in_block_4_address1,
        ce1 => buf_2d_in_4_ce1,
        q1 => buf_2d_in_4_q1);

    buf_2d_in_5_U : component dct_buf_2d_in_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_5_address0,
        ce0 => buf_2d_in_5_ce0,
        we0 => buf_2d_in_5_we0,
        d0 => grp_read_data_fu_194_buf_5_d0,
        q0 => buf_2d_in_5_q0,
        address1 => grp_dct_2d_fu_165_in_block_5_address1,
        ce1 => buf_2d_in_5_ce1,
        q1 => buf_2d_in_5_q1);

    buf_2d_in_6_U : component dct_buf_2d_in_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_6_address0,
        ce0 => buf_2d_in_6_ce0,
        we0 => buf_2d_in_6_we0,
        d0 => grp_read_data_fu_194_buf_6_d0,
        q0 => buf_2d_in_6_q0,
        address1 => grp_dct_2d_fu_165_in_block_6_address1,
        ce1 => buf_2d_in_6_ce1,
        q1 => buf_2d_in_6_q1);

    buf_2d_in_7_U : component dct_buf_2d_in_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_7_address0,
        ce0 => buf_2d_in_7_ce0,
        we0 => buf_2d_in_7_we0,
        d0 => grp_read_data_fu_194_buf_7_d0,
        q0 => buf_2d_in_7_q0,
        address1 => grp_dct_2d_fu_165_in_block_7_address1,
        ce1 => buf_2d_in_7_ce1,
        q1 => buf_2d_in_7_q1);

    buf_2d_out_U : component dct_2d_dst_assign
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_out_address0,
        ce0 => buf_2d_out_ce0,
        we0 => buf_2d_out_we0,
        d0 => grp_dct_2d_fu_165_out_block_d0,
        q0 => buf_2d_out_q0);

    grp_dct_2d_fu_165 : component dct_2d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_2d_fu_165_ap_start,
        ap_done => grp_dct_2d_fu_165_ap_done,
        ap_idle => grp_dct_2d_fu_165_ap_idle,
        ap_ready => grp_dct_2d_fu_165_ap_ready,
        in_block_0_address0 => grp_dct_2d_fu_165_in_block_0_address0,
        in_block_0_ce0 => grp_dct_2d_fu_165_in_block_0_ce0,
        in_block_0_q0 => buf_2d_in_0_q0,
        in_block_0_address1 => grp_dct_2d_fu_165_in_block_0_address1,
        in_block_0_ce1 => grp_dct_2d_fu_165_in_block_0_ce1,
        in_block_0_q1 => buf_2d_in_0_q1,
        in_block_1_address0 => grp_dct_2d_fu_165_in_block_1_address0,
        in_block_1_ce0 => grp_dct_2d_fu_165_in_block_1_ce0,
        in_block_1_q0 => buf_2d_in_1_q0,
        in_block_1_address1 => grp_dct_2d_fu_165_in_block_1_address1,
        in_block_1_ce1 => grp_dct_2d_fu_165_in_block_1_ce1,
        in_block_1_q1 => buf_2d_in_1_q1,
        in_block_2_address0 => grp_dct_2d_fu_165_in_block_2_address0,
        in_block_2_ce0 => grp_dct_2d_fu_165_in_block_2_ce0,
        in_block_2_q0 => buf_2d_in_2_q0,
        in_block_2_address1 => grp_dct_2d_fu_165_in_block_2_address1,
        in_block_2_ce1 => grp_dct_2d_fu_165_in_block_2_ce1,
        in_block_2_q1 => buf_2d_in_2_q1,
        in_block_3_address0 => grp_dct_2d_fu_165_in_block_3_address0,
        in_block_3_ce0 => grp_dct_2d_fu_165_in_block_3_ce0,
        in_block_3_q0 => buf_2d_in_3_q0,
        in_block_3_address1 => grp_dct_2d_fu_165_in_block_3_address1,
        in_block_3_ce1 => grp_dct_2d_fu_165_in_block_3_ce1,
        in_block_3_q1 => buf_2d_in_3_q1,
        in_block_4_address0 => grp_dct_2d_fu_165_in_block_4_address0,
        in_block_4_ce0 => grp_dct_2d_fu_165_in_block_4_ce0,
        in_block_4_q0 => buf_2d_in_4_q0,
        in_block_4_address1 => grp_dct_2d_fu_165_in_block_4_address1,
        in_block_4_ce1 => grp_dct_2d_fu_165_in_block_4_ce1,
        in_block_4_q1 => buf_2d_in_4_q1,
        in_block_5_address0 => grp_dct_2d_fu_165_in_block_5_address0,
        in_block_5_ce0 => grp_dct_2d_fu_165_in_block_5_ce0,
        in_block_5_q0 => buf_2d_in_5_q0,
        in_block_5_address1 => grp_dct_2d_fu_165_in_block_5_address1,
        in_block_5_ce1 => grp_dct_2d_fu_165_in_block_5_ce1,
        in_block_5_q1 => buf_2d_in_5_q1,
        in_block_6_address0 => grp_dct_2d_fu_165_in_block_6_address0,
        in_block_6_ce0 => grp_dct_2d_fu_165_in_block_6_ce0,
        in_block_6_q0 => buf_2d_in_6_q0,
        in_block_6_address1 => grp_dct_2d_fu_165_in_block_6_address1,
        in_block_6_ce1 => grp_dct_2d_fu_165_in_block_6_ce1,
        in_block_6_q1 => buf_2d_in_6_q1,
        in_block_7_address0 => grp_dct_2d_fu_165_in_block_7_address0,
        in_block_7_ce0 => grp_dct_2d_fu_165_in_block_7_ce0,
        in_block_7_q0 => buf_2d_in_7_q0,
        in_block_7_address1 => grp_dct_2d_fu_165_in_block_7_address1,
        in_block_7_ce1 => grp_dct_2d_fu_165_in_block_7_ce1,
        in_block_7_q1 => buf_2d_in_7_q1,
        out_block_address0 => grp_dct_2d_fu_165_out_block_address0,
        out_block_ce0 => grp_dct_2d_fu_165_out_block_ce0,
        out_block_we0 => grp_dct_2d_fu_165_out_block_we0,
        out_block_d0 => grp_dct_2d_fu_165_out_block_d0);

    grp_read_data_fu_194 : component read_data
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_read_data_fu_194_ap_start,
        ap_done => grp_read_data_fu_194_ap_done,
        ap_idle => grp_read_data_fu_194_ap_idle,
        ap_ready => grp_read_data_fu_194_ap_ready,
        input_r_address0 => grp_read_data_fu_194_input_r_address0,
        input_r_ce0 => grp_read_data_fu_194_input_r_ce0,
        input_r_q0 => input_r_q0,
        buf_0_address0 => grp_read_data_fu_194_buf_0_address0,
        buf_0_ce0 => grp_read_data_fu_194_buf_0_ce0,
        buf_0_we0 => grp_read_data_fu_194_buf_0_we0,
        buf_0_d0 => grp_read_data_fu_194_buf_0_d0,
        buf_1_address0 => grp_read_data_fu_194_buf_1_address0,
        buf_1_ce0 => grp_read_data_fu_194_buf_1_ce0,
        buf_1_we0 => grp_read_data_fu_194_buf_1_we0,
        buf_1_d0 => grp_read_data_fu_194_buf_1_d0,
        buf_2_address0 => grp_read_data_fu_194_buf_2_address0,
        buf_2_ce0 => grp_read_data_fu_194_buf_2_ce0,
        buf_2_we0 => grp_read_data_fu_194_buf_2_we0,
        buf_2_d0 => grp_read_data_fu_194_buf_2_d0,
        buf_3_address0 => grp_read_data_fu_194_buf_3_address0,
        buf_3_ce0 => grp_read_data_fu_194_buf_3_ce0,
        buf_3_we0 => grp_read_data_fu_194_buf_3_we0,
        buf_3_d0 => grp_read_data_fu_194_buf_3_d0,
        buf_4_address0 => grp_read_data_fu_194_buf_4_address0,
        buf_4_ce0 => grp_read_data_fu_194_buf_4_ce0,
        buf_4_we0 => grp_read_data_fu_194_buf_4_we0,
        buf_4_d0 => grp_read_data_fu_194_buf_4_d0,
        buf_5_address0 => grp_read_data_fu_194_buf_5_address0,
        buf_5_ce0 => grp_read_data_fu_194_buf_5_ce0,
        buf_5_we0 => grp_read_data_fu_194_buf_5_we0,
        buf_5_d0 => grp_read_data_fu_194_buf_5_d0,
        buf_6_address0 => grp_read_data_fu_194_buf_6_address0,
        buf_6_ce0 => grp_read_data_fu_194_buf_6_ce0,
        buf_6_we0 => grp_read_data_fu_194_buf_6_we0,
        buf_6_d0 => grp_read_data_fu_194_buf_6_d0,
        buf_7_address0 => grp_read_data_fu_194_buf_7_address0,
        buf_7_ce0 => grp_read_data_fu_194_buf_7_ce0,
        buf_7_we0 => grp_read_data_fu_194_buf_7_we0,
        buf_7_d0 => grp_read_data_fu_194_buf_7_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((exitcond_flatten_fu_216_p2 = ap_const_lv1_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state4) and not((ap_const_logic_0 = grp_dct_2d_fu_165_ap_done)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_fu_216_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state4) and not((ap_const_logic_0 = grp_dct_2d_fu_165_ap_done))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((exitcond_flatten_fu_216_p2 = ap_const_lv1_0))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dct_2d_fu_165_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dct_2d_fu_165_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
                    ap_reg_grp_dct_2d_fu_165_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dct_2d_fu_165_ap_ready)) then 
                    ap_reg_grp_dct_2d_fu_165_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_read_data_fu_194_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_read_data_fu_194_ap_start <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_grp_read_data_fu_194_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_read_data_fu_194_ap_ready)) then 
                    ap_reg_grp_read_data_fu_194_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_i_reg_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_fu_216_p2 = ap_const_lv1_0))) then 
                c_i_reg_154 <= c_fu_305_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state4) and not((ap_const_logic_0 = grp_dct_2d_fu_165_ap_done)))) then 
                c_i_reg_154 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_fu_216_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_132 <= indvar_flatten_next_fu_222_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state4) and not((ap_const_logic_0 = grp_dct_2d_fu_165_ap_done)))) then 
                indvar_flatten_reg_132 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    r_i_reg_143_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_flatten_reg_315 = ap_const_lv1_0))) then 
                r_i_reg_143 <= r_i_cast4_mid2_v_reg_324;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state4) and not((ap_const_logic_0 = grp_dct_2d_fu_165_ap_done)))) then 
                r_i_reg_143 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_flatten_reg_315 <= exitcond_flatten_fu_216_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_fu_216_p2 = ap_const_lv1_0))) then
                r_i_cast4_mid2_v_reg_324 <= r_i_cast4_mid2_v_fu_248_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_fu_216_p2 = ap_const_lv1_0))) then
                sum3_i_reg_334 <= sum3_i_fu_299_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, exitcond_flatten_fu_216_p2, ap_enable_reg_pp0_iter0, grp_dct_2d_fu_165_ap_done, grp_read_data_fu_194_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (not((ap_const_logic_0 = grp_read_data_fu_194_ap_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (not((ap_const_logic_0 = grp_dct_2d_fu_165_ap_done))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((exitcond_flatten_fu_216_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_state7 <= ap_CS_fsm(5 downto 5);

    ap_done_assign_proc : process(ap_CS_fsm_state7)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_0_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_0_address0, grp_read_data_fu_194_buf_0_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_0_address0 <= grp_read_data_fu_194_buf_0_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_0_address0 <= grp_dct_2d_fu_165_in_block_0_address0;
        else 
            buf_2d_in_0_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_0_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_0_ce0, grp_read_data_fu_194_buf_0_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_0_ce0 <= grp_read_data_fu_194_buf_0_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_0_ce0 <= grp_dct_2d_fu_165_in_block_0_ce0;
        else 
            buf_2d_in_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_0_ce1_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_0_ce1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_0_ce1 <= grp_dct_2d_fu_165_in_block_0_ce1;
        else 
            buf_2d_in_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_0_we0_assign_proc : process(grp_read_data_fu_194_buf_0_we0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_0_we0 <= grp_read_data_fu_194_buf_0_we0;
        else 
            buf_2d_in_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_1_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_1_address0, grp_read_data_fu_194_buf_1_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_1_address0 <= grp_read_data_fu_194_buf_1_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_1_address0 <= grp_dct_2d_fu_165_in_block_1_address0;
        else 
            buf_2d_in_1_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_1_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_1_ce0, grp_read_data_fu_194_buf_1_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_1_ce0 <= grp_read_data_fu_194_buf_1_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_1_ce0 <= grp_dct_2d_fu_165_in_block_1_ce0;
        else 
            buf_2d_in_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_1_ce1_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_1_ce1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_1_ce1 <= grp_dct_2d_fu_165_in_block_1_ce1;
        else 
            buf_2d_in_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_1_we0_assign_proc : process(grp_read_data_fu_194_buf_1_we0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_1_we0 <= grp_read_data_fu_194_buf_1_we0;
        else 
            buf_2d_in_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_2_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_2_address0, grp_read_data_fu_194_buf_2_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_2_address0 <= grp_read_data_fu_194_buf_2_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_2_address0 <= grp_dct_2d_fu_165_in_block_2_address0;
        else 
            buf_2d_in_2_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_2_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_2_ce0, grp_read_data_fu_194_buf_2_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_2_ce0 <= grp_read_data_fu_194_buf_2_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_2_ce0 <= grp_dct_2d_fu_165_in_block_2_ce0;
        else 
            buf_2d_in_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_2_ce1_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_2_ce1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_2_ce1 <= grp_dct_2d_fu_165_in_block_2_ce1;
        else 
            buf_2d_in_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_2_we0_assign_proc : process(grp_read_data_fu_194_buf_2_we0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_2_we0 <= grp_read_data_fu_194_buf_2_we0;
        else 
            buf_2d_in_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_3_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_3_address0, grp_read_data_fu_194_buf_3_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_3_address0 <= grp_read_data_fu_194_buf_3_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_3_address0 <= grp_dct_2d_fu_165_in_block_3_address0;
        else 
            buf_2d_in_3_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_3_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_3_ce0, grp_read_data_fu_194_buf_3_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_3_ce0 <= grp_read_data_fu_194_buf_3_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_3_ce0 <= grp_dct_2d_fu_165_in_block_3_ce0;
        else 
            buf_2d_in_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_3_ce1_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_3_ce1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_3_ce1 <= grp_dct_2d_fu_165_in_block_3_ce1;
        else 
            buf_2d_in_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_3_we0_assign_proc : process(grp_read_data_fu_194_buf_3_we0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_3_we0 <= grp_read_data_fu_194_buf_3_we0;
        else 
            buf_2d_in_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_4_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_4_address0, grp_read_data_fu_194_buf_4_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_4_address0 <= grp_read_data_fu_194_buf_4_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_4_address0 <= grp_dct_2d_fu_165_in_block_4_address0;
        else 
            buf_2d_in_4_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_4_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_4_ce0, grp_read_data_fu_194_buf_4_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_4_ce0 <= grp_read_data_fu_194_buf_4_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_4_ce0 <= grp_dct_2d_fu_165_in_block_4_ce0;
        else 
            buf_2d_in_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_4_ce1_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_4_ce1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_4_ce1 <= grp_dct_2d_fu_165_in_block_4_ce1;
        else 
            buf_2d_in_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_4_we0_assign_proc : process(grp_read_data_fu_194_buf_4_we0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_4_we0 <= grp_read_data_fu_194_buf_4_we0;
        else 
            buf_2d_in_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_5_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_5_address0, grp_read_data_fu_194_buf_5_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_5_address0 <= grp_read_data_fu_194_buf_5_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_5_address0 <= grp_dct_2d_fu_165_in_block_5_address0;
        else 
            buf_2d_in_5_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_5_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_5_ce0, grp_read_data_fu_194_buf_5_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_5_ce0 <= grp_read_data_fu_194_buf_5_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_5_ce0 <= grp_dct_2d_fu_165_in_block_5_ce0;
        else 
            buf_2d_in_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_5_ce1_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_5_ce1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_5_ce1 <= grp_dct_2d_fu_165_in_block_5_ce1;
        else 
            buf_2d_in_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_5_we0_assign_proc : process(grp_read_data_fu_194_buf_5_we0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_5_we0 <= grp_read_data_fu_194_buf_5_we0;
        else 
            buf_2d_in_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_6_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_6_address0, grp_read_data_fu_194_buf_6_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_6_address0 <= grp_read_data_fu_194_buf_6_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_6_address0 <= grp_dct_2d_fu_165_in_block_6_address0;
        else 
            buf_2d_in_6_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_6_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_6_ce0, grp_read_data_fu_194_buf_6_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_6_ce0 <= grp_read_data_fu_194_buf_6_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_6_ce0 <= grp_dct_2d_fu_165_in_block_6_ce0;
        else 
            buf_2d_in_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_6_ce1_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_6_ce1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_6_ce1 <= grp_dct_2d_fu_165_in_block_6_ce1;
        else 
            buf_2d_in_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_6_we0_assign_proc : process(grp_read_data_fu_194_buf_6_we0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_6_we0 <= grp_read_data_fu_194_buf_6_we0;
        else 
            buf_2d_in_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_7_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_7_address0, grp_read_data_fu_194_buf_7_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_7_address0 <= grp_read_data_fu_194_buf_7_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_7_address0 <= grp_dct_2d_fu_165_in_block_7_address0;
        else 
            buf_2d_in_7_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_7_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_7_ce0, grp_read_data_fu_194_buf_7_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_7_ce0 <= grp_read_data_fu_194_buf_7_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_7_ce0 <= grp_dct_2d_fu_165_in_block_7_ce0;
        else 
            buf_2d_in_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_7_ce1_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_in_block_7_ce1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_in_7_ce1 <= grp_dct_2d_fu_165_in_block_7_ce1;
        else 
            buf_2d_in_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_7_we0_assign_proc : process(grp_read_data_fu_194_buf_7_we0, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            buf_2d_in_7_we0 <= grp_read_data_fu_194_buf_7_we0;
        else 
            buf_2d_in_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state4, grp_dct_2d_fu_165_out_block_address0, tmp_46_cast_fu_294_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            buf_2d_out_address0 <= tmp_46_cast_fu_294_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_out_address0 <= grp_dct_2d_fu_165_out_block_address0;
        else 
            buf_2d_out_address0 <= "XXXXXX";
        end if; 
    end process;


    buf_2d_out_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state4, grp_dct_2d_fu_165_out_block_ce0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            buf_2d_out_ce0 <= ap_const_logic_1;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_out_ce0 <= grp_dct_2d_fu_165_out_block_ce0;
        else 
            buf_2d_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_we0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_165_out_block_we0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
            buf_2d_out_we0 <= grp_dct_2d_fu_165_out_block_we0;
        else 
            buf_2d_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    c_fu_305_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(c_i_mid2_fu_240_p3));
    c_i_cast1_cast_fu_284_p1 <= std_logic_vector(resize(unsigned(c_i_mid2_fu_240_p3),8));
    c_i_cast2_fu_280_p1 <= std_logic_vector(resize(unsigned(c_i_mid2_fu_240_p3),6));
    c_i_mid2_fu_240_p3 <= 
        ap_const_lv4_0 when (exitcond_i3_fu_234_p2(0) = '1') else 
        c_i_reg_154;
    exitcond_flatten_fu_216_p2 <= "1" when (indvar_flatten_reg_132 = ap_const_lv7_40) else "0";
    exitcond_i3_fu_234_p2 <= "1" when (c_i_reg_154 = ap_const_lv4_8) else "0";
    grp_dct_2d_fu_165_ap_start <= ap_reg_grp_dct_2d_fu_165_ap_start;
    grp_read_data_fu_194_ap_start <= ap_reg_grp_read_data_fu_194_ap_start;
    indvar_flatten_next_fu_222_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_132) + unsigned(ap_const_lv7_1));
    input_r_address0 <= grp_read_data_fu_194_input_r_address0;
    input_r_ce0 <= grp_read_data_fu_194_input_r_ce0;
    output_r_address0 <= sum3_i_cast_fu_311_p1(6 - 1 downto 0);

    output_r_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= buf_2d_out_q0;

    output_r_we0_assign_proc : process(exitcond_flatten_reg_315, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_flatten_reg_315 = ap_const_lv1_0)))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    r_fu_228_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(r_i_phi_fu_147_p4));
    r_i_cast4_mid2_v_fu_248_p3 <= 
        r_fu_228_p2 when (exitcond_i3_fu_234_p2(0) = '1') else 
        r_i_phi_fu_147_p4;

    r_i_phi_fu_147_p4_assign_proc : process(r_i_reg_143, exitcond_flatten_reg_315, ap_CS_fsm_pp0_stage0, r_i_cast4_mid2_v_reg_324, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_flatten_reg_315 = ap_const_lv1_0))) then 
            r_i_phi_fu_147_p4 <= r_i_cast4_mid2_v_reg_324;
        else 
            r_i_phi_fu_147_p4 <= r_i_reg_143;
        end if; 
    end process;

    sum3_i_cast_fu_311_p1 <= std_logic_vector(resize(unsigned(sum3_i_reg_334),32));
    sum3_i_fu_299_p2 <= std_logic_vector(unsigned(tmp_i_mid2_fu_272_p3) + unsigned(c_i_cast2_fu_280_p1));
    tmp_16_fu_268_p1 <= r_i_cast4_mid2_v_fu_248_p3(3 - 1 downto 0);
    tmp_44_cast_fu_264_p1 <= std_logic_vector(resize(unsigned(tmp_fu_256_p3),8));
    tmp_46_cast_fu_294_p1 <= std_logic_vector(resize(unsigned(tmp_s_fu_288_p2),32));
    tmp_fu_256_p3 <= (r_i_cast4_mid2_v_fu_248_p3 & ap_const_lv3_0);
    tmp_i_mid2_fu_272_p3 <= (tmp_16_fu_268_p1 & ap_const_lv3_0);
    tmp_s_fu_288_p2 <= std_logic_vector(unsigned(tmp_44_cast_fu_264_p1) + unsigned(c_i_cast1_cast_fu_284_p1));
end behav;
