$date
	Tue Mar 14 22:25:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_mux $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module M1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! out $end
$var wire 1 % out_1 $end
$var wire 1 & out_2 $end
$var wire 1 ' s_inv $end
$var wire 1 $ sel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#10
1!
0'
0&
1%
1$
1#
0"
#20
0!
1'
1&
0$
#30
0!
0'
1%
1$
0#
1"
#40
1!
0%
1'
0$
#100
