vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/eee308/image_clock.qip
source_file = 1, C:/intelFPGA_lite/eee308/image_clock.vhd
source_file = 1, C:/intelFPGA_lite/eee308/sync_clk.qip
source_file = 1, C:/intelFPGA_lite/eee308/sync_clk.vhd
source_file = 1, C:/intelFPGA_lite/eee308/eee308.vhd
source_file = 1, C:/intelFPGA_lite/eee308/minutes_hand.qip
source_file = 1, C:/intelFPGA_lite/eee308/minutes_hand.vhd
source_file = 1, C:/intelFPGA_lite/eee308/seconds_hand.qip
source_file = 1, C:/intelFPGA_lite/eee308/seconds_hand.vhd
source_file = 1, C:/intelFPGA_lite/eee308/lines.vhd
source_file = 1, output_files/timer.vhd
source_file = 1, output_files/counter26bit.vhd
source_file = 1, output_files/TflipFlop.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/intelFPGA_lite/eee308/db/sync_clk_altpll.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/intelFPGA_lite/eee308/db/altsyncram_0mr3.tdf
source_file = 1, C:/intelFPGA_lite/eee308/e/download_226x223.mif
source_file = 1, C:/intelFPGA_lite/eee308/db/decode_aj9.tdf
source_file = 1, C:/intelFPGA_lite/eee308/db/mux_c3b.tdf
source_file = 1, C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf
source_file = 1, C:/intelFPGA_lite/eee308/e/hand1e_33x201.mif
source_file = 1, C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf
source_file = 1, C:/intelFPGA_lite/eee308/e/hand3e_40x131.mif
source_file = 1, C:/intelFPGA_lite/eee308/timer.vhd
source_file = 1, C:/intelFPGA_lite/eee308/counter26bit.vhd
source_file = 1, C:/intelFPGA_lite/eee308/tflipflop.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/intelFPGA_lite/eee308/db/add_sub_3vg.tdf
source_file = 1, C:/intelFPGA_lite/eee308/db/add_sub_9kg.tdf
source_file = 1, C:/intelFPGA_lite/eee308/db/add_sub_7vg.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf
design_name = eee308
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, eee308, 1
instance = comp, \r[0]~output\, r[0]~output, eee308, 1
instance = comp, \r[1]~output\, r[1]~output, eee308, 1
instance = comp, \r[2]~output\, r[2]~output, eee308, 1
instance = comp, \r[3]~output\, r[3]~output, eee308, 1
instance = comp, \g[0]~output\, g[0]~output, eee308, 1
instance = comp, \g[1]~output\, g[1]~output, eee308, 1
instance = comp, \g[2]~output\, g[2]~output, eee308, 1
instance = comp, \g[3]~output\, g[3]~output, eee308, 1
instance = comp, \b[0]~output\, b[0]~output, eee308, 1
instance = comp, \b[1]~output\, b[1]~output, eee308, 1
instance = comp, \b[2]~output\, b[2]~output, eee308, 1
instance = comp, \b[3]~output\, b[3]~output, eee308, 1
instance = comp, \hsync~output\, hsync~output, eee308, 1
instance = comp, \vsync~output\, vsync~output, eee308, 1
instance = comp, \clk50MHz~input\, clk50MHz~input, eee308, 1
instance = comp, \clk50MHz~inputclkctrl\, clk50MHz~inputclkctrl, eee308, 1
instance = comp, \disp_clk|altpll_component|auto_generated|pll1\, disp_clk|altpll_component|auto_generated|pll1, eee308, 1
instance = comp, \disp_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, disp_clk|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, eee308, 1
instance = comp, \hposition[0]~32\, hposition[0]~32, eee308, 1
instance = comp, \hposition[5]~42\, hposition[5]~42, eee308, 1
instance = comp, \hposition[6]~44\, hposition[6]~44, eee308, 1
instance = comp, \hposition[6]\, hposition[6], eee308, 1
instance = comp, \hposition[7]~46\, hposition[7]~46, eee308, 1
instance = comp, \hposition[7]\, hposition[7], eee308, 1
instance = comp, \hposition[8]~48\, hposition[8]~48, eee308, 1
instance = comp, \hposition[8]\, hposition[8], eee308, 1
instance = comp, \hposition[9]~50\, hposition[9]~50, eee308, 1
instance = comp, \hposition[9]\, hposition[9], eee308, 1
instance = comp, \LessThan5~7\, LessThan5~7, eee308, 1
instance = comp, \hposition[10]~52\, hposition[10]~52, eee308, 1
instance = comp, \hposition[10]\, hposition[10], eee308, 1
instance = comp, \hposition[11]~54\, hposition[11]~54, eee308, 1
instance = comp, \hposition[11]\, hposition[11], eee308, 1
instance = comp, \hposition[12]~56\, hposition[12]~56, eee308, 1
instance = comp, \hposition[12]\, hposition[12], eee308, 1
instance = comp, \hposition[13]~58\, hposition[13]~58, eee308, 1
instance = comp, \hposition[13]\, hposition[13], eee308, 1
instance = comp, \hposition[14]~60\, hposition[14]~60, eee308, 1
instance = comp, \hposition[14]\, hposition[14], eee308, 1
instance = comp, \hposition[15]~62\, hposition[15]~62, eee308, 1
instance = comp, \hposition[15]\, hposition[15], eee308, 1
instance = comp, \hposition[16]~64\, hposition[16]~64, eee308, 1
instance = comp, \hposition[16]\, hposition[16], eee308, 1
instance = comp, \hposition[17]~66\, hposition[17]~66, eee308, 1
instance = comp, \hposition[17]\, hposition[17], eee308, 1
instance = comp, \hposition[18]~68\, hposition[18]~68, eee308, 1
instance = comp, \hposition[18]\, hposition[18], eee308, 1
instance = comp, \hposition[19]~70\, hposition[19]~70, eee308, 1
instance = comp, \hposition[19]\, hposition[19], eee308, 1
instance = comp, \hposition[20]~72\, hposition[20]~72, eee308, 1
instance = comp, \hposition[20]\, hposition[20], eee308, 1
instance = comp, \hposition[21]~74\, hposition[21]~74, eee308, 1
instance = comp, \hposition[21]\, hposition[21], eee308, 1
instance = comp, \hposition[22]~76\, hposition[22]~76, eee308, 1
instance = comp, \hposition[22]\, hposition[22], eee308, 1
instance = comp, \hposition[23]~78\, hposition[23]~78, eee308, 1
instance = comp, \hposition[23]\, hposition[23], eee308, 1
instance = comp, \hposition[24]~80\, hposition[24]~80, eee308, 1
instance = comp, \hposition[24]\, hposition[24], eee308, 1
instance = comp, \hposition[25]~82\, hposition[25]~82, eee308, 1
instance = comp, \hposition[25]\, hposition[25], eee308, 1
instance = comp, \LessThan5~3\, LessThan5~3, eee308, 1
instance = comp, \LessThan5~1\, LessThan5~1, eee308, 1
instance = comp, \LessThan5~0\, LessThan5~0, eee308, 1
instance = comp, \LessThan5~2\, LessThan5~2, eee308, 1
instance = comp, \LessThan5~4\, LessThan5~4, eee308, 1
instance = comp, \hposition[26]~84\, hposition[26]~84, eee308, 1
instance = comp, \hposition[26]\, hposition[26], eee308, 1
instance = comp, \hposition[27]~86\, hposition[27]~86, eee308, 1
instance = comp, \hposition[27]\, hposition[27], eee308, 1
instance = comp, \hposition[28]~88\, hposition[28]~88, eee308, 1
instance = comp, \hposition[28]\, hposition[28], eee308, 1
instance = comp, \hposition[29]~90\, hposition[29]~90, eee308, 1
instance = comp, \hposition[29]\, hposition[29], eee308, 1
instance = comp, \hposition[30]~92\, hposition[30]~92, eee308, 1
instance = comp, \hposition[30]\, hposition[30], eee308, 1
instance = comp, \LessThan5~5\, LessThan5~5, eee308, 1
instance = comp, \LessThan5~6\, LessThan5~6, eee308, 1
instance = comp, \hposition[31]~94\, hposition[31]~94, eee308, 1
instance = comp, \hposition[31]\, hposition[31], eee308, 1
instance = comp, \LessThan5~8\, LessThan5~8, eee308, 1
instance = comp, \hposition[0]\, hposition[0], eee308, 1
instance = comp, \hposition[1]~34\, hposition[1]~34, eee308, 1
instance = comp, \hposition[1]\, hposition[1], eee308, 1
instance = comp, \hposition[2]~36\, hposition[2]~36, eee308, 1
instance = comp, \hposition[2]\, hposition[2], eee308, 1
instance = comp, \hposition[3]~38\, hposition[3]~38, eee308, 1
instance = comp, \hposition[3]\, hposition[3], eee308, 1
instance = comp, \hposition[4]~40\, hposition[4]~40, eee308, 1
instance = comp, \hposition[4]\, hposition[4], eee308, 1
instance = comp, \hposition[5]\, hposition[5], eee308, 1
instance = comp, \vposition[0]~32\, vposition[0]~32, eee308, 1
instance = comp, \vposition[2]~36\, vposition[2]~36, eee308, 1
instance = comp, \vposition[3]~38\, vposition[3]~38, eee308, 1
instance = comp, \vposition[3]\, vposition[3], eee308, 1
instance = comp, \vposition[4]~40\, vposition[4]~40, eee308, 1
instance = comp, \vposition[4]\, vposition[4], eee308, 1
instance = comp, \vposition[5]~42\, vposition[5]~42, eee308, 1
instance = comp, \vposition[5]\, vposition[5], eee308, 1
instance = comp, \vposition[6]~44\, vposition[6]~44, eee308, 1
instance = comp, \vposition[6]\, vposition[6], eee308, 1
instance = comp, \vposition[7]~46\, vposition[7]~46, eee308, 1
instance = comp, \vposition[7]\, vposition[7], eee308, 1
instance = comp, \vposition[8]~48\, vposition[8]~48, eee308, 1
instance = comp, \vposition[8]\, vposition[8], eee308, 1
instance = comp, \vposition[9]~50\, vposition[9]~50, eee308, 1
instance = comp, \vposition[9]\, vposition[9], eee308, 1
instance = comp, \vposition[10]~52\, vposition[10]~52, eee308, 1
instance = comp, \vposition[10]\, vposition[10], eee308, 1
instance = comp, \vposition[11]~54\, vposition[11]~54, eee308, 1
instance = comp, \vposition[11]\, vposition[11], eee308, 1
instance = comp, \vposition[12]~56\, vposition[12]~56, eee308, 1
instance = comp, \vposition[12]\, vposition[12], eee308, 1
instance = comp, \vposition[13]~58\, vposition[13]~58, eee308, 1
instance = comp, \vposition[13]\, vposition[13], eee308, 1
instance = comp, \vposition[14]~60\, vposition[14]~60, eee308, 1
instance = comp, \vposition[14]\, vposition[14], eee308, 1
instance = comp, \vposition[15]~62\, vposition[15]~62, eee308, 1
instance = comp, \vposition[15]\, vposition[15], eee308, 1
instance = comp, \vposition[16]~64\, vposition[16]~64, eee308, 1
instance = comp, \vposition[16]\, vposition[16], eee308, 1
instance = comp, \vposition[17]~66\, vposition[17]~66, eee308, 1
instance = comp, \vposition[17]\, vposition[17], eee308, 1
instance = comp, \vposition[18]~68\, vposition[18]~68, eee308, 1
instance = comp, \vposition[18]\, vposition[18], eee308, 1
instance = comp, \vposition[19]~70\, vposition[19]~70, eee308, 1
instance = comp, \vposition[19]\, vposition[19], eee308, 1
instance = comp, \vposition[20]~72\, vposition[20]~72, eee308, 1
instance = comp, \vposition[20]\, vposition[20], eee308, 1
instance = comp, \vposition[21]~74\, vposition[21]~74, eee308, 1
instance = comp, \vposition[21]\, vposition[21], eee308, 1
instance = comp, \vposition[22]~76\, vposition[22]~76, eee308, 1
instance = comp, \vposition[22]\, vposition[22], eee308, 1
instance = comp, \vposition[23]~78\, vposition[23]~78, eee308, 1
instance = comp, \vposition[23]\, vposition[23], eee308, 1
instance = comp, \vposition[24]~80\, vposition[24]~80, eee308, 1
instance = comp, \vposition[24]\, vposition[24], eee308, 1
instance = comp, \vposition[25]~82\, vposition[25]~82, eee308, 1
instance = comp, \vposition[25]\, vposition[25], eee308, 1
instance = comp, \vposition[26]~84\, vposition[26]~84, eee308, 1
instance = comp, \vposition[26]\, vposition[26], eee308, 1
instance = comp, \vposition[27]~86\, vposition[27]~86, eee308, 1
instance = comp, \vposition[27]\, vposition[27], eee308, 1
instance = comp, \vposition[28]~88\, vposition[28]~88, eee308, 1
instance = comp, \vposition[28]\, vposition[28], eee308, 1
instance = comp, \vposition[29]~90\, vposition[29]~90, eee308, 1
instance = comp, \vposition[29]\, vposition[29], eee308, 1
instance = comp, \LessThan6~5\, LessThan6~5, eee308, 1
instance = comp, \LessThan6~1\, LessThan6~1, eee308, 1
instance = comp, \LessThan6~3\, LessThan6~3, eee308, 1
instance = comp, \LessThan6~0\, LessThan6~0, eee308, 1
instance = comp, \LessThan6~2\, LessThan6~2, eee308, 1
instance = comp, \LessThan6~4\, LessThan6~4, eee308, 1
instance = comp, \vposition[30]~92\, vposition[30]~92, eee308, 1
instance = comp, \vposition[30]\, vposition[30], eee308, 1
instance = comp, \LessThan6~6\, LessThan6~6, eee308, 1
instance = comp, \vposition[31]~94\, vposition[31]~94, eee308, 1
instance = comp, \vposition[31]\, vposition[31], eee308, 1
instance = comp, \LessThan6~8\, LessThan6~8, eee308, 1
instance = comp, \LessThan6~7\, LessThan6~7, eee308, 1
instance = comp, \LessThan6~9\, LessThan6~9, eee308, 1
instance = comp, \LessThan6~10\, LessThan6~10, eee308, 1
instance = comp, \vposition[0]\, vposition[0], eee308, 1
instance = comp, \vposition[1]~34\, vposition[1]~34, eee308, 1
instance = comp, \vposition[1]\, vposition[1], eee308, 1
instance = comp, \vposition[2]\, vposition[2], eee308, 1
instance = comp, \dig_counter~15\, dig_counter~15, eee308, 1
instance = comp, \timer_sec|c26bit|c0|q~0\, timer_sec|c26bit|c0|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c0|q~reg0feeder\, timer_sec|c26bit|c0|q~reg0feeder, eee308, 1
instance = comp, \timer_sec|c26bit|c0|q~reg0\, timer_sec|c26bit|c0|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c1|q~0\, timer_sec|c26bit|c1|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c1|q~reg0\, timer_sec|c26bit|c1|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c2|q~0\, timer_sec|c26bit|c2|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c2|q~reg0\, timer_sec|c26bit|c2|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c3|q~0\, timer_sec|c26bit|c3|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c3|q~reg0\, timer_sec|c26bit|c3|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|t_int[4]\, timer_sec|c26bit|t_int[4], eee308, 1
instance = comp, \timer_sec|c26bit|c4|q~0\, timer_sec|c26bit|c4|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c4|q~reg0\, timer_sec|c26bit|c4|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c5|q~0\, timer_sec|c26bit|c5|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c5|q~reg0\, timer_sec|c26bit|c5|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c6|q~0\, timer_sec|c26bit|c6|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c6|q~reg0\, timer_sec|c26bit|c6|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|t_int[7]\, timer_sec|c26bit|t_int[7], eee308, 1
instance = comp, \timer_sec|c26bit|c7|q~0\, timer_sec|c26bit|c7|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c7|q~reg0\, timer_sec|c26bit|c7|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c8|q~0\, timer_sec|c26bit|c8|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c8|q~reg0\, timer_sec|c26bit|c8|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c9|q~0\, timer_sec|c26bit|c9|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c9|q~reg0\, timer_sec|c26bit|c9|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|t_int[10]\, timer_sec|c26bit|t_int[10], eee308, 1
instance = comp, \timer_sec|c26bit|c10|q~0\, timer_sec|c26bit|c10|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c10|q~reg0\, timer_sec|c26bit|c10|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c11|q~0\, timer_sec|c26bit|c11|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c11|q~reg0\, timer_sec|c26bit|c11|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c12|q~0\, timer_sec|c26bit|c12|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c12|q~reg0\, timer_sec|c26bit|c12|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|t_int[13]\, timer_sec|c26bit|t_int[13], eee308, 1
instance = comp, \timer_sec|c26bit|c13|q~0\, timer_sec|c26bit|c13|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c13|q~reg0\, timer_sec|c26bit|c13|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c14|q~0\, timer_sec|c26bit|c14|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c14|q~reg0\, timer_sec|c26bit|c14|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c15|q~0\, timer_sec|c26bit|c15|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c15|q~reg0\, timer_sec|c26bit|c15|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|t_int[16]\, timer_sec|c26bit|t_int[16], eee308, 1
instance = comp, \timer_sec|c26bit|c16|q~0\, timer_sec|c26bit|c16|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c16|q~reg0\, timer_sec|c26bit|c16|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c17|q~0\, timer_sec|c26bit|c17|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c17|q~reg0\, timer_sec|c26bit|c17|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c18|q~0\, timer_sec|c26bit|c18|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c18|q~reg0\, timer_sec|c26bit|c18|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|t_int[19]\, timer_sec|c26bit|t_int[19], eee308, 1
instance = comp, \timer_sec|c26bit|c19|q~0\, timer_sec|c26bit|c19|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c19|q~reg0\, timer_sec|c26bit|c19|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c20|q~0\, timer_sec|c26bit|c20|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c20|q~reg0\, timer_sec|c26bit|c20|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c21|q~0\, timer_sec|c26bit|c21|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c21|q~reg0\, timer_sec|c26bit|c21|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|t_int[22]\, timer_sec|c26bit|t_int[22], eee308, 1
instance = comp, \timer_sec|c26bit|c22|q~0\, timer_sec|c26bit|c22|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c22|q~reg0\, timer_sec|c26bit|c22|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c23|q~0\, timer_sec|c26bit|c23|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c23|q~reg0\, timer_sec|c26bit|c23|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|c24|q~0\, timer_sec|c26bit|c24|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c24|q~reg0\, timer_sec|c26bit|c24|q~reg0, eee308, 1
instance = comp, \timer_sec|c26bit|t_int[25]\, timer_sec|c26bit|t_int[25], eee308, 1
instance = comp, \timer_sec|c26bit|c25|q~0\, timer_sec|c26bit|c25|q~0, eee308, 1
instance = comp, \timer_sec|c26bit|c25|q~reg0\, timer_sec|c26bit|c25|q~reg0, eee308, 1
instance = comp, \timer_sec|LessThan0~2\, timer_sec|LessThan0~2, eee308, 1
instance = comp, \timer_sec|LessThan0~1\, timer_sec|LessThan0~1, eee308, 1
instance = comp, \timer_sec|LessThan0~3\, timer_sec|LessThan0~3, eee308, 1
instance = comp, \timer_sec|LessThan0~4\, timer_sec|LessThan0~4, eee308, 1
instance = comp, \timer_sec|LessThan0~0\, timer_sec|LessThan0~0, eee308, 1
instance = comp, \timer_sec|LessThan0~5\, timer_sec|LessThan0~5, eee308, 1
instance = comp, \timer_sec|clr_clk~feeder\, timer_sec|clr_clk~feeder, eee308, 1
instance = comp, \timer_sec|clr_clk\, timer_sec|clr_clk, eee308, 1
instance = comp, \timer_sec|clr_clk~clkctrl\, timer_sec|clr_clk~clkctrl, eee308, 1
instance = comp, \currentSec[31]~62\, currentSec[31]~62, eee308, 1
instance = comp, \currentSec[31]\, currentSec[31], eee308, 1
instance = comp, \LessThan0~1\, LessThan0~1, eee308, 1
instance = comp, \LessThan0~5\, LessThan0~5, eee308, 1
instance = comp, \LessThan0~6\, LessThan0~6, eee308, 1
instance = comp, \LessThan0~7\, LessThan0~7, eee308, 1
instance = comp, \LessThan0~8\, LessThan0~8, eee308, 1
instance = comp, \LessThan0~9\, LessThan0~9, eee308, 1
instance = comp, \LessThan0~10\, LessThan0~10, eee308, 1
instance = comp, \currentSec~2\, currentSec~2, eee308, 1
instance = comp, \currentSec[4]\, currentSec[4], eee308, 1
instance = comp, \Add0~0\, Add0~0, eee308, 1
instance = comp, \currentSec~6\, currentSec~6, eee308, 1
instance = comp, \currentSec[0]\, currentSec[0], eee308, 1
instance = comp, \Add0~2\, Add0~2, eee308, 1
instance = comp, \currentSec~5\, currentSec~5, eee308, 1
instance = comp, \currentSec[1]\, currentSec[1], eee308, 1
instance = comp, \Add0~4\, Add0~4, eee308, 1
instance = comp, \currentSec~4\, currentSec~4, eee308, 1
instance = comp, \currentSec[2]\, currentSec[2], eee308, 1
instance = comp, \Add0~6\, Add0~6, eee308, 1
instance = comp, \currentSec~3\, currentSec~3, eee308, 1
instance = comp, \currentSec[3]\, currentSec[3], eee308, 1
instance = comp, \Add0~8\, Add0~8, eee308, 1
instance = comp, \Add0~10\, Add0~10, eee308, 1
instance = comp, \LessThan0~3\, LessThan0~3, eee308, 1
instance = comp, \LessThan0~0\, LessThan0~0, eee308, 1
instance = comp, \LessThan0~2\, LessThan0~2, eee308, 1
instance = comp, \LessThan0~4\, LessThan0~4, eee308, 1
instance = comp, \currentSec~1\, currentSec~1, eee308, 1
instance = comp, \currentSec[5]\, currentSec[5], eee308, 1
instance = comp, \Add0~12\, Add0~12, eee308, 1
instance = comp, \currentSec~0\, currentSec~0, eee308, 1
instance = comp, \currentSec[6]\, currentSec[6], eee308, 1
instance = comp, \Add0~14\, Add0~14, eee308, 1
instance = comp, \currentSec~7\, currentSec~7, eee308, 1
instance = comp, \currentSec[7]\, currentSec[7], eee308, 1
instance = comp, \Add0~16\, Add0~16, eee308, 1
instance = comp, \currentSec~8\, currentSec~8, eee308, 1
instance = comp, \currentSec[8]\, currentSec[8], eee308, 1
instance = comp, \Add0~18\, Add0~18, eee308, 1
instance = comp, \currentSec~9\, currentSec~9, eee308, 1
instance = comp, \currentSec[9]\, currentSec[9], eee308, 1
instance = comp, \Add0~20\, Add0~20, eee308, 1
instance = comp, \currentSec~10\, currentSec~10, eee308, 1
instance = comp, \currentSec[10]\, currentSec[10], eee308, 1
instance = comp, \Add0~22\, Add0~22, eee308, 1
instance = comp, \currentSec~11\, currentSec~11, eee308, 1
instance = comp, \currentSec[11]\, currentSec[11], eee308, 1
instance = comp, \Add0~24\, Add0~24, eee308, 1
instance = comp, \currentSec~12\, currentSec~12, eee308, 1
instance = comp, \currentSec[12]\, currentSec[12], eee308, 1
instance = comp, \Add0~26\, Add0~26, eee308, 1
instance = comp, \currentSec~13\, currentSec~13, eee308, 1
instance = comp, \currentSec[13]\, currentSec[13], eee308, 1
instance = comp, \Add0~28\, Add0~28, eee308, 1
instance = comp, \currentSec~30\, currentSec~30, eee308, 1
instance = comp, \currentSec[14]\, currentSec[14], eee308, 1
instance = comp, \Add0~30\, Add0~30, eee308, 1
instance = comp, \currentSec~29\, currentSec~29, eee308, 1
instance = comp, \currentSec[15]\, currentSec[15], eee308, 1
instance = comp, \Add0~32\, Add0~32, eee308, 1
instance = comp, \currentSec~28\, currentSec~28, eee308, 1
instance = comp, \currentSec[16]\, currentSec[16], eee308, 1
instance = comp, \Add0~34\, Add0~34, eee308, 1
instance = comp, \currentSec~27\, currentSec~27, eee308, 1
instance = comp, \currentSec[17]\, currentSec[17], eee308, 1
instance = comp, \Add0~36\, Add0~36, eee308, 1
instance = comp, \currentSec~26\, currentSec~26, eee308, 1
instance = comp, \currentSec[18]\, currentSec[18], eee308, 1
instance = comp, \Add0~38\, Add0~38, eee308, 1
instance = comp, \currentSec~25\, currentSec~25, eee308, 1
instance = comp, \currentSec[19]\, currentSec[19], eee308, 1
instance = comp, \Add0~40\, Add0~40, eee308, 1
instance = comp, \currentSec~24\, currentSec~24, eee308, 1
instance = comp, \currentSec[20]\, currentSec[20], eee308, 1
instance = comp, \Add0~42\, Add0~42, eee308, 1
instance = comp, \currentSec~23\, currentSec~23, eee308, 1
instance = comp, \currentSec[21]\, currentSec[21], eee308, 1
instance = comp, \Add0~44\, Add0~44, eee308, 1
instance = comp, \currentSec~22\, currentSec~22, eee308, 1
instance = comp, \currentSec[22]\, currentSec[22], eee308, 1
instance = comp, \Add0~46\, Add0~46, eee308, 1
instance = comp, \currentSec~21\, currentSec~21, eee308, 1
instance = comp, \currentSec[23]\, currentSec[23], eee308, 1
instance = comp, \Add0~48\, Add0~48, eee308, 1
instance = comp, \currentSec~20\, currentSec~20, eee308, 1
instance = comp, \currentSec[24]\, currentSec[24], eee308, 1
instance = comp, \Add0~50\, Add0~50, eee308, 1
instance = comp, \currentSec~19\, currentSec~19, eee308, 1
instance = comp, \currentSec[25]\, currentSec[25], eee308, 1
instance = comp, \Add0~52\, Add0~52, eee308, 1
instance = comp, \currentSec~18\, currentSec~18, eee308, 1
instance = comp, \currentSec[26]\, currentSec[26], eee308, 1
instance = comp, \Add0~54\, Add0~54, eee308, 1
instance = comp, \currentSec~17\, currentSec~17, eee308, 1
instance = comp, \currentSec[27]\, currentSec[27], eee308, 1
instance = comp, \Add0~56\, Add0~56, eee308, 1
instance = comp, \currentSec~16\, currentSec~16, eee308, 1
instance = comp, \currentSec[28]\, currentSec[28], eee308, 1
instance = comp, \Add0~58\, Add0~58, eee308, 1
instance = comp, \currentSec~15\, currentSec~15, eee308, 1
instance = comp, \currentSec[29]\, currentSec[29], eee308, 1
instance = comp, \Add0~60\, Add0~60, eee308, 1
instance = comp, \currentSec~14\, currentSec~14, eee308, 1
instance = comp, \currentSec[30]\, currentSec[30], eee308, 1
instance = comp, \Add0~62\, Add0~62, eee308, 1
instance = comp, \Equal0~2\, Equal0~2, eee308, 1
instance = comp, \Equal0~3\, Equal0~3, eee308, 1
instance = comp, \Equal0~0\, Equal0~0, eee308, 1
instance = comp, \Equal0~1\, Equal0~1, eee308, 1
instance = comp, \currX0[8]~0\, currX0[8]~0, eee308, 1
instance = comp, \currX0[8]\, currX0[8], eee308, 1
instance = comp, \vSEC_X~0\, vSEC_X~0, eee308, 1
instance = comp, \vSEC_X[0][2]~2\, vSEC_X[0][2]~2, eee308, 1
instance = comp, \vSEC_X[0][2]\, vSEC_X[0][2], eee308, 1
instance = comp, \dig_counter~16\, dig_counter~16, eee308, 1
instance = comp, \vSEC_X~1\, vSEC_X~1, eee308, 1
instance = comp, \vSEC_X[0][8]\, vSEC_X[0][8], eee308, 1
instance = comp, \dig_counter~14\, dig_counter~14, eee308, 1
instance = comp, \dig_counter~11\, dig_counter~11, eee308, 1
instance = comp, \dig_counter~12\, dig_counter~12, eee308, 1
instance = comp, \vSEC_X[0][0]\, vSEC_X[0][0], eee308, 1
instance = comp, \dig_counter~13\, dig_counter~13, eee308, 1
instance = comp, \dig_counter~17\, dig_counter~17, eee308, 1
instance = comp, \Equal0~4\, Equal0~4, eee308, 1
instance = comp, \vSEC_X[0][3]~3\, vSEC_X[0][3]~3, eee308, 1
instance = comp, \vSEC_X[0][3]\, vSEC_X[0][3], eee308, 1
instance = comp, \dig_counter~18\, dig_counter~18, eee308, 1
instance = comp, \dig_counter~19\, dig_counter~19, eee308, 1
instance = comp, \vSEC_X[1][2]\, vSEC_X[1][2], eee308, 1
instance = comp, \vSEC_X[9][6]~feeder\, vSEC_X[9][6]~feeder, eee308, 1
instance = comp, \vSEC_X[9][6]\, vSEC_X[9][6], eee308, 1
instance = comp, \r[1]~0\, r[1]~0, eee308, 1
instance = comp, \r[1]~4\, r[1]~4, eee308, 1
instance = comp, \r[1]~1\, r[1]~1, eee308, 1
instance = comp, \r[1]~2\, r[1]~2, eee308, 1
instance = comp, \r[1]~3\, r[1]~3, eee308, 1
instance = comp, \r[1]~5\, r[1]~5, eee308, 1
instance = comp, \dig_counter~1\, dig_counter~1, eee308, 1
instance = comp, \dig_counter~0\, dig_counter~0, eee308, 1
instance = comp, \dig_counter~2\, dig_counter~2, eee308, 1
instance = comp, \r[1]~6\, r[1]~6, eee308, 1
instance = comp, \Add17~0\, Add17~0, eee308, 1
instance = comp, \Add17~2\, Add17~2, eee308, 1
instance = comp, \Add17~4\, Add17~4, eee308, 1
instance = comp, \Mult0|mult_core|romout[1][10]~0\, Mult0|mult_core|romout[1][10]~0, eee308, 1
instance = comp, \Mult0|mult_core|romout[1][9]~1\, Mult0|mult_core|romout[1][9]~1, eee308, 1
instance = comp, \Mult0|mult_core|romout[1][8]~2\, Mult0|mult_core|romout[1][8]~2, eee308, 1
instance = comp, \Mult0|mult_core|romout[0][11]~4\, Mult0|mult_core|romout[0][11]~4, eee308, 1
instance = comp, \Mult0|mult_core|romout[1][7]~3\, Mult0|mult_core|romout[1][7]~3, eee308, 1
instance = comp, \Mult0|mult_core|romout[0][10]~6\, Mult0|mult_core|romout[0][10]~6, eee308, 1
instance = comp, \Mult0|mult_core|romout[1][6]~5\, Mult0|mult_core|romout[1][6]~5, eee308, 1
instance = comp, \Mult0|mult_core|romout[0][9]~7\, Mult0|mult_core|romout[0][9]~7, eee308, 1
instance = comp, \Mult0|mult_core|romout[0][8]~8\, Mult0|mult_core|romout[0][8]~8, eee308, 1
instance = comp, \Mult0|mult_core|romout[0][7]~9\, Mult0|mult_core|romout[0][7]~9, eee308, 1
instance = comp, \Mult0|mult_core|romout[0][6]~10\, Mult0|mult_core|romout[0][6]~10, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18, eee308, 1
instance = comp, \Add17~6\, Add17~6, eee308, 1
instance = comp, \Add17~8\, Add17~8, eee308, 1
instance = comp, \Mult0|mult_core|romout[2][6]~11\, Mult0|mult_core|romout[2][6]~11, eee308, 1
instance = comp, \Add17~10\, Add17~10, eee308, 1
instance = comp, \Add17~12\, Add17~12, eee308, 1
instance = comp, \Add17~14\, Add17~14, eee308, 1
instance = comp, \Add17~16\, Add17~16, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\, Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\, Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2, eee308, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, eee308, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, eee308, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, eee308, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, eee308, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, eee308, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, eee308, 1
instance = comp, \Add16~0\, Add16~0, eee308, 1
instance = comp, \Add16~2\, Add16~2, eee308, 1
instance = comp, \Add16~4\, Add16~4, eee308, 1
instance = comp, \Add16~6\, Add16~6, eee308, 1
instance = comp, \Add16~8\, Add16~8, eee308, 1
instance = comp, \Add16~10\, Add16~10, eee308, 1
instance = comp, \Add16~12\, Add16~12, eee308, 1
instance = comp, \Add16~14\, Add16~14, eee308, 1
instance = comp, \Add16~16\, Add16~16, eee308, 1
instance = comp, \Add16~18\, Add16~18, eee308, 1
instance = comp, \Add16~20\, Add16~20, eee308, 1
instance = comp, \Add16~22\, Add16~22, eee308, 1
instance = comp, \Add16~24\, Add16~24, eee308, 1
instance = comp, \Add16~26\, Add16~26, eee308, 1
instance = comp, \data_address[1]~15\, data_address[1]~15, eee308, 1
instance = comp, \data_address[2]~17\, data_address[2]~17, eee308, 1
instance = comp, \data_address[3]~19\, data_address[3]~19, eee308, 1
instance = comp, \data_address[4]~21\, data_address[4]~21, eee308, 1
instance = comp, \data_address[5]~23\, data_address[5]~23, eee308, 1
instance = comp, \data_address[6]~25\, data_address[6]~25, eee308, 1
instance = comp, \data_address[7]~27\, data_address[7]~27, eee308, 1
instance = comp, \data_address[8]~29\, data_address[8]~29, eee308, 1
instance = comp, \data_address[9]~31\, data_address[9]~31, eee308, 1
instance = comp, \data_address[10]~33\, data_address[10]~33, eee308, 1
instance = comp, \data_address[11]~35\, data_address[11]~35, eee308, 1
instance = comp, \data_address[12]~37\, data_address[12]~37, eee308, 1
instance = comp, \data_address[13]~39\, data_address[13]~39, eee308, 1
instance = comp, \data_address[14]~41\, data_address[14]~41, eee308, 1
instance = comp, \dig_counter~22\, dig_counter~22, eee308, 1
instance = comp, \dig_counter~23\, dig_counter~23, eee308, 1
instance = comp, \dig_counter~24\, dig_counter~24, eee308, 1
instance = comp, \LessThan8~0\, LessThan8~0, eee308, 1
instance = comp, \dig_counter~25\, dig_counter~25, eee308, 1
instance = comp, \dig_counter~26\, dig_counter~26, eee308, 1
instance = comp, \dig_counter~20\, dig_counter~20, eee308, 1
instance = comp, \dig_counter~21\, dig_counter~21, eee308, 1
instance = comp, \dig_counter~27\, dig_counter~27, eee308, 1
instance = comp, \data_address[14]\, data_address[14], eee308, 1
instance = comp, \Mult0|mult_core|romout[1][11]~12\, Mult0|mult_core|romout[1][11]~12, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\, Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20, eee308, 1
instance = comp, \Mult0|mult_core|romout[2][7]~13\, Mult0|mult_core|romout[2][7]~13, eee308, 1
instance = comp, \Add17~18\, Add17~18, eee308, 1
instance = comp, \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\, Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4, eee308, 1
instance = comp, \Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\, Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12, eee308, 1
instance = comp, \Add16~28\, Add16~28, eee308, 1
instance = comp, \data_address[15]~43\, data_address[15]~43, eee308, 1
instance = comp, \data_address[15]\, data_address[15], eee308, 1
instance = comp, \data_address[13]\, data_address[13], eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode406w[3]\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode406w[3], eee308, 1
instance = comp, \data_address[0]~45\, data_address[0]~45, eee308, 1
instance = comp, \data_address[0]\, data_address[0], eee308, 1
instance = comp, \data_address[1]\, data_address[1], eee308, 1
instance = comp, \data_address[2]\, data_address[2], eee308, 1
instance = comp, \data_address[3]\, data_address[3], eee308, 1
instance = comp, \data_address[4]\, data_address[4], eee308, 1
instance = comp, \data_address[5]\, data_address[5], eee308, 1
instance = comp, \data_address[6]\, data_address[6], eee308, 1
instance = comp, \data_address[7]\, data_address[7], eee308, 1
instance = comp, \data_address[8]\, data_address[8], eee308, 1
instance = comp, \data_address[9]\, data_address[9], eee308, 1
instance = comp, \data_address[10]\, data_address[10], eee308, 1
instance = comp, \data_address[11]\, data_address[11], eee308, 1
instance = comp, \data_address[12]\, data_address[12], eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a8\, imRead_clk|altsyncram_component|auto_generated|ram_block1a8, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|address_reg_a[1]\, imRead_clk|altsyncram_component|auto_generated|address_reg_a[1], eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder\, imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[1]\, imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[1], eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a32\, imRead_clk|altsyncram_component|auto_generated|ram_block1a32, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|address_reg_a[0]~feeder\, imRead_clk|altsyncram_component|auto_generated|address_reg_a[0]~feeder, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|address_reg_a[0]\, imRead_clk|altsyncram_component|auto_generated|address_reg_a[0], eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder\, imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[0]\, imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[0], eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~2\, imRead_clk|altsyncram_component|auto_generated|mux2|_~2, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a44\, imRead_clk|altsyncram_component|auto_generated|ram_block1a44, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a20\, imRead_clk|altsyncram_component|auto_generated|ram_block1a20, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~3\, imRead_clk|altsyncram_component|auto_generated|mux2|_~3, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a92\, imRead_clk|altsyncram_component|auto_generated|ram_block1a92, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a68\, imRead_clk|altsyncram_component|auto_generated|ram_block1a68, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a56\, imRead_clk|altsyncram_component|auto_generated|ram_block1a56, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~0\, imRead_clk|altsyncram_component|auto_generated|mux2|_~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0\, imRead_clk|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a80\, imRead_clk|altsyncram_component|auto_generated|ram_block1a80, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~1\, imRead_clk|altsyncram_component|auto_generated|mux2|_~1, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|address_reg_a[2]~feeder\, imRead_clk|altsyncram_component|auto_generated|address_reg_a[2]~feeder, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|address_reg_a[2]\, imRead_clk|altsyncram_component|auto_generated|address_reg_a[2], eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder\, imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[2]\, imRead_clk|altsyncram_component|auto_generated|out_address_reg_a[2], eee308, 1
instance = comp, \r~7\, r~7, eee308, 1
instance = comp, \Add19~0\, Add19~0, eee308, 1
instance = comp, \data_address2[0]~13\, data_address2[0]~13, eee308, 1
instance = comp, \dig_counter~7\, dig_counter~7, eee308, 1
instance = comp, \dig_counter~6\, dig_counter~6, eee308, 1
instance = comp, \dig_counter~8\, dig_counter~8, eee308, 1
instance = comp, \dig_counter~9\, dig_counter~9, eee308, 1
instance = comp, \dig_counter~3\, dig_counter~3, eee308, 1
instance = comp, \dig_counter~4\, dig_counter~4, eee308, 1
instance = comp, \dig_counter~5\, dig_counter~5, eee308, 1
instance = comp, \dig_counter~10\, dig_counter~10, eee308, 1
instance = comp, \data_address2[0]\, data_address2[0], eee308, 1
instance = comp, \Add19~2\, Add19~2, eee308, 1
instance = comp, \data_address2[1]~15\, data_address2[1]~15, eee308, 1
instance = comp, \data_address2[1]\, data_address2[1], eee308, 1
instance = comp, \Add19~4\, Add19~4, eee308, 1
instance = comp, \data_address2[2]~17\, data_address2[2]~17, eee308, 1
instance = comp, \data_address2[2]\, data_address2[2], eee308, 1
instance = comp, \Add20~0\, Add20~0, eee308, 1
instance = comp, \Add19~6\, Add19~6, eee308, 1
instance = comp, \data_address2[3]~19\, data_address2[3]~19, eee308, 1
instance = comp, \data_address2[3]\, data_address2[3], eee308, 1
instance = comp, \Add20~2\, Add20~2, eee308, 1
instance = comp, \Add19~8\, Add19~8, eee308, 1
instance = comp, \data_address2[4]~21\, data_address2[4]~21, eee308, 1
instance = comp, \data_address2[4]\, data_address2[4], eee308, 1
instance = comp, \Add20~4\, Add20~4, eee308, 1
instance = comp, \Add19~10\, Add19~10, eee308, 1
instance = comp, \data_address2[5]~23\, data_address2[5]~23, eee308, 1
instance = comp, \data_address2[5]\, data_address2[5], eee308, 1
instance = comp, \Add20~6\, Add20~6, eee308, 1
instance = comp, \Add19~12\, Add19~12, eee308, 1
instance = comp, \data_address2[6]~25\, data_address2[6]~25, eee308, 1
instance = comp, \data_address2[6]\, data_address2[6], eee308, 1
instance = comp, \Add20~8\, Add20~8, eee308, 1
instance = comp, \Add19~14\, Add19~14, eee308, 1
instance = comp, \data_address2[7]~27\, data_address2[7]~27, eee308, 1
instance = comp, \data_address2[7]\, data_address2[7], eee308, 1
instance = comp, \Add20~10\, Add20~10, eee308, 1
instance = comp, \Add19~16\, Add19~16, eee308, 1
instance = comp, \data_address2[8]~29\, data_address2[8]~29, eee308, 1
instance = comp, \data_address2[8]\, data_address2[8], eee308, 1
instance = comp, \Add20~12\, Add20~12, eee308, 1
instance = comp, \Add19~18\, Add19~18, eee308, 1
instance = comp, \data_address2[9]~31\, data_address2[9]~31, eee308, 1
instance = comp, \data_address2[9]\, data_address2[9], eee308, 1
instance = comp, \Add20~14\, Add20~14, eee308, 1
instance = comp, \Add19~20\, Add19~20, eee308, 1
instance = comp, \data_address2[10]~33\, data_address2[10]~33, eee308, 1
instance = comp, \data_address2[10]\, data_address2[10], eee308, 1
instance = comp, \Add20~16\, Add20~16, eee308, 1
instance = comp, \Add19~22\, Add19~22, eee308, 1
instance = comp, \data_address2[11]~35\, data_address2[11]~35, eee308, 1
instance = comp, \data_address2[11]\, data_address2[11], eee308, 1
instance = comp, \Add20~18\, Add20~18, eee308, 1
instance = comp, \Add19~24\, Add19~24, eee308, 1
instance = comp, \data_address2[12]~37\, data_address2[12]~37, eee308, 1
instance = comp, \data_address2[12]\, data_address2[12], eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a8\, imRead_min|altsyncram_component|auto_generated|ram_block1a8, eee308, 1
instance = comp, \r~8\, r~8, eee308, 1
instance = comp, \r[0]~reg0\, r[0]~reg0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a9\, imRead_clk|altsyncram_component|auto_generated|ram_block1a9, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a33\, imRead_clk|altsyncram_component|auto_generated|ram_block1a33, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~6\, imRead_clk|altsyncram_component|auto_generated|mux2|_~6, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a45\, imRead_clk|altsyncram_component|auto_generated|ram_block1a45, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a21\, imRead_clk|altsyncram_component|auto_generated|ram_block1a21, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~7\, imRead_clk|altsyncram_component|auto_generated|mux2|_~7, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a93\, imRead_clk|altsyncram_component|auto_generated|ram_block1a93, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a57\, imRead_clk|altsyncram_component|auto_generated|ram_block1a57, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a69\, imRead_clk|altsyncram_component|auto_generated|ram_block1a69, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~4\, imRead_clk|altsyncram_component|auto_generated|mux2|_~4, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a81\, imRead_clk|altsyncram_component|auto_generated|ram_block1a81, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~5\, imRead_clk|altsyncram_component|auto_generated|mux2|_~5, eee308, 1
instance = comp, \r~9\, r~9, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a9\, imRead_min|altsyncram_component|auto_generated|ram_block1a9, eee308, 1
instance = comp, \r~10\, r~10, eee308, 1
instance = comp, \r[1]~reg0\, r[1]~reg0, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a10\, imRead_min|altsyncram_component|auto_generated|ram_block1a10, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a82\, imRead_clk|altsyncram_component|auto_generated|ram_block1a82, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a58\, imRead_clk|altsyncram_component|auto_generated|ram_block1a58, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a70\, imRead_clk|altsyncram_component|auto_generated|ram_block1a70, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~8\, imRead_clk|altsyncram_component|auto_generated|mux2|_~8, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a94\, imRead_clk|altsyncram_component|auto_generated|ram_block1a94, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~9\, imRead_clk|altsyncram_component|auto_generated|mux2|_~9, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a46\, imRead_clk|altsyncram_component|auto_generated|ram_block1a46, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a10\, imRead_clk|altsyncram_component|auto_generated|ram_block1a10, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a34\, imRead_clk|altsyncram_component|auto_generated|ram_block1a34, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~10\, imRead_clk|altsyncram_component|auto_generated|mux2|_~10, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a22\, imRead_clk|altsyncram_component|auto_generated|ram_block1a22, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~11\, imRead_clk|altsyncram_component|auto_generated|mux2|_~11, eee308, 1
instance = comp, \r~11\, r~11, eee308, 1
instance = comp, \r~12\, r~12, eee308, 1
instance = comp, \r[2]~reg0\, r[2]~reg0, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a11\, imRead_min|altsyncram_component|auto_generated|ram_block1a11, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a83\, imRead_clk|altsyncram_component|auto_generated|ram_block1a83, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a59\, imRead_clk|altsyncram_component|auto_generated|ram_block1a59, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a71\, imRead_clk|altsyncram_component|auto_generated|ram_block1a71, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~12\, imRead_clk|altsyncram_component|auto_generated|mux2|_~12, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a95\, imRead_clk|altsyncram_component|auto_generated|ram_block1a95, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~13\, imRead_clk|altsyncram_component|auto_generated|mux2|_~13, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a47\, imRead_clk|altsyncram_component|auto_generated|ram_block1a47, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a23\, imRead_clk|altsyncram_component|auto_generated|ram_block1a23, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a35\, imRead_clk|altsyncram_component|auto_generated|ram_block1a35, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a11\, imRead_clk|altsyncram_component|auto_generated|ram_block1a11, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~14\, imRead_clk|altsyncram_component|auto_generated|mux2|_~14, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~15\, imRead_clk|altsyncram_component|auto_generated|mux2|_~15, eee308, 1
instance = comp, \r~13\, r~13, eee308, 1
instance = comp, \r~14\, r~14, eee308, 1
instance = comp, \r[3]~reg0\, r[3]~reg0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a88\, imRead_clk|altsyncram_component|auto_generated|ram_block1a88, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a64\, imRead_clk|altsyncram_component|auto_generated|ram_block1a64, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a52\, imRead_clk|altsyncram_component|auto_generated|ram_block1a52, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~16\, imRead_clk|altsyncram_component|auto_generated|mux2|_~16, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a76\, imRead_clk|altsyncram_component|auto_generated|ram_block1a76, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~17\, imRead_clk|altsyncram_component|auto_generated|mux2|_~17, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a40\, imRead_clk|altsyncram_component|auto_generated|ram_block1a40, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a28\, imRead_clk|altsyncram_component|auto_generated|ram_block1a28, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a4\, imRead_clk|altsyncram_component|auto_generated|ram_block1a4, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~18\, imRead_clk|altsyncram_component|auto_generated|mux2|_~18, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a16\, imRead_clk|altsyncram_component|auto_generated|ram_block1a16, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~19\, imRead_clk|altsyncram_component|auto_generated|mux2|_~19, eee308, 1
instance = comp, \g~0\, g~0, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a4\, imRead_min|altsyncram_component|auto_generated|ram_block1a4, eee308, 1
instance = comp, \g~1\, g~1, eee308, 1
instance = comp, \g[0]~reg0\, g[0]~reg0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a89\, imRead_clk|altsyncram_component|auto_generated|ram_block1a89, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a77\, imRead_clk|altsyncram_component|auto_generated|ram_block1a77, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a53\, imRead_clk|altsyncram_component|auto_generated|ram_block1a53, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a65\, imRead_clk|altsyncram_component|auto_generated|ram_block1a65, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~20\, imRead_clk|altsyncram_component|auto_generated|mux2|_~20, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~21\, imRead_clk|altsyncram_component|auto_generated|mux2|_~21, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a41\, imRead_clk|altsyncram_component|auto_generated|ram_block1a41, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a5\, imRead_clk|altsyncram_component|auto_generated|ram_block1a5, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a29\, imRead_clk|altsyncram_component|auto_generated|ram_block1a29, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~22\, imRead_clk|altsyncram_component|auto_generated|mux2|_~22, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a17\, imRead_clk|altsyncram_component|auto_generated|ram_block1a17, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~23\, imRead_clk|altsyncram_component|auto_generated|mux2|_~23, eee308, 1
instance = comp, \g~2\, g~2, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a5\, imRead_min|altsyncram_component|auto_generated|ram_block1a5, eee308, 1
instance = comp, \g~3\, g~3, eee308, 1
instance = comp, \g[1]~reg0\, g[1]~reg0, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a6\, imRead_min|altsyncram_component|auto_generated|ram_block1a6, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a18\, imRead_clk|altsyncram_component|auto_generated|ram_block1a18, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a30\, imRead_clk|altsyncram_component|auto_generated|ram_block1a30, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a6\, imRead_clk|altsyncram_component|auto_generated|ram_block1a6, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~26\, imRead_clk|altsyncram_component|auto_generated|mux2|_~26, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a42\, imRead_clk|altsyncram_component|auto_generated|ram_block1a42, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~27\, imRead_clk|altsyncram_component|auto_generated|mux2|_~27, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a78\, imRead_clk|altsyncram_component|auto_generated|ram_block1a78, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a90\, imRead_clk|altsyncram_component|auto_generated|ram_block1a90, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a66\, imRead_clk|altsyncram_component|auto_generated|ram_block1a66, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a54\, imRead_clk|altsyncram_component|auto_generated|ram_block1a54, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~24\, imRead_clk|altsyncram_component|auto_generated|mux2|_~24, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~25\, imRead_clk|altsyncram_component|auto_generated|mux2|_~25, eee308, 1
instance = comp, \g~4\, g~4, eee308, 1
instance = comp, \g~5\, g~5, eee308, 1
instance = comp, \g[2]~reg0\, g[2]~reg0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a19\, imRead_clk|altsyncram_component|auto_generated|ram_block1a19, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a43\, imRead_clk|altsyncram_component|auto_generated|ram_block1a43, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a31\, imRead_clk|altsyncram_component|auto_generated|ram_block1a31, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a7\, imRead_clk|altsyncram_component|auto_generated|ram_block1a7, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~30\, imRead_clk|altsyncram_component|auto_generated|mux2|_~30, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~31\, imRead_clk|altsyncram_component|auto_generated|mux2|_~31, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a55\, imRead_clk|altsyncram_component|auto_generated|ram_block1a55, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a67\, imRead_clk|altsyncram_component|auto_generated|ram_block1a67, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~28\, imRead_clk|altsyncram_component|auto_generated|mux2|_~28, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a91\, imRead_clk|altsyncram_component|auto_generated|ram_block1a91, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a79\, imRead_clk|altsyncram_component|auto_generated|ram_block1a79, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~29\, imRead_clk|altsyncram_component|auto_generated|mux2|_~29, eee308, 1
instance = comp, \g~6\, g~6, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a7\, imRead_min|altsyncram_component|auto_generated|ram_block1a7, eee308, 1
instance = comp, \g~7\, g~7, eee308, 1
instance = comp, \g[3]~reg0\, g[3]~reg0, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a0\, imRead_min|altsyncram_component|auto_generated|ram_block1a0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a12\, imRead_clk|altsyncram_component|auto_generated|ram_block1a12, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a24\, imRead_clk|altsyncram_component|auto_generated|ram_block1a24, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a0\, imRead_clk|altsyncram_component|auto_generated|ram_block1a0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~34\, imRead_clk|altsyncram_component|auto_generated|mux2|_~34, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a36\, imRead_clk|altsyncram_component|auto_generated|ram_block1a36, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~35\, imRead_clk|altsyncram_component|auto_generated|mux2|_~35, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a48\, imRead_clk|altsyncram_component|auto_generated|ram_block1a48, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a60\, imRead_clk|altsyncram_component|auto_generated|ram_block1a60, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~32\, imRead_clk|altsyncram_component|auto_generated|mux2|_~32, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a84\, imRead_clk|altsyncram_component|auto_generated|ram_block1a84, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a72\, imRead_clk|altsyncram_component|auto_generated|ram_block1a72, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~33\, imRead_clk|altsyncram_component|auto_generated|mux2|_~33, eee308, 1
instance = comp, \b~0\, b~0, eee308, 1
instance = comp, \b~1\, b~1, eee308, 1
instance = comp, \b[0]~reg0\, b[0]~reg0, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a1\, imRead_min|altsyncram_component|auto_generated|ram_block1a1, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a49\, imRead_clk|altsyncram_component|auto_generated|ram_block1a49, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a61\, imRead_clk|altsyncram_component|auto_generated|ram_block1a61, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~36\, imRead_clk|altsyncram_component|auto_generated|mux2|_~36, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a85\, imRead_clk|altsyncram_component|auto_generated|ram_block1a85, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a73\, imRead_clk|altsyncram_component|auto_generated|ram_block1a73, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~37\, imRead_clk|altsyncram_component|auto_generated|mux2|_~37, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a13\, imRead_clk|altsyncram_component|auto_generated|ram_block1a13, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a1\, imRead_clk|altsyncram_component|auto_generated|ram_block1a1, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a25\, imRead_clk|altsyncram_component|auto_generated|ram_block1a25, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~38\, imRead_clk|altsyncram_component|auto_generated|mux2|_~38, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a37\, imRead_clk|altsyncram_component|auto_generated|ram_block1a37, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~39\, imRead_clk|altsyncram_component|auto_generated|mux2|_~39, eee308, 1
instance = comp, \b~2\, b~2, eee308, 1
instance = comp, \b~3\, b~3, eee308, 1
instance = comp, \b[1]~reg0\, b[1]~reg0, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a2\, imRead_min|altsyncram_component|auto_generated|ram_block1a2, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a62\, imRead_clk|altsyncram_component|auto_generated|ram_block1a62, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a50\, imRead_clk|altsyncram_component|auto_generated|ram_block1a50, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~40\, imRead_clk|altsyncram_component|auto_generated|mux2|_~40, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a86\, imRead_clk|altsyncram_component|auto_generated|ram_block1a86, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a74\, imRead_clk|altsyncram_component|auto_generated|ram_block1a74, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~41\, imRead_clk|altsyncram_component|auto_generated|mux2|_~41, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a26\, imRead_clk|altsyncram_component|auto_generated|ram_block1a26, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a2\, imRead_clk|altsyncram_component|auto_generated|ram_block1a2, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~42\, imRead_clk|altsyncram_component|auto_generated|mux2|_~42, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a38\, imRead_clk|altsyncram_component|auto_generated|ram_block1a38, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a14\, imRead_clk|altsyncram_component|auto_generated|ram_block1a14, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~43\, imRead_clk|altsyncram_component|auto_generated|mux2|_~43, eee308, 1
instance = comp, \b~4\, b~4, eee308, 1
instance = comp, \b~5\, b~5, eee308, 1
instance = comp, \b[2]~reg0\, b[2]~reg0, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a39\, imRead_clk|altsyncram_component|auto_generated|ram_block1a39, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a27\, imRead_clk|altsyncram_component|auto_generated|ram_block1a27, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a3\, imRead_clk|altsyncram_component|auto_generated|ram_block1a3, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~46\, imRead_clk|altsyncram_component|auto_generated|mux2|_~46, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a15\, imRead_clk|altsyncram_component|auto_generated|ram_block1a15, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~47\, imRead_clk|altsyncram_component|auto_generated|mux2|_~47, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a51\, imRead_clk|altsyncram_component|auto_generated|ram_block1a51, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a63\, imRead_clk|altsyncram_component|auto_generated|ram_block1a63, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~44\, imRead_clk|altsyncram_component|auto_generated|mux2|_~44, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a75\, imRead_clk|altsyncram_component|auto_generated|ram_block1a75, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|ram_block1a87\, imRead_clk|altsyncram_component|auto_generated|ram_block1a87, eee308, 1
instance = comp, \imRead_clk|altsyncram_component|auto_generated|mux2|_~45\, imRead_clk|altsyncram_component|auto_generated|mux2|_~45, eee308, 1
instance = comp, \b~6\, b~6, eee308, 1
instance = comp, \imRead_min|altsyncram_component|auto_generated|ram_block1a3\, imRead_min|altsyncram_component|auto_generated|ram_block1a3, eee308, 1
instance = comp, \b~7\, b~7, eee308, 1
instance = comp, \b[3]~reg0\, b[3]~reg0, eee308, 1
instance = comp, \dig_counter~28\, dig_counter~28, eee308, 1
instance = comp, \dig_counter~29\, dig_counter~29, eee308, 1
instance = comp, \hsync~reg0\, hsync~reg0, eee308, 1
instance = comp, \dig_counter~30\, dig_counter~30, eee308, 1
instance = comp, \dig_counter~31\, dig_counter~31, eee308, 1
instance = comp, \vsync~reg0\, vsync~reg0, eee308, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, eee308, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, eee308, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, eee308, 1
