{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 26 20:34:50 2014 " "Info: Processing started: Sat Apr 26 20:34:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iic -c iic " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off iic -c iic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file iic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iic-behave " "Info: Found design unit 1: iic-behave" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 iic " "Info: Found entity 1: iic" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "iic " "Info: Elaborating entity \"iic\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key iic.vhd(114) " "Warning (10492): VHDL Process Statement warning at iic.vhd(114): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data iic.vhd(106) " "Warning (10631): VHDL Process Statement warning at iic.vhd(106): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bit_address iic.vhd(106) " "Warning (10631): VHDL Process Statement warning at iic.vhd(106): inferring latch(es) for signal or variable \"bit_address\", which holds its previous value in one or more paths through the process" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[1\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[1\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[2\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[2\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[3\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[3\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[4\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[4\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[5\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[5\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[6\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[6\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[7\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[7\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[8\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[8\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] iic.vhd(106) " "Info (10041): Inferred latch for \"data\[1\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] iic.vhd(106) " "Info (10041): Inferred latch for \"data\[2\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] iic.vhd(106) " "Info (10041): Inferred latch for \"data\[3\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] iic.vhd(106) " "Info (10041): Inferred latch for \"data\[4\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scl " "Warning: Inserted always-enabled tri-state buffer between \"scl\" and its non-tri-state driver." {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 45 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "scl " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"scl\" is moved to its source" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 45 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "scl~synth " "Warning: Node \"scl~synth\"" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg_duan\[7\] VCC " "Warning (13410): Pin \"seg_duan\[7\]\" is stuck at VCC" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[2\] VCC " "Warning (13410): Pin \"seg_wei\[2\]\" is stuck at VCC" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[3\] VCC " "Warning (13410): Pin \"seg_wei\[3\]\" is stuck at VCC" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[4\] VCC " "Warning (13410): Pin \"seg_wei\[4\]\" is stuck at VCC" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[5\] VCC " "Warning (13410): Pin \"seg_wei\[5\]\" is stuck at VCC" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[6\] VCC " "Warning (13410): Pin \"seg_wei\[6\]\" is stuck at VCC" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[7\] VCC " "Warning (13410): Pin \"seg_wei\[7\]\" is stuck at VCC" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "408 " "Info: Implemented 408 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "376 " "Info: Implemented 376 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 26 20:35:04 2014 " "Info: Processing ended: Sat Apr 26 20:35:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 26 20:35:06 2014 " "Info: Processing started: Sat Apr 26 20:35:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off iic -c iic " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off iic -c iic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "iic EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"iic\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div " "Info: Destination node clk_div" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_scan " "Info: Destination node clk_scan" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 79 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_scan } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { clk } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n (placed in PIN 64 (LVDS46p, DPCLK4/DQS0B/CQ1B)) " "Info: Automatically promoted node reset_n (placed in PIN 64 (LVDS46p, DPCLK4/DQS0B/CQ1B))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scl~reg0 " "Info: Destination node scl~reg0" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_temp\[1\]~24 " "Info: Destination node data_temp\[1\]~24" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_temp[1]~24 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sda~31 " "Info: Destination node sda~31" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda~31 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { reset_n } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 43 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div  " "Info: Automatically promoted node clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div~0 " "Info: Destination node clk_div~0" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_scan  " "Info: Automatically promoted node clk_scan " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_scan~0 " "Info: Destination node clk_scan~0" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 79 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_scan~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 79 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_scan } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register \\process_1:counter\[3\] register current_state.read_data -12.792 ns " "Info: Slack time is -12.792 ns between source register \"\\process_1:counter\[3\]\" and destination register \"current_state.read_data\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.167 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 7.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.970 ns) 3.523 ns clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.699 ns) + CELL(0.970 ns) = 3.523 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.000 ns) 5.669 ns clk_div~clkctrl 3 COMB Unassigned 50 " "Info: 3: + IC(2.146 ns) + CELL(0.000 ns) = 5.669 ns; Loc. = Unassigned; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.167 ns current_state.read_data 4 REG Unassigned 14 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.167 ns; Loc. = Unassigned; Fanout = 14; REG Node = 'current_state.read_data'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk_div~clkctrl current_state.read_data } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.74 % ) " "Info: Total cell delay = 2.490 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.677 ns ( 65.26 % ) " "Info: Total interconnect delay = 4.677 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.167 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 7.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.970 ns) 3.523 ns clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.699 ns) + CELL(0.970 ns) = 3.523 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.000 ns) 5.669 ns clk_div~clkctrl 3 COMB Unassigned 50 " "Info: 3: + IC(2.146 ns) + CELL(0.000 ns) = 5.669 ns; Loc. = Unassigned; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.167 ns current_state.read_data 4 REG Unassigned 14 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.167 ns; Loc. = Unassigned; Fanout = 14; REG Node = 'current_state.read_data'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk_div~clkctrl current_state.read_data } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.74 % ) " "Info: Total cell delay = 2.490 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.677 ns ( 65.26 % ) " "Info: Total interconnect delay = 4.677 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.167 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 7.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.970 ns) 3.523 ns clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.699 ns) + CELL(0.970 ns) = 3.523 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.000 ns) 5.669 ns clk_div~clkctrl 3 COMB Unassigned 50 " "Info: 3: + IC(2.146 ns) + CELL(0.000 ns) = 5.669 ns; Loc. = Unassigned; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.167 ns \\process_1:counter\[3\] 4 REG Unassigned 9 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.167 ns; Loc. = Unassigned; Fanout = 9; REG Node = '\\process_1:counter\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk_div~clkctrl \process_1:counter[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.74 % ) " "Info: Total cell delay = 2.490 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.677 ns ( 65.26 % ) " "Info: Total interconnect delay = 4.677 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.167 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 7.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.970 ns) 3.523 ns clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.699 ns) + CELL(0.970 ns) = 3.523 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.000 ns) 5.669 ns clk_div~clkctrl 3 COMB Unassigned 50 " "Info: 3: + IC(2.146 ns) + CELL(0.000 ns) = 5.669 ns; Loc. = Unassigned; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.167 ns \\process_1:counter\[3\] 4 REG Unassigned 9 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.167 ns; Loc. = Unassigned; Fanout = 9; REG Node = '\\process_1:counter\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk_div~clkctrl \process_1:counter[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.74 % ) " "Info: Total cell delay = 2.490 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.677 ns ( 65.26 % ) " "Info: Total interconnect delay = 4.677 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.528 ns - Longest register register " "Info: - Longest register to register delay is 13.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\process_1:counter\[3\] 1 REG Unassigned 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 9; REG Node = '\\process_1:counter\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { \process_1:counter[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.589 ns) 1.561 ns Add2~0 2 COMB Unassigned 1 " "Info: 2: + IC(0.972 ns) + CELL(0.589 ns) = 1.561 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Add2~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { \process_1:counter[3] Add2~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.372 ns Add2~1 3 COMB Unassigned 3 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 2.372 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Add2~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Add2~0 Add2~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 3.183 ns Mux35~1 4 COMB Unassigned 9 " "Info: 4: + IC(0.441 ns) + CELL(0.370 ns) = 3.183 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'Mux35~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Add2~1 Mux35~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.614 ns) 5.045 ns Selector32~3 5 COMB Unassigned 5 " "Info: 5: + IC(1.248 ns) + CELL(0.614 ns) = 5.045 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'Selector32~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { Mux35~1 Selector32~3 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.370 ns) 6.572 ns num_counter~21 6 COMB Unassigned 2 " "Info: 6: + IC(1.157 ns) + CELL(0.370 ns) = 6.572 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'num_counter~21'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { Selector32~3 num_counter~21 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 7.383 ns num_counter~22 7 COMB Unassigned 9 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 7.383 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'num_counter~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { num_counter~21 num_counter~22 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.539 ns) 8.825 ns Equal4~0 8 COMB Unassigned 6 " "Info: 8: + IC(0.903 ns) + CELL(0.539 ns) = 8.825 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'Equal4~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { num_counter~22 Equal4~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.651 ns) 10.718 ns Selector45~0 9 COMB Unassigned 2 " "Info: 9: + IC(1.242 ns) + CELL(0.651 ns) = 10.718 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Selector45~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { Equal4~0 Selector45~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 11.529 ns Selector45~1 10 COMB Unassigned 1 " "Info: 10: + IC(0.605 ns) + CELL(0.206 ns) = 11.529 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector45~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Selector45~0 Selector45~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.370 ns) 13.420 ns Selector45~2 11 COMB Unassigned 1 " "Info: 11: + IC(1.521 ns) + CELL(0.370 ns) = 13.420 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector45~2'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { Selector45~1 Selector45~2 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.528 ns current_state.read_data 12 REG Unassigned 14 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 13.528 ns; Loc. = Unassigned; Fanout = 14; REG Node = 'current_state.read_data'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector45~2 current_state.read_data } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.674 ns ( 34.55 % ) " "Info: Total cell delay = 4.674 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.854 ns ( 65.45 % ) " "Info: Total interconnect delay = 8.854 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.528 ns" { \process_1:counter[3] Add2~0 Add2~1 Mux35~1 Selector32~3 num_counter~21 num_counter~22 Equal4~0 Selector45~0 Selector45~1 Selector45~2 current_state.read_data } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.528 ns" { \process_1:counter[3] Add2~0 Add2~1 Mux35~1 Selector32~3 num_counter~21 num_counter~22 Equal4~0 Selector45~0 Selector45~1 Selector45~2 current_state.read_data } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.528 ns register register " "Info: Estimated most critical path is register to register delay of 13.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\process_1:counter\[3\] 1 REG LAB_X24_Y9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y9; Fanout = 9; REG Node = '\\process_1:counter\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { \process_1:counter[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.589 ns) 1.561 ns Add2~0 2 COMB LAB_X25_Y8 1 " "Info: 2: + IC(0.972 ns) + CELL(0.589 ns) = 1.561 ns; Loc. = LAB_X25_Y8; Fanout = 1; COMB Node = 'Add2~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { \process_1:counter[3] Add2~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.372 ns Add2~1 3 COMB LAB_X25_Y8 3 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 2.372 ns; Loc. = LAB_X25_Y8; Fanout = 3; COMB Node = 'Add2~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Add2~0 Add2~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 3.183 ns Mux35~1 4 COMB LAB_X25_Y8 9 " "Info: 4: + IC(0.441 ns) + CELL(0.370 ns) = 3.183 ns; Loc. = LAB_X25_Y8; Fanout = 9; COMB Node = 'Mux35~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Add2~1 Mux35~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.614 ns) 5.045 ns Selector32~3 5 COMB LAB_X21_Y9 5 " "Info: 5: + IC(1.248 ns) + CELL(0.614 ns) = 5.045 ns; Loc. = LAB_X21_Y9; Fanout = 5; COMB Node = 'Selector32~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { Mux35~1 Selector32~3 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.370 ns) 6.572 ns num_counter~21 6 COMB LAB_X20_Y8 2 " "Info: 6: + IC(1.157 ns) + CELL(0.370 ns) = 6.572 ns; Loc. = LAB_X20_Y8; Fanout = 2; COMB Node = 'num_counter~21'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { Selector32~3 num_counter~21 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 7.383 ns num_counter~22 7 COMB LAB_X20_Y8 9 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 7.383 ns; Loc. = LAB_X20_Y8; Fanout = 9; COMB Node = 'num_counter~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { num_counter~21 num_counter~22 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.539 ns) 8.825 ns Equal4~0 8 COMB LAB_X19_Y9 6 " "Info: 8: + IC(0.903 ns) + CELL(0.539 ns) = 8.825 ns; Loc. = LAB_X19_Y9; Fanout = 6; COMB Node = 'Equal4~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { num_counter~22 Equal4~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.651 ns) 10.718 ns Selector45~0 9 COMB LAB_X22_Y8 2 " "Info: 9: + IC(1.242 ns) + CELL(0.651 ns) = 10.718 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'Selector45~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { Equal4~0 Selector45~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 11.529 ns Selector45~1 10 COMB LAB_X22_Y8 1 " "Info: 10: + IC(0.605 ns) + CELL(0.206 ns) = 11.529 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'Selector45~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Selector45~0 Selector45~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.370 ns) 13.420 ns Selector45~2 11 COMB LAB_X24_Y9 1 " "Info: 11: + IC(1.521 ns) + CELL(0.370 ns) = 13.420 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'Selector45~2'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { Selector45~1 Selector45~2 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.528 ns current_state.read_data 12 REG LAB_X24_Y9 14 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 13.528 ns; Loc. = LAB_X24_Y9; Fanout = 14; REG Node = 'current_state.read_data'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector45~2 current_state.read_data } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.674 ns ( 34.55 % ) " "Info: Total cell delay = 4.674 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.854 ns ( 65.45 % ) " "Info: Total interconnect delay = 8.854 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "13.528 ns" { \process_1:counter[3] Add2~0 Add2~1 Mux35~1 Selector32~3 num_counter~21 num_counter~22 Equal4~0 Selector45~0 Selector45~1 Selector45~2 current_state.read_data } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Warning: Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sda 0 " "Info: Pin \"sda\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "scl 0 " "Info: Pin \"scl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Info: Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Info: Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Info: Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Info: Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Info: Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Info: Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Info: Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Info: Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[0\] 0 " "Info: Pin \"seg_duan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[1\] 0 " "Info: Pin \"seg_duan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[2\] 0 " "Info: Pin \"seg_duan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[3\] 0 " "Info: Pin \"seg_duan\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[4\] 0 " "Info: Pin \"seg_duan\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[5\] 0 " "Info: Pin \"seg_duan\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[6\] 0 " "Info: Pin \"seg_duan\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_duan\[7\] 0 " "Info: Pin \"seg_duan\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[0\] 0 " "Info: Pin \"seg_wei\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[1\] 0 " "Info: Pin \"seg_wei\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[2\] 0 " "Info: Pin \"seg_wei\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[3\] 0 " "Info: Pin \"seg_wei\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[4\] 0 " "Info: Pin \"seg_wei\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[5\] 0 " "Info: Pin \"seg_wei\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[6\] 0 " "Info: Pin \"seg_wei\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_wei\[7\] 0 " "Info: Pin \"seg_wei\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Warning: Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scl a permanently enabled " "Info: Pin scl has a permanently enabled output enable" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { scl } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 45 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "7 " "Warning: Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_duan\[7\] VCC " "Info: Pin seg_duan\[7\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_duan[7] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_duan\[7\]" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_duan[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[2\] VCC " "Info: Pin seg_wei\[2\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_wei[2] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_wei\[2\]" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[3\] VCC " "Info: Pin seg_wei\[3\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_wei[3] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_wei\[3\]" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[4\] VCC " "Info: Pin seg_wei\[4\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_wei[4] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_wei\[4\]" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[5\] VCC " "Info: Pin seg_wei\[5\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_wei[5] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_wei\[5\]" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[6\] VCC " "Info: Pin seg_wei\[6\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_wei[6] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_wei\[6\]" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg_wei\[7\] VCC " "Info: Pin seg_wei\[7\] has VCC driving its datain port" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { seg_wei[7] } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg_wei\[7\]" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 481 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_wei[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "sda~en " "Info: Following pins have the same output enable: sda~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sda 3.3-V LVTTL " "Info: Type bi-directional pin sda uses the 3.3-V LVTTL I/O standard" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sda } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "sda" } } } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.fit.smsg " "Info: Generated suppressed messages file G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 26 20:35:15 2014 " "Info: Processing ended: Sat Apr 26 20:35:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 26 20:35:18 2014 " "Info: Processing started: Sat Apr 26 20:35:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off iic -c iic " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off iic -c iic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 26 20:35:25 2014 " "Info: Processing ended: Sat Apr 26 20:35:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 26 20:35:29 2014 " "Info: Processing started: Sat Apr 26 20:35:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off iic -c iic --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off iic -c iic --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "data\[4\] " "Warning: Node \"data\[4\]\" is a latch" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 74 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data\[3\] " "Warning: Node \"data\[3\]\" is a latch" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 74 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data\[1\] " "Warning: Node \"data\[1\]\" is a latch" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 74 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data\[2\] " "Warning: Node \"data\[2\]\" is a latch" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 74 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset_n " "Info: Assuming node \"reset_n\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 43 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_scan " "Info: Detected ripple clock \"clk_scan\" as buffer" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 79 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_scan" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div " "Info: Detected ripple clock \"clk_div\" as buffer" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register \\process_1:counter\[0\] register sda~en 80.99 MHz 12.347 ns Internal " "Info: Clock \"clk\" has Internal fmax of 80.99 MHz between source register \"\\process_1:counter\[0\]\" and destination register \"sda~en\" (period= 12.347 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.084 ns + Longest register register " "Info: + Longest register to register delay is 12.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\process_1:counter\[0\] 1 REG LCFF_X24_Y8_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 19; REG Node = '\\process_1:counter\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { \process_1:counter[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.614 ns) 1.444 ns Add2~0 2 COMB LCCOMB_X25_Y8_N0 1 " "Info: 2: + IC(0.830 ns) + CELL(0.614 ns) = 1.444 ns; Loc. = LCCOMB_X25_Y8_N0; Fanout = 1; COMB Node = 'Add2~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { \process_1:counter[0] Add2~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 2.012 ns Add2~1 3 COMB LCCOMB_X25_Y8_N2 3 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 2.012 ns; Loc. = LCCOMB_X25_Y8_N2; Fanout = 3; COMB Node = 'Add2~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Add2~0 Add2~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.202 ns) 2.590 ns Mux35~1 4 COMB LCCOMB_X25_Y8_N6 9 " "Info: 4: + IC(0.376 ns) + CELL(0.202 ns) = 2.590 ns; Loc. = LCCOMB_X25_Y8_N6; Fanout = 9; COMB Node = 'Mux35~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { Add2~1 Mux35~1 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.651 ns) 3.651 ns current_state~56 5 COMB LCCOMB_X25_Y8_N12 6 " "Info: 5: + IC(0.410 ns) + CELL(0.651 ns) = 3.651 ns; Loc. = LCCOMB_X25_Y8_N12; Fanout = 6; COMB Node = 'current_state~56'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { Mux35~1 current_state~56 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.650 ns) 5.028 ns counter~38 6 COMB LCCOMB_X26_Y8_N20 5 " "Info: 6: + IC(0.727 ns) + CELL(0.650 ns) = 5.028 ns; Loc. = LCCOMB_X26_Y8_N20; Fanout = 5; COMB Node = 'counter~38'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { current_state~56 counter~38 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.319 ns) 5.741 ns counter~39 7 COMB LCCOMB_X26_Y8_N22 13 " "Info: 7: + IC(0.394 ns) + CELL(0.319 ns) = 5.741 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 13; COMB Node = 'counter~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { counter~38 counter~39 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.651 ns) 7.534 ns Mux0~0 8 COMB LCCOMB_X25_Y9_N2 1 " "Info: 8: + IC(1.142 ns) + CELL(0.651 ns) = 7.534 ns; Loc. = LCCOMB_X25_Y9_N2; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { counter~39 Mux0~0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.202 ns) 8.126 ns sda~28 9 COMB LCCOMB_X25_Y9_N12 1 " "Info: 9: + IC(0.390 ns) + CELL(0.202 ns) = 8.126 ns; Loc. = LCCOMB_X25_Y9_N12; Fanout = 1; COMB Node = 'sda~28'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { Mux0~0 sda~28 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 8.698 ns sda~29 10 COMB LCCOMB_X25_Y9_N22 1 " "Info: 10: + IC(0.366 ns) + CELL(0.206 ns) = 8.698 ns; Loc. = LCCOMB_X25_Y9_N22; Fanout = 1; COMB Node = 'sda~29'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { sda~28 sda~29 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.319 ns) 10.105 ns sda~30 11 COMB LCCOMB_X26_Y8_N28 1 " "Info: 11: + IC(1.088 ns) + CELL(0.319 ns) = 10.105 ns; Loc. = LCCOMB_X26_Y8_N28; Fanout = 1; COMB Node = 'sda~30'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { sda~29 sda~30 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 10.676 ns sda~31 12 COMB LCCOMB_X26_Y8_N30 2 " "Info: 12: + IC(0.365 ns) + CELL(0.206 ns) = 10.676 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 2; COMB Node = 'sda~31'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { sda~30 sda~31 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.855 ns) 12.084 ns sda~en 13 REG LCFF_X27_Y8_N17 1 " "Info: 13: + IC(0.553 ns) + CELL(0.855 ns) = 12.084 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 1; REG Node = 'sda~en'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { sda~31 sda~en } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.081 ns ( 42.05 % ) " "Info: Total cell delay = 5.081 ns ( 42.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.003 ns ( 57.95 % ) " "Info: Total interconnect delay = 7.003 ns ( 57.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "12.084 ns" { \process_1:counter[0] Add2~0 Add2~1 Mux35~1 current_state~56 counter~38 counter~39 Mux0~0 sda~28 sda~29 sda~30 sda~31 sda~en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "12.084 ns" { \process_1:counter[0] {} Add2~0 {} Add2~1 {} Mux35~1 {} current_state~56 {} counter~38 {} counter~39 {} Mux0~0 {} sda~28 {} sda~29 {} sda~30 {} sda~31 {} sda~en {} } { 0.000ns 0.830ns 0.362ns 0.376ns 0.410ns 0.727ns 0.394ns 1.142ns 0.390ns 0.366ns 1.088ns 0.365ns 0.553ns } { 0.000ns 0.614ns 0.206ns 0.202ns 0.651ns 0.650ns 0.319ns 0.651ns 0.202ns 0.206ns 0.319ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.157 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.970 ns) 3.640 ns clk_div 2 REG LCFF_X21_Y4_N13 2 " "Info: 2: + IC(1.570 ns) + CELL(0.970 ns) = 3.640 ns; Loc. = LCFF_X21_Y4_N13; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.000 ns) 5.643 ns clk_div~clkctrl 3 COMB CLKCTRL_G5 50 " "Info: 3: + IC(2.003 ns) + CELL(0.000 ns) = 5.643 ns; Loc. = CLKCTRL_G5; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 7.157 ns sda~en 4 REG LCFF_X27_Y8_N17 1 " "Info: 4: + IC(0.848 ns) + CELL(0.666 ns) = 7.157 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 1; REG Node = 'sda~en'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk_div~clkctrl sda~en } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.23 % ) " "Info: Total cell delay = 2.736 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 61.77 % ) " "Info: Total interconnect delay = 4.421 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { clk clk_div clk_div~clkctrl sda~en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~en {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.156 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.970 ns) 3.640 ns clk_div 2 REG LCFF_X21_Y4_N13 2 " "Info: 2: + IC(1.570 ns) + CELL(0.970 ns) = 3.640 ns; Loc. = LCFF_X21_Y4_N13; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.000 ns) 5.643 ns clk_div~clkctrl 3 COMB CLKCTRL_G5 50 " "Info: 3: + IC(2.003 ns) + CELL(0.000 ns) = 5.643 ns; Loc. = CLKCTRL_G5; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 7.156 ns \\process_1:counter\[0\] 4 REG LCFF_X24_Y8_N9 19 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 7.156 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 19; REG Node = '\\process_1:counter\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clk_div~clkctrl \process_1:counter[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.23 % ) " "Info: Total cell delay = 2.736 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.420 ns ( 61.77 % ) " "Info: Total interconnect delay = 4.420 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { clk clk_div clk_div~clkctrl \process_1:counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.156 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} \process_1:counter[0] {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { clk clk_div clk_div~clkctrl sda~en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~en {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { clk clk_div clk_div~clkctrl \process_1:counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.156 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} \process_1:counter[0] {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "12.084 ns" { \process_1:counter[0] Add2~0 Add2~1 Mux35~1 current_state~56 counter~38 counter~39 Mux0~0 sda~28 sda~29 sda~30 sda~31 sda~en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "12.084 ns" { \process_1:counter[0] {} Add2~0 {} Add2~1 {} Mux35~1 {} current_state~56 {} counter~38 {} counter~39 {} Mux0~0 {} sda~28 {} sda~29 {} sda~30 {} sda~31 {} sda~en {} } { 0.000ns 0.830ns 0.362ns 0.376ns 0.410ns 0.727ns 0.394ns 1.142ns 0.390ns 0.366ns 1.088ns 0.365ns 0.553ns } { 0.000ns 0.614ns 0.206ns 0.202ns 0.651ns 0.650ns 0.319ns 0.651ns 0.202ns 0.206ns 0.319ns 0.206ns 0.855ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { clk clk_div clk_div~clkctrl sda~en } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~en {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { clk clk_div clk_div~clkctrl \process_1:counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.156 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} \process_1:counter[0] {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sda~reg0 sda clk 8.096 ns register " "Info: tsu for register \"sda~reg0\" (data pin = \"sda\", clock pin = \"clk\") is 8.096 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.293 ns + Longest pin register " "Info: + Longest pin to register delay is 15.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'sda'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns sda~7 2 COMB IOC_X0_Y5_N2 16 " "Info: 2: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = IOC_X0_Y5_N2; Fanout = 16; COMB Node = 'sda~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { sda sda~7 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.604 ns) + CELL(0.206 ns) 8.765 ns Selector27~5 3 COMB LCCOMB_X24_Y7_N16 1 " "Info: 3: + IC(7.604 ns) + CELL(0.206 ns) = 8.765 ns; Loc. = LCCOMB_X24_Y7_N16; Fanout = 1; COMB Node = 'Selector27~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.810 ns" { sda~7 Selector27~5 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.366 ns) 9.497 ns Selector27~6 4 COMB LCCOMB_X24_Y7_N26 1 " "Info: 4: + IC(0.366 ns) + CELL(0.366 ns) = 9.497 ns; Loc. = LCCOMB_X24_Y7_N26; Fanout = 1; COMB Node = 'Selector27~6'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Selector27~5 Selector27~6 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 10.492 ns Selector27~10 5 COMB LCCOMB_X24_Y7_N18 1 " "Info: 5: + IC(0.371 ns) + CELL(0.624 ns) = 10.492 ns; Loc. = LCCOMB_X24_Y7_N18; Fanout = 1; COMB Node = 'Selector27~10'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { Selector27~6 Selector27~10 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.589 ns) 12.444 ns Selector27~11 6 COMB LCCOMB_X27_Y8_N2 9 " "Info: 6: + IC(1.363 ns) + CELL(0.589 ns) = 12.444 ns; Loc. = LCCOMB_X27_Y8_N2; Fanout = 9; COMB Node = 'Selector27~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { Selector27~10 Selector27~11 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 13.073 ns Selector59~13 7 COMB LCCOMB_X27_Y8_N4 1 " "Info: 7: + IC(0.423 ns) + CELL(0.206 ns) = 13.073 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 1; COMB Node = 'Selector59~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { Selector27~11 Selector59~13 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.370 ns) 13.821 ns sda~19 8 COMB LCCOMB_X27_Y8_N6 1 " "Info: 8: + IC(0.378 ns) + CELL(0.370 ns) = 13.821 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 1; COMB Node = 'sda~19'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { Selector59~13 sda~19 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 14.387 ns sda~20 9 COMB LCCOMB_X27_Y8_N30 1 " "Info: 9: + IC(0.360 ns) + CELL(0.206 ns) = 14.387 ns; Loc. = LCCOMB_X27_Y8_N30; Fanout = 1; COMB Node = 'sda~20'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { sda~19 sda~20 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.206 ns) 15.185 ns sda~21 10 COMB LCCOMB_X26_Y8_N16 1 " "Info: 10: + IC(0.592 ns) + CELL(0.206 ns) = 15.185 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 1; COMB Node = 'sda~21'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { sda~20 sda~21 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.293 ns sda~reg0 11 REG LCFF_X26_Y8_N17 1 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 15.293 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 1; REG Node = 'sda~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sda~21 sda~reg0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.836 ns ( 25.08 % ) " "Info: Total cell delay = 3.836 ns ( 25.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.457 ns ( 74.92 % ) " "Info: Total interconnect delay = 11.457 ns ( 74.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.293 ns" { sda sda~7 Selector27~5 Selector27~6 Selector27~10 Selector27~11 Selector59~13 sda~19 sda~20 sda~21 sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.293 ns" { sda {} sda~7 {} Selector27~5 {} Selector27~6 {} Selector27~10 {} Selector27~11 {} Selector59~13 {} sda~19 {} sda~20 {} sda~21 {} sda~reg0 {} } { 0.000ns 0.000ns 7.604ns 0.366ns 0.371ns 1.363ns 0.423ns 0.378ns 0.360ns 0.592ns 0.000ns } { 0.000ns 0.955ns 0.206ns 0.366ns 0.624ns 0.589ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.157 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.970 ns) 3.640 ns clk_div 2 REG LCFF_X21_Y4_N13 2 " "Info: 2: + IC(1.570 ns) + CELL(0.970 ns) = 3.640 ns; Loc. = LCFF_X21_Y4_N13; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.000 ns) 5.643 ns clk_div~clkctrl 3 COMB CLKCTRL_G5 50 " "Info: 3: + IC(2.003 ns) + CELL(0.000 ns) = 5.643 ns; Loc. = CLKCTRL_G5; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 7.157 ns sda~reg0 4 REG LCFF_X26_Y8_N17 1 " "Info: 4: + IC(0.848 ns) + CELL(0.666 ns) = 7.157 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 1; REG Node = 'sda~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk_div~clkctrl sda~reg0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.23 % ) " "Info: Total cell delay = 2.736 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 61.77 % ) " "Info: Total interconnect delay = 4.421 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { clk clk_div clk_div~clkctrl sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~reg0 {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.293 ns" { sda sda~7 Selector27~5 Selector27~6 Selector27~10 Selector27~11 Selector59~13 sda~19 sda~20 sda~21 sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.293 ns" { sda {} sda~7 {} Selector27~5 {} Selector27~6 {} Selector27~10 {} Selector27~11 {} Selector59~13 {} sda~19 {} sda~20 {} sda~21 {} sda~reg0 {} } { 0.000ns 0.000ns 7.604ns 0.366ns 0.371ns 1.363ns 0.423ns 0.378ns 0.360ns 0.592ns 0.000ns } { 0.000ns 0.955ns 0.206ns 0.366ns 0.624ns 0.589ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { clk clk_div clk_div~clkctrl sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~reg0 {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk sda sda~reg0 14.171 ns register " "Info: tco from clock \"clk\" to destination pin \"sda\" through register \"sda~reg0\" is 14.171 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.157 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.970 ns) 3.640 ns clk_div 2 REG LCFF_X21_Y4_N13 2 " "Info: 2: + IC(1.570 ns) + CELL(0.970 ns) = 3.640 ns; Loc. = LCFF_X21_Y4_N13; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.000 ns) 5.643 ns clk_div~clkctrl 3 COMB CLKCTRL_G5 50 " "Info: 3: + IC(2.003 ns) + CELL(0.000 ns) = 5.643 ns; Loc. = CLKCTRL_G5; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 7.157 ns sda~reg0 4 REG LCFF_X26_Y8_N17 1 " "Info: 4: + IC(0.848 ns) + CELL(0.666 ns) = 7.157 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 1; REG Node = 'sda~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk_div~clkctrl sda~reg0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.23 % ) " "Info: Total cell delay = 2.736 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 61.77 % ) " "Info: Total interconnect delay = 4.421 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { clk clk_div clk_div~clkctrl sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~reg0 {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.710 ns + Longest register pin " "Info: + Longest register to pin delay is 6.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda~reg0 1 REG LCFF_X26_Y8_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 1; REG Node = 'sda~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda~reg0 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.644 ns) + CELL(3.066 ns) 6.710 ns sda 2 PIN PIN_26 0 " "Info: 2: + IC(3.644 ns) + CELL(3.066 ns) = 6.710 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'sda'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { sda~reg0 sda } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 45.69 % ) " "Info: Total cell delay = 3.066 ns ( 45.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.644 ns ( 54.31 % ) " "Info: Total interconnect delay = 3.644 ns ( 54.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { sda~reg0 sda } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { sda~reg0 {} sda {} } { 0.000ns 3.644ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.157 ns" { clk clk_div clk_div~clkctrl sda~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.157 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} sda~reg0 {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.848ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { sda~reg0 sda } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { sda~reg0 {} sda {} } { 0.000ns 3.644ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_temp\[8\] sda clk -0.990 ns register " "Info: th for register \"data_temp\[8\]\" (data pin = \"sda\", clock pin = \"clk\") is -0.990 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.156 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.970 ns) 3.640 ns clk_div 2 REG LCFF_X21_Y4_N13 2 " "Info: 2: + IC(1.570 ns) + CELL(0.970 ns) = 3.640 ns; Loc. = LCFF_X21_Y4_N13; Fanout = 2; REG Node = 'clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { clk clk_div } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.000 ns) 5.643 ns clk_div~clkctrl 3 COMB CLKCTRL_G5 50 " "Info: 3: + IC(2.003 ns) + CELL(0.000 ns) = 5.643 ns; Loc. = CLKCTRL_G5; Fanout = 50; COMB Node = 'clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { clk_div clk_div~clkctrl } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 7.156 ns data_temp\[8\] 4 REG LCFF_X19_Y9_N15 2 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 7.156 ns; Loc. = LCFF_X19_Y9_N15; Fanout = 2; REG Node = 'data_temp\[8\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clk_div~clkctrl data_temp[8] } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.23 % ) " "Info: Total cell delay = 2.736 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.420 ns ( 61.77 % ) " "Info: Total interconnect delay = 4.420 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { clk clk_div clk_div~clkctrl data_temp[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.156 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} data_temp[8] {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.452 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'sda'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns sda~7 2 COMB IOC_X0_Y5_N2 16 " "Info: 2: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = IOC_X0_Y5_N2; Fanout = 16; COMB Node = 'sda~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { sda sda~7 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.738 ns) + CELL(0.651 ns) 8.344 ns data_temp\[8\]~32 3 COMB LCCOMB_X19_Y9_N14 1 " "Info: 3: + IC(6.738 ns) + CELL(0.651 ns) = 8.344 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 1; COMB Node = 'data_temp\[8\]~32'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.389 ns" { sda~7 data_temp[8]~32 } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.452 ns data_temp\[8\] 4 REG LCFF_X19_Y9_N15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.452 ns; Loc. = LCFF_X19_Y9_N15; Fanout = 2; REG Node = 'data_temp\[8\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { data_temp[8]~32 data_temp[8] } "NODE_NAME" } } { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 20.28 % ) " "Info: Total cell delay = 1.714 ns ( 20.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.738 ns ( 79.72 % ) " "Info: Total interconnect delay = 6.738 ns ( 79.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.452 ns" { sda sda~7 data_temp[8]~32 data_temp[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.452 ns" { sda {} sda~7 {} data_temp[8]~32 {} data_temp[8] {} } { 0.000ns 0.000ns 6.738ns 0.000ns } { 0.000ns 0.955ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { clk clk_div clk_div~clkctrl data_temp[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.156 ns" { clk {} clk~combout {} clk_div {} clk_div~clkctrl {} data_temp[8] {} } { 0.000ns 0.000ns 1.570ns 2.003ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.452 ns" { sda sda~7 data_temp[8]~32 data_temp[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.452 ns" { sda {} sda~7 {} data_temp[8]~32 {} data_temp[8] {} } { 0.000ns 0.000ns 6.738ns 0.000ns } { 0.000ns 0.955ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 26 20:35:30 2014 " "Info: Processing ended: Sat Apr 26 20:35:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Info: Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
