// Seed: 682982995
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3, id_4, id_5 = id_3;
  wire id_6;
  parameter integer id_7 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input supply0 id_2,
    input wor id_3,
    input wand id_4
);
  bit id_6, id_7;
  assign id_6 = -1;
  assign id_1 = id_0.id_7 * id_4;
  assign id_1 = id_3;
  wire id_8;
  tri id_9, id_10, id_11, id_12 = 1, id_13, id_14, id_15, id_16, id_17;
  module_0 modCall_1 (
      id_13,
      id_11
  );
  always_ff begin : LABEL_0
    if (1) @(posedge id_17 or posedge id_13) id_6 <= 1;
  end
  assign id_1 = -1;
endmodule
