# RTL Source

- Verilog code for major SoC blocks:
  - riscv/: RISC-V core (external IP or open-source like PicoRV32 or Rocket)
  - dsp/: DSP modules (FFT, LDPC, etc.)
  - beamforming/: Beamformer
  - baseband/: PHY pipeline
