Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  2 14:04:12 2024
| Host         : tendra running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: SevenSegControl/onehz/SLOW_CLOCK_reg/Q (HIGH)

 There are 1661 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player2MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player3MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player4MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: pixelColourControl/clk40hz2/SLOW_CLOCK_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: twohundredhz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4499 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.888        0.000                      0                 1368        0.145        0.000                      0                 1368        4.500        0.000                       0                   751  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.888        0.000                      0                 1368        0.145        0.000                      0                 1368        4.500        0.000                       0                   751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.371ns (28.252%)  route 3.482ns (71.748%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.478     5.547 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           1.401     6.948    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt__0[11]
    SLICE_X30Y21         LUT2 (Prop_lut2_I0_O)        0.317     7.265 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__8/O
                         net (fo=1, routed)           0.440     7.705    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__8_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I2_O)        0.328     8.033 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__8/O
                         net (fo=1, routed)           0.593     8.626    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__8_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.750 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__12/O
                         net (fo=17, routed)          0.457     9.207    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__12_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.124     9.331 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_i_1__1/O
                         net (fo=1, routed)           0.591     9.922    pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_i_1__1_n_0
    SLICE_X31Y19         FDPE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.434    14.775    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X31Y19         FDPE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_reg/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y19         FDPE (Setup_fdpe_C_CE)      -0.205    14.810    pixelColourControl/slave_tx_module/uart_tx_inst_slave/tx_reg
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.371ns (28.117%)  route 3.505ns (71.883%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.478     5.547 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           1.401     6.948    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt__0[11]
    SLICE_X30Y21         LUT2 (Prop_lut2_I0_O)        0.317     7.265 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__8/O
                         net (fo=1, routed)           0.440     7.705    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__8_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I2_O)        0.328     8.033 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__8/O
                         net (fo=1, routed)           0.593     8.626    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__8_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.750 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__12/O
                         net (fo=17, routed)          0.539     9.289    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__12_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.413 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx[4]_i_1__5/O
                         net (fo=5, routed)           0.532     9.945    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx
    SLICE_X30Y18         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.435    14.776    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X30Y18         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[4]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X30Y18         FDCE (Setup_fdce_C_CE)      -0.169    14.847    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.316ns (27.426%)  route 3.482ns (72.574%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.551     5.072    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.419     5.491 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[9]/Q
                         net (fo=3, routed)           1.043     6.534    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_cnt__0[9]
    SLICE_X15Y23         LUT2 (Prop_lut2_I1_O)        0.323     6.857 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__6/O
                         net (fo=1, routed)           0.578     7.435    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__6_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I2_O)        0.326     7.761 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__6/O
                         net (fo=1, routed)           0.542     8.303    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__6_n_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I0_O)        0.124     8.427 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__10/O
                         net (fo=17, routed)          0.724     9.151    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__10_n_0
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.124     9.275 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_i_1/O
                         net (fo=1, routed)           0.596     9.871    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_i_1_n_0
    SLICE_X12Y18         FDPE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.440    14.781    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X12Y18         FDPE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_reg/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y18         FDPE (Setup_fdpe_C_CE)      -0.169    14.851    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_reg
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.371ns (29.085%)  route 3.343ns (70.915%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.478     5.547 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           1.401     6.948    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt__0[11]
    SLICE_X30Y21         LUT2 (Prop_lut2_I0_O)        0.317     7.265 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__8/O
                         net (fo=1, routed)           0.440     7.705    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__8_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I2_O)        0.328     8.033 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__8/O
                         net (fo=1, routed)           0.593     8.626    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__8_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.750 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__12/O
                         net (fo=17, routed)          0.539     9.289    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__12_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.413 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx[4]_i_1__5/O
                         net (fo=5, routed)           0.370     9.783    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx
    SLICE_X28Y18         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.437    14.778    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X28Y18         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X28Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.798    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.371ns (29.085%)  route 3.343ns (70.915%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.478     5.547 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           1.401     6.948    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt__0[11]
    SLICE_X30Y21         LUT2 (Prop_lut2_I0_O)        0.317     7.265 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__8/O
                         net (fo=1, routed)           0.440     7.705    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__8_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I2_O)        0.328     8.033 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__8/O
                         net (fo=1, routed)           0.593     8.626    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__8_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.750 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__12/O
                         net (fo=17, routed)          0.539     9.289    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__12_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.413 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx[4]_i_1__5/O
                         net (fo=5, routed)           0.370     9.783    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx
    SLICE_X28Y18         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.437    14.778    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X28Y18         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X28Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.798    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.371ns (29.085%)  route 3.343ns (70.915%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.478     5.547 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           1.401     6.948    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt__0[11]
    SLICE_X30Y21         LUT2 (Prop_lut2_I0_O)        0.317     7.265 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__8/O
                         net (fo=1, routed)           0.440     7.705    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__8_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I2_O)        0.328     8.033 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__8/O
                         net (fo=1, routed)           0.593     8.626    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__8_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.750 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__12/O
                         net (fo=17, routed)          0.539     9.289    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__12_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.413 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx[4]_i_1__5/O
                         net (fo=5, routed)           0.370     9.783    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx
    SLICE_X29Y18         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.437    14.778    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X29Y18         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X29Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.798    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.371ns (29.085%)  route 3.343ns (70.915%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.478     5.547 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           1.401     6.948    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt__0[11]
    SLICE_X30Y21         LUT2 (Prop_lut2_I0_O)        0.317     7.265 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__8/O
                         net (fo=1, routed)           0.440     7.705    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_6__8_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I2_O)        0.328     8.033 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__8/O
                         net (fo=1, routed)           0.593     8.626    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_4__8_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.750 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__12/O
                         net (fo=17, routed)          0.539     9.289    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state[1]_i_3__12_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.413 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx[4]_i_1__5/O
                         net (fo=5, routed)           0.370     9.783    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx
    SLICE_X29Y18         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.437    14.778    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X29Y18         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X29Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.798    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module2/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module2/data_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.014ns (21.586%)  route 3.683ns (78.414%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.608     5.129    pixelColourControl/slave_rx_module2/clk_IBUF_BUFG
    SLICE_X60Y72         FDCE                                         r  pixelColourControl/slave_rx_module2/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDCE (Prop_fdce_C_Q)         0.518     5.647 r  pixelColourControl/slave_rx_module2/clk_cnt_reg[11]/Q
                         net (fo=6, routed)           1.010     6.657    pixelColourControl/slave_rx_module2/clk_cnt_reg_n_0_[11]
    SLICE_X63Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.781 f  pixelColourControl/slave_rx_module2/clk_cnt[13]_i_5__0/O
                         net (fo=3, routed)           0.725     7.507    pixelColourControl/slave_rx_module2/clk_cnt[13]_i_5__0_n_0
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     7.631 r  pixelColourControl/slave_rx_module2/clk_cnt[13]_i_6__0/O
                         net (fo=1, routed)           0.642     8.273    pixelColourControl/slave_rx_module2/clk_cnt[13]_i_6__0_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.397 f  pixelColourControl/slave_rx_module2/clk_cnt[13]_i_3__0/O
                         net (fo=16, routed)          0.548     8.945    pixelColourControl/slave_rx_module2/clk_cnt[13]_i_3__0_n_0
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.124     9.069 r  pixelColourControl/slave_rx_module2/data[31]_i_1__0/O
                         net (fo=5, routed)           0.757     9.826    pixelColourControl/slave_rx_module2/data[31]_i_1__0_n_0
    SLICE_X58Y77         FDCE                                         r  pixelColourControl/slave_rx_module2/data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.494    14.835    pixelColourControl/slave_rx_module2/clk_IBUF_BUFG
    SLICE_X58Y77         FDCE                                         r  pixelColourControl/slave_rx_module2/data_reg[27]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X58Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.853    pixelColourControl/slave_rx_module2/data_reg[27]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module2/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module2/data_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.014ns (21.586%)  route 3.683ns (78.414%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.608     5.129    pixelColourControl/slave_rx_module2/clk_IBUF_BUFG
    SLICE_X60Y72         FDCE                                         r  pixelColourControl/slave_rx_module2/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDCE (Prop_fdce_C_Q)         0.518     5.647 r  pixelColourControl/slave_rx_module2/clk_cnt_reg[11]/Q
                         net (fo=6, routed)           1.010     6.657    pixelColourControl/slave_rx_module2/clk_cnt_reg_n_0_[11]
    SLICE_X63Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.781 f  pixelColourControl/slave_rx_module2/clk_cnt[13]_i_5__0/O
                         net (fo=3, routed)           0.725     7.507    pixelColourControl/slave_rx_module2/clk_cnt[13]_i_5__0_n_0
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     7.631 r  pixelColourControl/slave_rx_module2/clk_cnt[13]_i_6__0/O
                         net (fo=1, routed)           0.642     8.273    pixelColourControl/slave_rx_module2/clk_cnt[13]_i_6__0_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.397 f  pixelColourControl/slave_rx_module2/clk_cnt[13]_i_3__0/O
                         net (fo=16, routed)          0.548     8.945    pixelColourControl/slave_rx_module2/clk_cnt[13]_i_3__0_n_0
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.124     9.069 r  pixelColourControl/slave_rx_module2/data[31]_i_1__0/O
                         net (fo=5, routed)           0.757     9.826    pixelColourControl/slave_rx_module2/data[31]_i_1__0_n_0
    SLICE_X58Y77         FDCE                                         r  pixelColourControl/slave_rx_module2/data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.494    14.835    pixelColourControl/slave_rx_module2/clk_IBUF_BUFG
    SLICE_X58Y77         FDCE                                         r  pixelColourControl/slave_rx_module2/data_reg[29]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X58Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.853    pixelColourControl/slave_rx_module2/data_reg[29]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module2/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module2/data_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.014ns (21.586%)  route 3.683ns (78.414%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.608     5.129    pixelColourControl/slave_rx_module2/clk_IBUF_BUFG
    SLICE_X60Y72         FDCE                                         r  pixelColourControl/slave_rx_module2/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDCE (Prop_fdce_C_Q)         0.518     5.647 r  pixelColourControl/slave_rx_module2/clk_cnt_reg[11]/Q
                         net (fo=6, routed)           1.010     6.657    pixelColourControl/slave_rx_module2/clk_cnt_reg_n_0_[11]
    SLICE_X63Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.781 f  pixelColourControl/slave_rx_module2/clk_cnt[13]_i_5__0/O
                         net (fo=3, routed)           0.725     7.507    pixelColourControl/slave_rx_module2/clk_cnt[13]_i_5__0_n_0
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     7.631 r  pixelColourControl/slave_rx_module2/clk_cnt[13]_i_6__0/O
                         net (fo=1, routed)           0.642     8.273    pixelColourControl/slave_rx_module2/clk_cnt[13]_i_6__0_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.397 f  pixelColourControl/slave_rx_module2/clk_cnt[13]_i_3__0/O
                         net (fo=16, routed)          0.548     8.945    pixelColourControl/slave_rx_module2/clk_cnt[13]_i_3__0_n_0
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.124     9.069 r  pixelColourControl/slave_rx_module2/data[31]_i_1__0/O
                         net (fo=5, routed)           0.757     9.826    pixelColourControl/slave_rx_module2/data[31]_i_1__0_n_0
    SLICE_X58Y77         FDCE                                         r  pixelColourControl/slave_rx_module2/data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.494    14.835    pixelColourControl/slave_rx_module2/clk_IBUF_BUFG
    SLICE_X58Y77         FDCE                                         r  pixelColourControl/slave_rx_module2/data_reg[31]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X58Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.853    pixelColourControl/slave_rx_module2/data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  5.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.589     1.472    pixelColourControl/master_tx_module3/clk_IBUF_BUFG
    SLICE_X65Y84         FDPE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.079     1.692    pixelColourControl/master_tx_module3/tx_data
    SLICE_X65Y84         FDCE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.857     1.985    pixelColourControl/master_tx_module3/clk_IBUF_BUFG
    SLICE_X65Y84         FDCE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y84         FDCE (Hold_fdce_C_D)         0.075     1.547    pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.560     1.443    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X13Y17         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[2]/Q
                         net (fo=5, routed)           0.099     1.683    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg_n_0_[2]
    SLICE_X12Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.728 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx[4]_i_2__10/O
                         net (fo=1, routed)           0.000     1.728    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx[4]_i_2__10_n_0
    SLICE_X12Y17         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.828     1.955    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[4]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.121     1.577    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module4/tx_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.558     1.441    pixelColourControl/master_tx_module4/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  pixelColourControl/master_tx_module4/tx_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  pixelColourControl/master_tx_module4/tx_data_reg[28]/Q
                         net (fo=1, routed)           0.049     1.654    pixelColourControl/master_tx_module4/uart_tx_inst/tx_data_reg[31][6]
    SLICE_X55Y82         FDCE                                         r  pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.826     1.954    pixelColourControl/master_tx_module4/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X55Y82         FDCE                                         r  pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[28]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X55Y82         FDCE (Hold_fdce_C_D)         0.047     1.501    pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.560     1.443    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X13Y17         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[2]/Q
                         net (fo=5, routed)           0.101     1.685    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg_n_0_[2]
    SLICE_X12Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.730 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx[3]_i_1__10/O
                         net (fo=1, routed)           0.000     1.730    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx[3]_i_1__10_n_0
    SLICE_X12Y17         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.828     1.955    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[3]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.120     1.576    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.975%)  route 0.090ns (39.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.554     1.437    pixelColourControl/master_tx_module1/clk_IBUF_BUFG
    SLICE_X55Y77         FDPE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.090     1.668    pixelColourControl/master_tx_module1/tx_data
    SLICE_X55Y77         FDCE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.821     1.949    pixelColourControl/master_tx_module1/clk_IBUF_BUFG
    SLICE_X55Y77         FDCE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y77         FDCE (Hold_fdce_C_D)         0.075     1.512    pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module3/tx_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module3/uart_tx_inst/shift_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.586     1.469    pixelColourControl/master_tx_module3/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  pixelColourControl/master_tx_module3/tx_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  pixelColourControl/master_tx_module3/tx_data_reg[22]/Q
                         net (fo=1, routed)           0.086     1.696    pixelColourControl/master_tx_module3/uart_tx_inst/tx_data_reg[31][0]
    SLICE_X59Y82         FDCE                                         r  pixelColourControl/master_tx_module3/uart_tx_inst/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.854     1.981    pixelColourControl/master_tx_module3/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X59Y82         FDCE                                         r  pixelColourControl/master_tx_module3/uart_tx_inst/shift_reg_reg[22]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X59Y82         FDCE (Hold_fdce_C_D)         0.057     1.539    pixelColourControl/master_tx_module3/uart_tx_inst/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module3/uart_tx_inst/bit_idx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module3/uart_tx_inst/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.588     1.471    pixelColourControl/master_tx_module3/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  pixelColourControl/master_tx_module3/uart_tx_inst/bit_idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  pixelColourControl/master_tx_module3/uart_tx_inst/bit_idx_reg[4]/Q
                         net (fo=3, routed)           0.076     1.688    pixelColourControl/master_tx_module3/uart_tx_inst/bit_idx_reg_n_0_[4]
    SLICE_X63Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.733 r  pixelColourControl/master_tx_module3/uart_tx_inst/tx_i_2__0/O
                         net (fo=1, routed)           0.000     1.733    pixelColourControl/master_tx_module3/uart_tx_inst/tx_i_2__0_n_0
    SLICE_X63Y83         FDPE                                         r  pixelColourControl/master_tx_module3/uart_tx_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.856     1.984    pixelColourControl/master_tx_module3/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X63Y83         FDPE                                         r  pixelColourControl/master_tx_module3/uart_tx_inst/tx_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X63Y83         FDPE (Hold_fdpe_C_D)         0.091     1.575    pixelColourControl/master_tx_module3/uart_tx_inst/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.557     1.440    pixelColourControl/master_tx_module4/clk_IBUF_BUFG
    SLICE_X54Y81         FDPE                                         r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDPE (Prop_fdpe_C_Q)         0.164     1.604 r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.056     1.660    pixelColourControl/master_tx_module4/tx_data
    SLICE_X54Y81         FDCE                                         r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.825     1.953    pixelColourControl/master_tx_module4/clk_IBUF_BUFG
    SLICE_X54Y81         FDCE                                         r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X54Y81         FDCE (Hold_fdce_C_D)         0.060     1.500    pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module2/tx_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module2/uart_tx_inst/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.557     1.440    pixelColourControl/master_tx_module2/clk_IBUF_BUFG
    SLICE_X57Y79         FDRE                                         r  pixelColourControl/master_tx_module2/tx_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  pixelColourControl/master_tx_module2/tx_data_reg[30]/Q
                         net (fo=1, routed)           0.110     1.691    pixelColourControl/master_tx_module2/uart_tx_inst/tx_data_reg[31][8]
    SLICE_X57Y80         FDCE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.824     1.952    pixelColourControl/master_tx_module2/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X57Y80         FDCE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/shift_reg_reg[30]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X57Y80         FDCE (Hold_fdce_C_D)         0.076     1.531    pixelColourControl/master_tx_module2/uart_tx_inst/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 pixelColourControl/master_rx_module3/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module3/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.196%)  route 0.124ns (46.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.554     1.437    pixelColourControl/master_rx_module3/clk_IBUF_BUFG
    SLICE_X55Y72         FDCE                                         r  pixelColourControl/master_rx_module3/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  pixelColourControl/master_rx_module3/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.124     1.702    pixelColourControl/master_rx_module3/shift_reg_reg_n_0_[3]
    SLICE_X57Y72         FDCE                                         r  pixelColourControl/master_rx_module3/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.821     1.949    pixelColourControl/master_rx_module3/clk_IBUF_BUFG
    SLICE_X57Y72         FDCE                                         r  pixelColourControl/master_rx_module3/data_reg[3]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X57Y72         FDCE (Hold_fdce_C_D)         0.070     1.541    pixelColourControl/master_rx_module3/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y22   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y24   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y24   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y25   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y25   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y25   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y25   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y26   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y26   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    clock_6p25MHZ/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    clock_6p25MHZ/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    clock_6p25MHZ/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    clock_6p25MHZ/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    clock_6p25MHZ/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    clock_6p25MHZ/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    clock_6p25MHZ/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    clock_6p25MHZ/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    clock_6p25MHZ/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    clock_6p25MHZ/COUNT_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y27   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y27   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y27   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y27   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[0]/C



