// Seed: 2981077939
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  input wire id_28;
  input wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_29;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    output uwire id_2,
    input  uwire id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  uwire id_6,
    input  tri0  id_7,
    input  wor   id_8
);
  wire id_10, id_11;
  and primCall (id_2, id_3, id_1);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_10,
      id_10,
      id_10,
      id_10,
      id_11,
      id_11,
      id_10,
      id_10,
      id_10,
      id_10,
      id_11,
      id_10,
      id_10,
      id_11,
      id_10,
      id_11,
      id_10,
      id_11,
      id_11,
      id_11
  );
endmodule
