#include <stdint.h>
#include <stdio.h>
#include "video.h"
#include "video_scale.h"
#include "video_vdma.h"
#include "zz_config.h"
#include "mntzorro.h"
#include "interrupt.h"
#include "zz_custom_mode.h"
#include "xaxivdma.h"
#include "xclk_wiz.h"
#include "hdmi.h"
#include <sleep.h>
#include "xil_cache_l.h"
#include "xil_io.h"
#include "sdk_smp_lock.h"
/* kept after the Xilinx headers: overlay.h pulls in gfx.h (see the
 * pack note on struct GFXData) */
#include "overlay.h"
#include "overlay_hw.h"

#define VDMA_DEVICE_ID	XPAR_AXIVDMA_0_DEVICE_ID

/* Clocking Wizard dynamic-reconfiguration registers (PG065).  LOAD stays
 * asserted during the transaction; STATUS bit 0 is the MMCM/PLL lock. */
#define CLK_WIZ_STATUS_OFFSET       0x004
#define CLK_WIZ_STATUS_LOCKED       0x001
#define CLK_WIZ_RECONFIG_OFFSET     0x25c
#define CLK_WIZ_RECONFIG_LOAD       0x001
#define CLK_WIZ_LOCK_POLL_US        10
#define CLK_WIZ_LOCK_TIMEOUT_US     10000

static struct ZZ_VIDEO_STATE vs;
static XAxiVdma vdma;
static XClk_Wiz clkwiz;

extern int interrupt_enabled_vblank;

uint32_t sprite_buf[32 * 48];
uint8_t sprite_clipped = 0;
int16_t sprite_clip_x = 0, sprite_clip_y = 0;

int sprite_request_update_pos = 0;
int sprite_request_update_data = 0;
int sprite_request_show = 0;
int sprite_request_hide = 0;
int sprite_request_pos_x = 0;
int sprite_request_pos_y = 0;

static uint32_t output_source_sync;
static uint32_t output_scale_control;
static uint32_t output_viewport_pos;
static uint32_t output_viewport_size;
static int output_viewport_explicit;
static int videocap_rows_applied = -1;
static int videocap_words_applied = -1;
void _update_hw_sprite_pos(int16_t x, int16_t y);
void _clip_hw_sprite(int16_t offset_x, int16_t offset_y);
static int video_mode_init_internal(int mode, int scalemode, int colormode,
		int skip_vdma, int output_profile, int transactional);
static int videocap_geometry_valid(uint16_t width, uint16_t height)
{
	return (!width || video_videocap_width_valid(width)) &&
		(!height || video_videocap_height_valid(height));
}

static void videocap_geometry_commit(uint16_t width, uint16_t height)
{
	vs.videocap_geometry_applied_width = width;
	vs.videocap_geometry_applied_height = height;
	vs.videocap_geometry_applied_serial =
		vs.videocap_geometry_request_serial;
	vs.videocap_geometry_applied_valid = 1;
}

/* Capture-area scanout origin for the detected standard and requested
 * base mode. One derivation for every capture-area VDMA start, so a
 * stale legacy native-pan write from the host driver (its constant is
 * tuned for PAL 800x600 only) can never wrap NTSC lines (#84). */
static uint32_t videocap_scanout_pan_offset(int ntsc, int full_width,
		int source_class)
{
	uint32_t base_mode = (uint32_t)vs.videocap_video_mode;

	/* The tuned pre-row origin belongs only to a 15 kHz filtered
	 * 800x600 canvas. A short-line source is shown on 720x480/576
	 * even when the configured base stays 800x600, and that origin
	 * would prepend the previous capture row. */
	if (source_class & VIDEO_VIDEOCAP_SOURCE_SHORT)
		base_mode = ntsc ? ZZVMODE_720x480 : ZZVMODE_720x576;

	return video_videocap_scanout_pan_base((uint32_t)ntsc,
		(uint32_t)full_width, base_mode);
}

static int isr_flush_count = 0;
int vblank_count = 0;

struct ZZ_VIDEO_STATE* video_get_state() {
	return &vs;
}

static void videocap_detection_reset() {
	/* Also covers leaving capture by panning without a mode write. */
	if (vs.videocap_output_profile_applied ==
	    ZZ_VIDEOCAP_OUTPUT_CENTERED_1080P_MATCH)
		video_formatter_write(0, MNTVF_OP_SOURCE_SYNC);
	vs.videocap_ntsc_old = -1;
	vs.videocap_shres_old = -1;
	vs.videocap_source_class_old = -1;
	vs.interlace_old = -1;
	vs.videocap_video_mode_applied = -1;
	vs.videocap_output_profile_applied = -1;
	vs.videocap_ns_vsync_applied = -1;
	/* Unknown again: the sampler may have been reconfigured while the
	 * videocap area was not being viewed. */
	vs.videocap_full_width_applied = -1;
	videocap_rows_applied = -1;
	videocap_words_applied = -1;
	video_videocap_detection_reset(&vs.videocap_detection);
}

// Zynq S_AXI_HP0 carries the video scanout DMA and was widened to 64 bit
// together with the 64-bit RTG scanout path. FSBLs built before that change
// still program the port's AFI into 32-bit mode (AFI_RDCHAN_CTRL and
// AFI_WRCHAN_CTRL bit 0 "32BIT_EN", UG585 B.5), which corrupts one half of
// every 64-bit VDMA beat: every other pixel word is garbage in all modes.
// Force both channels back to the 64-bit reset default before any VDMA
// traffic runs, so a stale FSBL cannot break scanout.
#define AFI0_RDCHAN_CTRL 0xF8008000
#define AFI0_WRCHAN_CTRL 0xF8008014

static void video_hp0_bus_width_init() {
	Xil_Out32(AFI0_RDCHAN_CTRL, Xil_In32(AFI0_RDCHAN_CTRL) & ~1u);
	Xil_Out32(AFI0_WRCHAN_CTRL, Xil_In32(AFI0_WRCHAN_CTRL) & ~1u);
}

struct ZZ_VIDEO_STATE* video_init() {
	video_hp0_bus_width_init();

	vs.framebuffer = (u32*) FRAMEBUFFER_ADDRESS;

#ifdef DEFAULT_NS_VIDEOCAP
	// Driverless boot (no startup-sequence, floppy boot, etc.) never gets
	// CARD_FEATURE_NONSTANDARD_VSYNC flipped on by the host driver, so
	// videocap defaults to 800x600/60Hz scaling and PAL chipset output
	// stutters from the rate mismatch. This variant defaults to the native
	// PAL Amiga 720x576 / ~49.92Hz videocap path so demos look right out
	// of cold boot. See issue #7.
	vs.videocap_video_mode = ZZVMODE_720x576;
	vs.video_mode = ZZVMODE_720x576 | 2 << 12 | MNTVA_COLOR_32BIT << 8;
	vs.card_feature_enabled[CARD_FEATURE_NONSTANDARD_VSYNC] = 1;
#else
	// default to more compatible 60hz mode
	vs.videocap_video_mode = ZZVMODE_800x600;
	vs.video_mode = ZZVMODE_800x600 | 2 << 12 | MNTVA_COLOR_32BIT << 8;
#endif

	// ZZ9000.CFG overrides the built-in defaults (issue #33); the same
	// state can still be changed later via REG_ZZ_VCAP_MODE and
	// REG_ZZ_SET_FEATURE, so a driver keeps the last word.
	const struct zz_config *cfg = zz_config_get();
	vs.videocap_output_profile_requested = cfg->videocap_output_profile;
	if (cfg->videocap_mode_present) {
		vs.videocap_video_mode = cfg->videocap_mode;
		vs.video_mode = cfg->videocap_mode | 2 << 12 | MNTVA_COLOR_32BIT << 8;
	}
	if (cfg->ns_vsync_present) {
		// mirrors the REG_ZZ_SET_FEATURE(NONSTANDARD_VSYNC) handler
		vs.card_feature_enabled[CARD_FEATURE_NONSTANDARD_VSYNC] = cfg->ns_vsync;
		vs.scandoubler_mode_adjust = (cfg->ns_vsync == 2) ? 2 : 0;
	}
	/* The persisted override needs the viewport path exactly like the
	 * runtime setter: on a legacy bitstream the formatter keeps its
	 * implicit full-canvas layout, so a narrowed VDMA window would
	 * scan rows capture never refreshed. The calibration UI is not
	 * advertised there either (capability bits 8/10 follow REG3 bit
	 * 15), so the automatic window is the documented fallback. */
	if ((mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG3) &
			MNTZORRO_STATUS_VCAP_VIEWPORT) != 0U) {
		if (cfg->videocap_width_present &&
				video_videocap_width_valid(cfg->videocap_width))
			vs.videocap_width_override = cfg->videocap_width;
		if (cfg->videocap_height_present &&
				video_videocap_height_valid(cfg->videocap_height))
			vs.videocap_height_override = cfg->videocap_height;
	}
	/* Treat the boot configuration as the first request. It remains pending
	 * until a stable native vblank has successfully programmed the VDMA. */
	vs.videocap_geometry_requested_width =
		(uint16_t)vs.videocap_width_override;
	vs.videocap_geometry_requested_height =
		(uint16_t)vs.videocap_height_override;
	vs.videocap_geometry_request_serial = 1;

	vs.colormode = 0;

	video_reset();

	return video_get_state();
}

void video_reset() {
	vs.videocap_enabled_old = 0;
	videocap_detection_reset();
	vs.framebuffer_pan_width = 0;
	vs.framebuffer_pan_offset = VIDEO_VDMA_CAPTURE_PAN_PAL_800X600;
	vs.split_request_pos = 0;

	vs.sprite_colors[0] = 0x00ff00ff;
	vs.sprite_colors[1] = 0x00000000;
	vs.sprite_colors[2] = 0x00000000;
	vs.sprite_colors[3] = 0x00000000;

	vs.sprite_width = 16;
	vs.sprite_height = 16;

	sprite_request_hide = 1;
}

uint8_t stride_div = 1;

/* Runtime scanout-geometry snapshot for the config-key diagnostics
 * (keys 21-25): what the last video_mode_init actually programmed.
 * Written in video_mode_init_internal; read via video_rtg_diag_value. */
static struct {
	uint16_t line_bytes;
	uint16_t stride;
	uint16_t pan_width;
	uint16_t mode;
	uint16_t colormode;
	uint16_t scalemode;
	uint16_t hsize;
	uint16_t hdiv;
	uint16_t stride_div;
	uint8_t valid;
} video_geom_diag;

uint16_t video_rtg_diag_value(uint16_t key, uint8_t *present)
{
	if (present)
		*present = 0;
	if (!video_geom_diag.valid)
		return 0;
	switch (key) {
	case ZZ_CONFIG_KEY_RTG_GEOM_LINE:
		if (present) *present = 1;
		return video_geom_diag.line_bytes;
	case ZZ_CONFIG_KEY_RTG_GEOM_STRIDE:
		if (present) *present = 1;
		return video_geom_diag.stride;
	case ZZ_CONFIG_KEY_RTG_GEOM_PAN:
		if (present) *present = 1;
		return video_geom_diag.pan_width;
	case ZZ_CONFIG_KEY_RTG_GEOM_INFO:
		if (present) *present = 1;
		return (uint16_t)(((video_geom_diag.hdiv & 7U) << 13) |
		                  ((video_geom_diag.stride_div & 3U) << 11) |
		                  (video_geom_diag.hsize & 0x7FFU));
	case ZZ_CONFIG_KEY_RTG_GEOM_MODESEL:
		if (present) *present = 1;
		return (uint16_t)(((video_geom_diag.colormode & 0x3FU) << 10) |
		                  ((video_geom_diag.scalemode & 3U) << 8) |
		                  (video_geom_diag.mode & 0xFFU));
	default:
		return 0;
	}
}

// 32bit: hdiv=1, 16bit: hdiv=2, 8bit: hdiv=4, ...
int init_vdma(int hsize, int source_rows, int hdiv, u32 bufpos) {
	int status;
	XAxiVdma_Config *Config;

	Config = XAxiVdma_LookupConfig(VDMA_DEVICE_ID);

	if (!Config) {
		printf("VDMA not found for ID %d\r\n", VDMA_DEVICE_ID);
		return XST_FAILURE;
	}

	/*XAxiVdma_DmaStop(&vdma, XAXIVDMA_READ);
	 XAxiVdma_Reset(&vdma, XAXIVDMA_READ);
	 XAxiVdma_ClearDmaChannelErrors(&vdma, XAXIVDMA_READ, XAXIVDMA_SR_ERR_ALL_MASK);*/

	status = XAxiVdma_CfgInitialize(&vdma, Config, Config->BaseAddress);
	if (status != XST_SUCCESS) {
		printf("VDMA Configuration Initialization failed, status: 0x%X\r\n",
				status);
		return status;
	}

	//printf("VDMA MM2S DRE: %d\n", vdma.HasMm2SDRE);
	//printf("VDMA Config MM2S DRE: %d\n", Config->HasMm2SDRE);

	u32 line_bytes = video_vdma_line_bytes(hsize, hdiv);
	u32 stride = video_vdma_stride_bytes(hsize, hdiv,
	                                     vs.framebuffer_pan_width,
	                                     stride_div);

	XAxiVdma_DmaSetup ReadCfg;

	//printf("VDMA HDIV: %d ROWS: %d\n", hdiv, source_rows);

	ReadCfg.VertSizeInput = source_rows;
	ReadCfg.HoriSizeInput = line_bytes; // note: changing this breaks the output
	ReadCfg.Stride = stride; // note: changing this is not a problem
	ReadCfg.FrameDelay = 0; /* This example does not test frame delay */
	ReadCfg.EnableCircularBuf = 1; /* Only 1 buffer, continuous loop */
	ReadCfg.EnableSync = 0; /* Gen-Lock */
	ReadCfg.PointNum = 0;
	ReadCfg.EnableFrameCounter = 0; /* Endless transfers */
	ReadCfg.FixedFrameStoreAddr = 0; /* We are not doing parking */

	ReadCfg.FrameStoreStartAddr[0] = bufpos;

	//printf("VDMA Framebuffer at 0x%x\n", ReadCfg.FrameStoreStartAddr[0]);

	status = XAxiVdma_DmaConfig(&vdma, XAXIVDMA_READ, &ReadCfg);
	if (status != XST_SUCCESS) {
		printf("VDMA Read channel config failed, status: 0x%X\r\n", status);
		return status;
	}

	status = XAxiVdma_DmaSetBufferAddr(&vdma, XAXIVDMA_READ, ReadCfg.FrameStoreStartAddr);
	if (status != XST_SUCCESS) {
		printf("VDMA Read channel set buffer address failed, status: 0x%X\r\n", status);
		return status;
	}

	status = XAxiVdma_DmaStart(&vdma, XAXIVDMA_READ);
	if (status != XST_SUCCESS) {
		printf("VDMA Failed to start DMA engine (read channel), status: 0x%X\r\n", status);
		return status;
	}
	return XST_SUCCESS;
}

static int videocap_full_width_enabled(u32 zstate) {
	const struct zz_config *cfg = zz_config_get();
	uint32_t requested =
		video_videocap_output_profile_centered(
			(uint32_t)vs.videocap_output_profile_requested) ? 1U :
		cfg->videocap_shres_present ?
		cfg->videocap_shres : VIDEOCAP_FULL_WIDTH_DEFAULT;
	uint32_t fullrate_capable =
		!!(zstate & MNTZORRO_STATUS_VCAP_FULLRATE);

	return (int)video_videocap_full_width(requested, fullrate_capable);
}

static int videocap_effective_output_profile(u32 zstate)
{
	return (int)video_videocap_effective_output_profile(
		(uint32_t)vs.videocap_output_profile_requested,
		!!(zstate & MNTZORRO_STATUS_VCAP_VIEWPORT),
		!!(zstate & MNTZORRO_STATUS_VCAP_FULLRATE),
		!!(zstate & MNTZORRO_STATUS_VCAP_SOURCE_SYNC));
}

int video_set_videocap_video_mode(uint32_t mode)
{
	u32 zstate = mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG3);
	struct video_videocap_runtime_request request =
		video_videocap_sanitize_runtime_mode(
			mode,
			!!(zstate & MNTZORRO_STATUS_VCAP_VIEWPORT),
			!!(zstate & MNTZORRO_STATUS_VCAP_FULLRATE),
			!!(zstate & MNTZORRO_STATUS_VCAP_SOURCE_SYNC));

	if (!request.valid)
		return 0;

	vs.videocap_video_mode = request.base_mode;
	vs.videocap_output_profile_requested = request.output_profile;
	return 1;
}

int video_set_videocap_vsync(uint32_t setting)
{
	if (setting > 2U)
		return 0;

	vs.scandoubler_mode_adjust = setting == 2U ? 2 : 0;
	vs.card_feature_enabled[CARD_FEATURE_NONSTANDARD_VSYNC] = setting;
	/* The ISR's mode predicate does not otherwise see this flag, so a
	 * stable 15 kHz picture would keep the previous cadence. */
	vs.videocap_ns_vsync_applied = -1;
	vs.videocap_output_profile_requested = ZZ_VIDEOCAP_OUTPUT_FULL_60;
	return 1;
}

int video_set_videocap_geometry(uint16_t width, uint16_t height)
{
	if ((mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG3) &
			MNTZORRO_STATUS_VCAP_VIEWPORT) == 0U ||
			!videocap_geometry_valid(width, height)) {
		vs.videocap_geometry_rejected = 1;
		return 0;
	}

	uint32_t irq_state = smp_local_irq_save();

	vs.videocap_geometry_requested_width = width;
	vs.videocap_geometry_requested_height = height;
	vs.videocap_width_override = width;
	vs.videocap_height_override = height;
	vs.videocap_geometry_rejected = 0;
	/* Every accepted request invalidates the ACK: the 16-bit serial
	 * wraps after 65536 updates and can alias the applied value, so
	 * validity — not the serial alone — must gate the reconfigure. */
	vs.videocap_geometry_applied_valid = 0;
	/* Serial last: the ISR must not ACK a mixed width/height pair. */
	vs.videocap_geometry_request_serial++;
	smp_local_irq_restore(irq_state);
	return 1;
}

uint16_t video_videocap_geometry_value(uint16_t key, uint16_t *present)
{
	uint16_t value = 0;

	if (present)
		*present = 1;
	switch (key) {
	case ZZ_CONFIG_KEY_VCAP_GEOMETRY_REQUEST_WIDTH:
		value = vs.videocap_geometry_requested_width;
		break;
	case ZZ_CONFIG_KEY_VCAP_GEOMETRY_REQUEST_HEIGHT:
		value = vs.videocap_geometry_requested_height;
		break;
	case ZZ_CONFIG_KEY_VCAP_GEOMETRY_APPLIED_WIDTH:
		value = vs.videocap_geometry_applied_width;
		break;
	case ZZ_CONFIG_KEY_VCAP_GEOMETRY_APPLIED_HEIGHT:
		value = vs.videocap_geometry_applied_height;
		break;
	case ZZ_CONFIG_KEY_VCAP_GEOMETRY_REQUEST_SERIAL:
		value = vs.videocap_geometry_request_serial;
		break;
	case ZZ_CONFIG_KEY_VCAP_GEOMETRY_APPLIED_SERIAL:
		value = vs.videocap_geometry_applied_serial;
		break;
	case ZZ_CONFIG_KEY_VCAP_GEOMETRY_STATUS:
		if (vs.videocap_geometry_applied_valid)
			value |= ZZ_VCAP_GEOMETRY_STATUS_APPLIED_VALID;
		if (!vs.videocap_geometry_applied_valid ||
		    vs.videocap_geometry_applied_serial !=
			vs.videocap_geometry_request_serial)
			value |= ZZ_VCAP_GEOMETRY_STATUS_PENDING;
		if (vs.videocap_geometry_rejected)
			value |= ZZ_VCAP_GEOMETRY_STATUS_REJECTED;
		break;
	default:
		if (present)
			*present = 0;
		break;
	}
	return value;
}


uint32_t video_firmware_capabilities(void)
{
	u32 zstate = mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG3);
	uint32_t viewport_layout_capable =
		!!(zstate & MNTZORRO_STATUS_VCAP_VIEWPORT);
	uint32_t fullrate_capable =
		!!(zstate & MNTZORRO_STATUS_VCAP_FULLRATE);
	uint32_t capabilities = ZZ_FW_CAPABILITIES;
	if (viewport_layout_capable)
		capabilities |= ZZ_FW_CAP_VIDEOCAP_GEOMETRY |
		                ZZ_FW_CAP_VIDEOCAP_GEOMETRY_ACK;
	if (videocap_stats_hw_present())
		capabilities |= ZZ_FW_CAP_VIDEOCAP_STATS;

	if (video_videocap_centered_eligible(viewport_layout_capable,
			fullrate_capable)) {
		capabilities |= ZZ_FW_CAP_VIDEOCAP_CENTERED_1080P |
		                ZZ_FW_CAP_VIDEOCAP_CENTERED_1080P_50;
	}
	if (video_videocap_source_sync_eligible(viewport_layout_capable,
			fullrate_capable,
			!!(zstate & MNTZORRO_STATUS_VCAP_SOURCE_SYNC))) {
		capabilities |= ZZ_FW_CAP_VIDEOCAP_SOURCE_SYNC;
	}

	return capabilities;
}

static void init_filtered_videocap_video_mode(int ntsc, int source_class) {
	int mode;

	/* A doubled-scan or 24 kHz source has its rows already: 720x576 (or
	 * 720x480 when the woven frame fits 480) at x1, no line doubling.
	 * The non-standard-VSync 50 / 60 Hz variants are 15 kHz cadences and
	 * are not offered for it. */
	if (source_class & VIDEO_VIDEOCAP_SOURCE_SHORT) {
		mode = ntsc ? ZZVMODE_720x480 : ZZVMODE_720x576;
		video_mode_init_internal(mode, 0, MNTVA_COLOR_32BIT, 1,
			ZZ_VIDEOCAP_OUTPUT_FULL_60, 0);
		return;
	}

	if (ntsc) {
		mode = ZZVMODE_720x480;
		if (vs.card_feature_enabled[CARD_FEATURE_NONSTANDARD_VSYNC]) {
			mode = ZZVMODE_720x480_NS_PAL + vs.scandoubler_mode_adjust;
		}
	} else {
		mode = vs.videocap_video_mode;
		if (mode == ZZVMODE_720x576 &&
				vs.card_feature_enabled[CARD_FEATURE_NONSTANDARD_VSYNC]) {
			mode = ZZVMODE_720x576_NS_PAL + vs.scandoubler_mode_adjust;
		}
	}

	video_mode_init_internal(mode, 2, MNTVA_COLOR_32BIT, 1,
		ZZ_VIDEOCAP_OUTPUT_FULL_60, 0);
}

static void init_videocap_video_mode(int ntsc, int full_width,
		int output_profile, int source_class) {
	int mode = ZZVMODE_1280x1024_NATIVE_60;
	int scalemode = 4;

	if (video_videocap_output_profile_centered(output_profile)) {
		if (output_profile == ZZ_VIDEOCAP_OUTPUT_CENTERED_1080P_MATCH) {
			/* Source-locked refresh: the detected standard picks
			 * the existing physical preset (PAL -> 1080p50 mode 7,
			 * NTSC -> 1080p60 mode 5). Geometry and cadence stay
			 * in the FPGA's measured-source domain; no static
			 * ~49.92 Hz preset row exists or is needed. */
			mode = ntsc ? ZZVMODE_1920x1080_60 :
			              ZZVMODE_1920x1080_50;
		} else {
			mode = output_profile == ZZ_VIDEOCAP_OUTPUT_CENTERED_1080P_50 ?
				ZZVMODE_1920x1080_50 : ZZVMODE_1920x1080_60;
		}
		video_mode_init_internal(mode, 4, MNTVA_COLOR_32BIT, 1,
			output_profile, 0);
		return;
	}
	if (!full_width) {
		init_filtered_videocap_video_mode(ntsc, source_class);
		return;
	}
	if (source_class & VIDEO_VIDEOCAP_SOURCE_SHORT) {
		/* 1280x1024 at 60 Hz for every short-line source: pixel-doubled
		 * on the doubled-scan ones, rows x2 while they fit (see
		 * video_videocap_scalemode). */
		scalemode = (int)video_videocap_scalemode(1U, 0U,
			(uint32_t)source_class);
	} else if (vs.card_feature_enabled[CARD_FEATURE_NONSTANDARD_VSYNC]) {
		mode = ntsc ? ZZVMODE_1280x1024_NS_NTSC :
		              ZZVMODE_1280x1024_NS_PAL;
	}

	video_mode_init_internal(mode, scalemode, MNTVA_COLOR_32BIT, 1,
		ZZ_VIDEOCAP_OUTPUT_FULL_60, 0);
}

void fb_fill(uint32_t offset) {
	memset(vs.framebuffer + offset, 0, 1280 * 1024 * 4);
}

void videocap_area_clear() {
	fb_fill(0x00dff000 / 4);
}

#define VF_DLY ;

// ONLY isr_video is allowed to call this!
void video_formatter_valign() {
	// vertical alignment
	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG3, 1);
	VF_DLY;
	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG2, 0x80000000 + 0x5); // OP_VSYNC
	VF_DLY;
	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG2, 0x80000000); // NOP
	VF_DLY;
	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG2, 0); // clear
	VF_DLY;
	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG3, 0); // unlock access, NOP
	VF_DLY;
}

void video_formatter_write(uint32_t data, uint16_t op) {
	/* REG3 data + REG2 strobe is one transaction. A vblank IRQ interleaving
	 * another formatter write between them would pair the wrong data/op. */
	uint32_t irq_state = smp_local_irq_save();

	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG3, data);
	VF_DLY;
	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG2, 0x80000000 | op); // OP_MAX (vmax | hmax)
	VF_DLY;
	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG2, 0x80000000); // NOP
	VF_DLY;
	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG2, 0); // clear
	VF_DLY;
	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG3, 0); // unlock access, NOP
	VF_DLY;
	if (op == MNTVF_OP_SOURCE_SYNC)
		output_source_sync = data;
	if (op == MNTVF_OP_SCALE)
		output_scale_control = data;
	if (op == MNTVF_OP_VIEWPORT_POS)
		output_viewport_pos = data;
	if (op == MNTVF_OP_VIEWPORT_SIZE_COMMIT) {
		output_viewport_size = data;
		output_viewport_explicit = 1;
	}
	if (op == MNTVF_OP_DIMENSIONS &&
			(data & MNTVF_DIMENSIONS_VIEWPORT_CONTAINER_FLAG) == 0U)
		output_viewport_explicit = 0;
	smp_local_irq_restore(irq_state);
}

void video_set_dpms(uint8_t level) {
	if (level > ZZ_DPMS_OFF)
		return;

	vs.card_feature_enabled[CARD_FEATURE_DPMS] = level;
	video_formatter_write(level, MNTVF_OP_DPMS);
}

// interrupt service routine for IRQ_F2P[0:0]
// vblank + raster position interrupt
void isr_video(void *dummy) {
	u32 zstate = mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG3);
	u32 live_raw = mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG2);
	uint32_t videocap_live_rows = 0U;
	uint32_t videocap_live_words = 0U;

	if ((live_raw & MNTZORRO_REG2_LIVE_GEOMETRY_MASK) ==
	    MNTZORRO_REG2_LIVE_GEOMETRY_MAGIC) {
		videocap_live_rows = live_raw &
			MNTZORRO_REG2_LIVE_GEOMETRY_ROWS_MASK;
		videocap_live_words = (live_raw >>
			MNTZORRO_REG2_LIVE_GEOMETRY_WORDS_SHIFT) &
			MNTZORRO_REG2_LIVE_GEOMETRY_WORDS_MASK;
	}

	int vblank = !!(zstate & (1 << 21));
	int videocap_enabled = !!(zstate & (1 << 23));
	int videocap_ntsc = !!(zstate & (1 << 22));
	int interlace = !!(zstate & (1 << 24));
	int videocap_shres = !!(zstate & (1 << 17));
	/* [12] doubled scan, [11] short line, [10] tall frame: the line class
	 * the sampler measured (bitstreams before this change read zero
	 * here and keep the 15 kHz behaviour). */
	int videocap_source_class =
		((zstate & (1 << 11)) ? VIDEO_VIDEOCAP_SOURCE_SHORT : 0) |
		((zstate & (1 << 12)) ? VIDEO_VIDEOCAP_SOURCE_DOUBLED : 0) |
		((zstate & (1 << 10)) ? VIDEO_VIDEOCAP_SOURCE_TALL : 0) |
		/* [9:8] row-count class: the woven frame shape, so the scanout
		 * picks a canvas-filling power-of-two (0 on pre-class
		 * bitstreams - handled as the x2 fallback). */
		(int)(((zstate >> 8) & 3U) << VIDEO_VIDEOCAP_ROWS_CLASS_SHIFT);
	int videocap_full_width = videocap_full_width_enabled(zstate);
	int videocap_output_profile = videocap_effective_output_profile(zstate);

	if (!videocap_enabled) {
		if (!vblank) {
			// if this is not the vblank interrupt, set up the split buffer
			// TODO: VDMA doesn't seem to like switching buffers in the middle of a frame.
			// the first line after a switch contains an extraneous word, so we end up
			// with up to 4 pixels of the other buffer in the first line
			if (vs.split_pos != 0) {
				if (vs.card_feature_enabled[CARD_FEATURE_SECONDARY_PALETTE]) {
					video_formatter_write(1, MNTVF_OP_PALETTE_SEL);
				}
				init_vdma(vs.vmode_hsize, vs.vmode_vdma_rows, vs.vmode_hdiv,
						(u32)vs.framebuffer + vs.bgbuf_offset);
			}
		} else {
			// if this is the vblank interrupt, set up the "normal" buffer in split mode
			if (vs.card_feature_enabled[CARD_FEATURE_SECONDARY_PALETTE]) {
				video_formatter_write(0, MNTVF_OP_PALETTE_SEL);
			}
			// P96 video overlay: present a composited shadow buffer
			// instead of the framebuffer while the overlay is active
			// (returns the regular pan address otherwise)
			init_vdma(vs.vmode_hsize, vs.vmode_vdma_rows, vs.vmode_hdiv,
					overlay_present_bufpos(&vs));
		}
		vs.videocap_enabled_old = 0;
		videocap_detection_reset();
	} else {
		// videocap owns the scanout decisions from here on; if an
		// overlay shadow was still being presented, hand the scanout
		// back to the framebuffer once so the deferred shadow frees
		// can proceed (the overlay present hook does not run in this
		// branch and would otherwise stay latched as presenting)
		if (vblank && overlay_scanout_active()) {
			/* Same geometry discipline as the mode-change trigger:
			 * a driver pan write that landed inside the capture area
			 * must not become the scanout stride or the scanout base
			 * for any profile. The origin helper already encodes the
			 * per-standard centered contract — centered profiles keep
			 * base mode ZZVMODE_800x600, so PAL centered retains the
			 * tuned origin and NTSC centered takes the capture row
			 * base instead of the stale PAL constant (#84). */
			if (vs.framebuffer_pan_offset >= 0x00dff000) {
				vs.framebuffer_pan_width = 0;
				vs.framebuffer_pan_offset =
					videocap_scanout_pan_offset(
						videocap_ntsc,
						videocap_full_width,
						videocap_source_class);
			}
			init_vdma(vs.vmode_hsize, vs.vmode_vdma_rows, vs.vmode_hdiv,
					(u32)vs.framebuffer + vs.framebuffer_pan_offset);
			overlay_scanout_released();
		}
		// FIXME magic constant
		if (vs.framebuffer_pan_offset >= 0x00dff000) {
			// videocap is enabled and
			// we are looking at the videocap area
			// so set up the right mode for it
			if (vblank) {
				int videocap_reset = 0;

				if (!vs.videocap_enabled_old) {
					videocap_area_clear();
					videocap_detection_reset();
					vs.videocap_enabled_old = videocap_enabled;
				}

				videocap_reset = (vs.videocap_ntsc_old < 0 ||
						vs.interlace_old < 0 || vs.videocap_shres_old < 0 ||
						vs.videocap_video_mode_applied < 0 ||
						vs.videocap_output_profile_applied < 0);
				int videocap_detection_stable =
						video_videocap_detection_stable(
								&vs.videocap_detection, videocap_ntsc, interlace,
								videocap_shres, vs.videocap_video_mode,
								videocap_output_profile,
								videocap_source_class);

				if (videocap_detection_stable &&
						(videocap_ntsc != vs.videocap_ntsc_old ||
						 videocap_source_class !=
							 vs.videocap_source_class_old ||
						 vs.videocap_video_mode !=
							 vs.videocap_video_mode_applied ||
						 videocap_output_profile !=
							 vs.videocap_output_profile_applied ||
						 vs.card_feature_enabled[CARD_FEATURE_NONSTANDARD_VSYNC] !=
							 (uint8_t)vs.videocap_ns_vsync_applied ||
						 videocap_reset)) {
					// change between ntsc+pal
					videocap_area_clear();

					// hide sprite
					sprite_request_hide = 1;

					if (videocap_full_width != vs.videocap_full_width_applied) {
						/* The output profile owns the capture geometry: the
						 * sampler's full-width bit gates both anchor emission
						 * and the writeback layout, and no boot path establishes
						 * it for a profile selected at runtime. Route the change
						 * through the acknowledged control engine as a width-only
						 * update, preserving the live sample/crop configuration
						 * (the Amiga can commit calibration the CFG never saw).
						 * The engine merges it with any in-flight commit, so a
						 * runtime MATCH enable cannot race live calibration. */
						video_formatter_write(
						    videocap_control_width_only(
						        (uint32_t)videocap_full_width),
						    MNTVF_OP_VIDEOCAP);
						vs.videocap_full_width_applied = videocap_full_width;
					}

					vs.framebuffer_pan_width = 0;
					vs.framebuffer_pan_offset = videocap_scanout_pan_offset(
						videocap_ntsc, videocap_full_width,
						videocap_source_class);
					if (videocap_ntsc) {
						// NTSC
						printf("videocap: ntsc (class %d)\n",
							videocap_source_class);
						init_videocap_video_mode(1, videocap_full_width,
							videocap_output_profile,
							videocap_source_class);
					} else {
						// PAL
						printf("videocap: pal (class %d)\n",
							videocap_source_class);
						init_videocap_video_mode(0, videocap_full_width,
							videocap_output_profile,
							videocap_source_class);
					}
					vs.videocap_video_mode_applied =
						vs.videocap_video_mode;
					vs.videocap_output_profile_applied =
						videocap_output_profile;
					vs.videocap_ns_vsync_applied =
						vs.card_feature_enabled[CARD_FEATURE_NONSTANDARD_VSYNC];
					videocap_reset = 1;
				}

				uint32_t videocap_source_rows =
						video_videocap_source_rows(
							vs.vmode_vsize,
							(uint32_t)videocap_full_width,
							(uint32_t)videocap_ntsc,
							(uint32_t)interlace,
							(uint32_t)videocap_source_class,
							vs.videocap_height_override,
							videocap_live_rows);
				/* Compare the resolved DMA height, not the raw field
				 * count. Interlaced short fields alternate N/N+1,
				 * which resolves to heights two rows apart; both
				 * the clamped bucket and that alternation must
				 * stay quiet, or a stable picture blanks every
				 * field. A real source change moves tens of rows
				 * or crosses a class bucket. */
				int videocap_rows_delta =
					(int)videocap_source_rows -
					videocap_rows_applied;
				int videocap_rows_changed = interlace
					? (videocap_rows_delta > 2 ||
					   videocap_rows_delta < -2)
					: (videocap_rows_delta != 0);
				if (videocap_detection_stable &&
						(interlace != vs.interlace_old || videocap_reset ||
						 !vs.videocap_geometry_applied_valid ||
						 vs.videocap_geometry_applied_serial !=
							vs.videocap_geometry_request_serial ||
						 (videocap_live_rows != 0U &&
						  videocap_rows_changed) ||
						 (videocap_live_words != 0U &&
						  (int)videocap_live_words !=
							videocap_words_applied))) {
					if (videocap_output_profile ==
					    ZZ_VIDEOCAP_OUTPUT_CENTERED_1080P_MATCH)
						video_formatter_write(0, MNTVF_OP_SOURCE_SYNC);
					// interlace has changed, we need to reconfigure vdma for the new screen height
					uint32_t videocap_scalemode = video_videocap_scalemode(
							(uint32_t)videocap_full_width,
							(uint32_t)interlace,
							(uint32_t)videocap_source_class);
					vs.scalemode = (int)videocap_scalemode;
					vs.vmode_vdma_rows = videocap_source_rows;
					/* The mode-change trigger above may have run
					 * several vblanks earlier; a host driver pan
					 * write that landed since then must not leak
					 * into this VDMA restart. The stride width is
					 * firmware-owned for every profile (the trigger
					 * clears it unconditionally); the origin is
					 * re-derived for every profile too — the helper
					 * returns the tuned PAL constant for centered
					 * (base mode stays ZZVMODE_800x600) and the
					 * capture row base for NTSC centered (#84). */
					vs.framebuffer_pan_width = 0;
					vs.framebuffer_pan_offset =
						videocap_scanout_pan_offset(
							videocap_ntsc,
							videocap_full_width,
							videocap_source_class);
					videocap_area_clear();
					{
						/* Fullscan scales vertically by an
						 * integer factor: publish the exact
						 * content rectangle so the formatter
						 * duplicates rows uniformly and
						 * letterboxes the remainder. Every
						 * fullscan transition rewrites it, so
						 * PAL also restores the full raster
						 * after an NTSC letterbox without
						 * relying on mode-change side
						 * effects. A filtered override is
						 * centered in the active mode canvas
						 * (800x600 / 720x480 / 720x576), not
						 * the 1280x1024 fullscan box. */
						struct video_videocap_scanout_rect rect =
							video_videocap_fullscan_rect(
								(uint32_t)videocap_output_profile,
								(uint32_t)videocap_full_width,
								(uint32_t)videocap_ntsc,
								(uint32_t)interlace,
								(uint32_t)videocap_source_class,
								vs.videocap_width_override,
								vs.videocap_height_override,
								videocap_source_rows,
								videocap_live_words,
								videocap_full_width ? 0U :
									(uint32_t)vs.vmode_hsize,
								videocap_full_width ? 0U :
									(uint32_t)vs.vmode_vsize);

						video_formatter_write(
								(rect.y << 16) | rect.x,
								MNTVF_OP_VIEWPORT_POS);
						video_formatter_write(
								(rect.height << 16) |
									rect.width,
								MNTVF_OP_VIEWPORT_SIZE_COMMIT);
					}
					video_formatter_write(
							video_videocap_scale_control(
								(uint32_t)videocap_full_width,
								(uint32_t)videocap_ntsc,
								(uint32_t)interlace,
								(uint32_t)videocap_source_class),
							MNTVF_OP_SCALE);
					/* hdiv is the color-depth divider (32-bit: 1).
					 * SCALEX repeats pixels in the formatter without
					 * changing source-row pitch, so fullscan VDMA reads
					 * complete 32-bit rows.
					 *
					 * A short source without pixel repeat completes its
					 * lines before the 1280-word pitch: the writeback
					 * row keeps the fixed pitch, so both the fetch and
					 * the shown viewport must stop at the measured
					 * width or the tail shows the previous line. */
					uint16_t geometry_width = (uint16_t)vs.vmode_hsize;
					if (videocap_full_width &&
							(videocap_source_class &
							 VIDEO_VIDEOCAP_SOURCE_SHORT) &&
							!(videocap_source_class &
							 VIDEO_VIDEOCAP_SOURCE_DOUBLED) &&
							videocap_live_words != 0U &&
							videocap_live_words < geometry_width)
						geometry_width = (uint16_t)videocap_live_words;
					if (vs.videocap_geometry_requested_width &&
					    vs.videocap_geometry_requested_width < geometry_width)
						geometry_width = vs.videocap_geometry_requested_width;
					uint16_t geometry_height = (uint16_t)vs.vmode_vdma_rows;
					vs.framebuffer_pan_width = (uint32_t)vs.vmode_hsize;
					if (init_vdma(geometry_width, geometry_height, 1,
							(u32)vs.framebuffer + vs.framebuffer_pan_offset) ==
						XST_SUCCESS) {
						videocap_geometry_commit(geometry_width, geometry_height);
						videocap_rows_applied = (int)videocap_source_rows;
						videocap_words_applied = (int)videocap_live_words;
					}
					vs.framebuffer_pan_width = 0;
					video_formatter_valign();
					/* Both first entry and x2/x4 transitions must finish
					 * VDMA setup before acquisition can show content. */
					if (videocap_output_profile ==
					    ZZ_VIDEOCAP_OUTPUT_CENTERED_1080P_MATCH)
						video_formatter_write(1, MNTVF_OP_SOURCE_SYNC);
					printf("videocap interlace mode changed to %d.\n", interlace);
				}

				if (videocap_detection_stable) {
					vs.interlace_old = interlace;
					vs.videocap_ntsc_old = videocap_ntsc;
					vs.videocap_shres_old = videocap_shres;
					vs.videocap_source_class_old = videocap_source_class;
				}
			}
		} else {
			// not looking at the videocap area
			vs.videocap_enabled_old = 0;
			videocap_detection_reset();
		}
	}

	if (vblank)
		overlay_vblank_rearm();

	// on vblanks, handle arm cache flush, amiga interrupts and sprites
	if (!vblank || (vs.split_pos == 0)) {
		// flush the data caches synchronized to full frames. this is NOT
		// only for ARM-written video data: the Zorro bridge enters the PS
		// through the cache-coherent ACP port, so Amiga reads/writes of
		// card memory can hit/allocate L2 lines while the GEM, VDMA and
		// audio formatter DMAs bypass the caches entirely. this periodic
		// full flush is what keeps those two worlds coherent — do not
		// make it conditional (broke ethernet RX, June 2026).
		Xil_L1DCacheFlush();
		Xil_L2CacheFlush();
		/* Core-1 packed-YUV staging reaches DDR at this point. Only now may
		 * the non-coherent overlay VDMA select the completed buffer. */
		overlay_vblank_cache_flushed();
		isr_flush_count = 0;

		if (sprite_request_show) {
			vs.sprite_showing = 1;
			sprite_request_show = 0;
		}

		if (sprite_request_update_data) {
			_clip_hw_sprite(0, 0);
			sprite_request_update_data = 0;
		}

		if (sprite_request_update_pos) {
			_update_hw_sprite_pos(sprite_request_pos_x, sprite_request_pos_y);
			video_formatter_write((vs.sprite_y_adj << 16) | vs.sprite_x_adj, MNTVF_OP_SPRITE_XY);
			sprite_request_update_pos = 0;
		}

		if (sprite_request_hide) {
			vs.sprite_x = 2000;
			vs.sprite_y = 2000;
			video_formatter_write((vs.sprite_y << 16) | vs.sprite_x, MNTVF_OP_SPRITE_XY);
			sprite_request_hide = 0;
			vs.sprite_showing = 0;
		}

		// handle screen dragging
		if (vs.split_request_pos != vs.split_pos) {
			int scale = (int)video_vertical_scale_factor(vs.scalemode);
			vs.split_pos = vs.split_request_pos * scale;
			video_formatter_write(vs.split_pos, MNTVF_OP_REPORT_LINE);
		}
	}

	vblank_count++;

	// signal vblank interrupt to Amiga for P96 BIF_VBLANKINTERRUPT support
	if (vblank && interrupt_enabled_vblank) {
		amiga_interrupt_set(AMIGA_INTERRUPT_VBLANK);
	}
}

u32 dump_vdma_status(XAxiVdma *InstancePtr) {
	u32 status = XAxiVdma_GetStatus(InstancePtr, XAXIVDMA_READ);

	xil_printf("Read channel dump\n\r");
	xil_printf("\tMM2S DMA Control Register: %x\r\n",
			XAxiVdma_ReadReg(InstancePtr->ReadChannel.ChanBase,
					XAXIVDMA_CR_OFFSET));
	xil_printf("\tMM2S DMA Status Register: %x\r\n",
			XAxiVdma_ReadReg(InstancePtr->ReadChannel.ChanBase,
					XAXIVDMA_SR_OFFSET));
	xil_printf("\tMM2S HI_FRMBUF Reg: %x\r\n",
			XAxiVdma_ReadReg(InstancePtr->ReadChannel.ChanBase,
					XAXIVDMA_HI_FRMBUF_OFFSET));
	xil_printf("\tFRMSTORE Reg: %d\r\n",
			XAxiVdma_ReadReg(InstancePtr->ReadChannel.ChanBase,
					XAXIVDMA_FRMSTORE_OFFSET));
	xil_printf("\tBUFTHRES Reg: %d\r\n",
			XAxiVdma_ReadReg(InstancePtr->ReadChannel.ChanBase,
					XAXIVDMA_BUFTHRES_OFFSET));
	xil_printf("\tMM2S Vertical Size Register: %d\r\n",
			XAxiVdma_ReadReg(InstancePtr->ReadChannel.ChanBase,
					XAXIVDMA_MM2S_ADDR_OFFSET + XAXIVDMA_VSIZE_OFFSET));
	xil_printf("\tMM2S Horizontal Size Register: %d\r\n",
			XAxiVdma_ReadReg(InstancePtr->ReadChannel.ChanBase,
					XAXIVDMA_MM2S_ADDR_OFFSET + XAXIVDMA_HSIZE_OFFSET));
	xil_printf("\tMM2S Frame Delay and Stride Register: %d\r\n",
			XAxiVdma_ReadReg(InstancePtr->ReadChannel.ChanBase,
					XAXIVDMA_MM2S_ADDR_OFFSET + XAXIVDMA_STRD_FRMDLY_OFFSET));
	xil_printf("\tMM2S Start Address 1: %x\r\n",
			XAxiVdma_ReadReg(InstancePtr->ReadChannel.ChanBase,
					XAXIVDMA_MM2S_ADDR_OFFSET + XAXIVDMA_START_ADDR_OFFSET));

	xil_printf("VDMA status: ");
	if (status & XAXIVDMA_SR_HALTED_MASK)
		xil_printf("halted\n");
	else
		xil_printf("running\n");
	if (status & XAXIVDMA_SR_IDLE_MASK)
		xil_printf("idle\n");
	if (status & XAXIVDMA_SR_ERR_INTERNAL_MASK)
		xil_printf("internal err\n");
	if (status & XAXIVDMA_SR_ERR_SLAVE_MASK)
		xil_printf("slave err\n");
	if (status & XAXIVDMA_SR_ERR_DECODE_MASK)
		xil_printf("decode err\n");
	if (status & XAXIVDMA_SR_ERR_FSZ_LESS_MASK)
		xil_printf("FSize Less Mismatch err\n");
	if (status & XAXIVDMA_SR_ERR_LSZ_LESS_MASK)
		xil_printf("LSize Less Mismatch err\n");
	if (status & XAXIVDMA_SR_ERR_SG_SLV_MASK)
		xil_printf("SG slave err\n");
	if (status & XAXIVDMA_SR_ERR_SG_DEC_MASK)
		xil_printf("SG decode err\n");
	if (status & XAXIVDMA_SR_ERR_FSZ_MORE_MASK)
		xil_printf("FSize More Mismatch err\n");

	return status;
}

/* Program the PLL tuple and wait for the wizard to accept it.  Returns 0
 * once STATUS LOCKED is asserted and LOAD has cleared; -1 on timeout, when
 * the wizard may or may not have applied the request. */
static int pixelclock_program(struct zz_video_mode *mode) {
	XClk_Wiz_Config conf;
	XClk_Wiz_CfgInitialize(&clkwiz, &conf, XPAR_CLK_WIZ_0_BASEADDR);

	u32 mul = mode->mul;
	u32 div = mode->div;
	u32 otherdiv = mode->div2;

	XClk_Wiz_WriteReg(XPAR_CLK_WIZ_0_BASEADDR, 0x200, (mul << 8) | div);
	XClk_Wiz_WriteReg(XPAR_CLK_WIZ_0_BASEADDR, 0x208, otherdiv);

	// load configuration
	XClk_Wiz_WriteReg(XPAR_CLK_WIZ_0_BASEADDR, CLK_WIZ_RECONFIG_OFFSET,
		0x00000003);

	/* Do not expose the new signal based on a guessed delay.  A short first
	 * pause ensures the AXI reconfiguration request has reached the PLL,
	 * then the bounded poll accepts it only after LOAD clears and LOCKED is
	 * asserted. */
	usleep(CLK_WIZ_LOCK_POLL_US);
	for (int waited = CLK_WIZ_LOCK_POLL_US;
			waited < CLK_WIZ_LOCK_TIMEOUT_US;
			waited += CLK_WIZ_LOCK_POLL_US) {
		u32 status = XClk_Wiz_ReadReg(XPAR_CLK_WIZ_0_BASEADDR,
			CLK_WIZ_STATUS_OFFSET);
		if (status & CLK_WIZ_STATUS_LOCKED) {
			u32 reconfig = XClk_Wiz_ReadReg(XPAR_CLK_WIZ_0_BASEADDR,
				CLK_WIZ_RECONFIG_OFFSET);
			if (!(reconfig & CLK_WIZ_RECONFIG_LOAD))
				return 0;
		}
		usleep(CLK_WIZ_LOCK_POLL_US);
	}

	printf("pixel clock lock timeout for %ux%u\n", mode->hres, mode->vres);
	return -1;
}

/* Returns 0 when the mode was applied.  A transactional caller (custom
 * commit) additionally gets -1 on a PLL lock timeout, with the previous
 * output replayed; preset callers keep the historical fail-open timeout. */
static int video_mode_init_internal(int mode, int scalemode, int colormode,
		int skip_vdma, int output_profile, int transactional) {
	/* Keep a value snapshot: custom mode slots can be edited in place, and
	 * RTG/native layouts can share output timing despite different mode IDs.
	 * The recorded control words capture exactly what the last successful
	 * mode wrote, so a failed transactional commit can replay the old
	 * output word for word. */
	static struct zz_video_mode output_mode;
	static uint32_t output_dimensions_control;
	static int output_colormode;
	static int output_mode_valid;
	int prev_mode = vs.video_mode;
	int prev_scalemode = vs.scalemode;
	int prev_colormode = vs.colormode;
	int prev_interlace_old = vs.interlace_old;
	uint8_t prev_stride_div = stride_div;
	uint32_t prev_source_sync = output_source_sync;
	uint32_t prev_scale_control = output_scale_control;
	uint32_t prev_viewport_pos = output_viewport_pos;
	uint32_t prev_viewport_size = output_viewport_size;
	int prev_viewport_explicit = output_viewport_explicit;
	uint8_t prev_dpms = vs.card_feature_enabled[CARD_FEATURE_DPMS];
	printf("video_mode_init: %d color: %d scale: %d\n", mode, colormode, scalemode);

	// reset interlace tracking
	vs.interlace_old = -1;
	// remember mode
	vs.video_mode = mode;
	vs.scalemode = scalemode;
	vs.colormode = colormode;

	int hdiv = 1;
	int vdiv = (int)video_vertical_scale_factor((uint32_t)scalemode);
	stride_div = 1;

	/* Native capture repeats pixels in the formatter; its VDMA must keep
	 * the 32-bit content pitch. RTG modes still use SCALEX to halve fetch. */
	if ((scalemode & 1) && !skip_vdma) {
		hdiv = 2;
		stride_div = 2;
	}
	// 8 bit
	if (colormode == MNTVA_COLOR_8BIT)
		hdiv *= 4;

	if (colormode == MNTVA_COLOR_16BIT565 || colormode == MNTVA_COLOR_15BIT)
		hdiv *= 2;

	struct zz_video_mode *vmode = &preset_video_modes[mode];
	int clock_unchanged = output_mode_valid &&
		output_mode.mul == vmode->mul && output_mode.div == vmode->div &&
		output_mode.div2 == vmode->div2 &&
		(XClk_Wiz_ReadReg(XPAR_CLK_WIZ_0_BASEADDR,
			CLK_WIZ_STATUS_OFFSET) & CLK_WIZ_STATUS_LOCKED) &&
		!(XClk_Wiz_ReadReg(XPAR_CLK_WIZ_0_BASEADDR,
			CLK_WIZ_RECONFIG_OFFSET) & CLK_WIZ_RECONFIG_LOAD);
	int output_unchanged = clock_unchanged &&
		output_mode.hres == vmode->hres && output_mode.vres == vmode->vres &&
		output_mode.hstart == vmode->hstart && output_mode.hend == vmode->hend &&
		output_mode.hmax == vmode->hmax &&
		output_mode.vstart == vmode->vstart && output_mode.vend == vmode->vend &&
		output_mode.vmax == vmode->vmax &&
		output_mode.polarity == vmode->polarity &&
		output_mode.phz == vmode->phz && output_mode.vhz == vmode->vhz &&
		output_mode.hdmi == vmode->hdmi;
	uint32_t content_hres = (uint32_t)vmode->hres;
	uint32_t content_vres = (uint32_t)vmode->vres;
	uint32_t dimensions_control = ((uint32_t)vmode->vres << 16) |
	                              (uint32_t)vmode->hres;
	struct video_videocap_geometry geometry;

	if (video_videocap_output_profile_centered((uint32_t)output_profile)) {
		geometry = video_videocap_output_geometry((uint32_t)output_profile);
		content_hres = geometry.content_width;
		content_vres = geometry.content_height;
		dimensions_control |= MNTVF_DIMENSIONS_VIEWPORT_CONTAINER_FLAG;
	}
	/* Source-locked output is valid only for the matched centered profile
	 * and only after the full mode sequence below. Drop it BEFORE any
	 * timing/viewport reprogramming (this path also covers every RTG
	 * switch and the native reselect) so the sync controller never tracks
	 * a half-programmed mode. */
	video_formatter_write(0, MNTVF_OP_SOURCE_SYNC);

	// Reset input state machine before reconfiguring to prevent stale line fetches.
	video_formatter_valign();

	// Program new timing parameters while pixel clock is still at the old
	// frequency.  The VGA counters in video_formatter.v must hold the new
	// geometry before dvi_clk changes, otherwise a mid-line counter wrap
	// causes a visible horizontal split (the "split picture" NTSC bug).
	video_formatter_write((vmode->vmax << 16) | vmode->hmax, MNTVF_OP_MAX);
	video_formatter_write(dimensions_control, MNTVF_OP_DIMENSIONS);
	if (video_videocap_output_profile_centered((uint32_t)output_profile)) {
		video_formatter_write((geometry.viewport_y << 16) |
		                      geometry.viewport_x,
		                      MNTVF_OP_VIEWPORT_POS);
		video_formatter_write((geometry.content_height << 16) |
		                      geometry.content_width,
		                      MNTVF_OP_VIEWPORT_SIZE_COMMIT);
	}
	video_formatter_write((vmode->hstart << 16) | vmode->hend, MNTVF_OP_HS);
	video_formatter_write((vmode->vstart << 16) | vmode->vend, MNTVF_OP_VS);
	video_formatter_write(vmode->polarity, MNTVF_OP_POLARITY);
	video_formatter_write(video_formatter_scale_control((uint32_t)scalemode),
	                      MNTVF_OP_SCALE);
	video_formatter_write(colormode, MNTVF_OP_COLORMODE);
	/* Layout/color changes must not interrupt an unchanged output signal:
	 * a TMDS power-down forces receiver reacquisition even at the same
	 * resolution. Real timing changes retain the established retrain path. */
	if (!output_unchanged)
		hdmi_ctrl_prepare_mode(vmode);

	/* Different timings can share a PLL (e.g. 1080p50/60). Keep it running
	 * when already locked; otherwise the new geometry is in place before
	 * reloading it, as required by the formatter's counter pipeline.
	 * Preset callers keep the historical fail-open timeout; a transactional
	 * custom commit replays the previous output instead, so a lock failure
	 * can never half-apply a mode. */
	int clock_failed = 0;
	if (!clock_unchanged)
		clock_failed = (pixelclock_program(vmode) != 0);
	if (clock_failed && transactional) {
		if (output_mode_valid) {
			/* Restore geometry before changing dvi_clk, just as on
			 * the forward path. VDMA still scans the old geometry:
			 * it is programmed only after the clock succeeds. */
			video_formatter_write(
				(output_mode.vmax << 16) | output_mode.hmax,
				MNTVF_OP_MAX);
			video_formatter_write(output_dimensions_control,
				MNTVF_OP_DIMENSIONS);
			/* Replay an explicit viewport only when the previous
			 * mode installed one. Ordinary RTG leaves the formatter
			 * on the implicit full-canvas rectangle; writing the
			 * last native rectangle (or the zero boot value) clips
			 * that picture. */
			if (prev_viewport_explicit) {
				video_formatter_write(prev_viewport_pos,
					MNTVF_OP_VIEWPORT_POS);
				video_formatter_write(prev_viewport_size,
					MNTVF_OP_VIEWPORT_SIZE_COMMIT);
			}
			video_formatter_write(
				(output_mode.hstart << 16) | output_mode.hend,
				MNTVF_OP_HS);
			video_formatter_write(
				(output_mode.vstart << 16) | output_mode.vend,
				MNTVF_OP_VS);
			video_formatter_write(output_mode.polarity,
				MNTVF_OP_POLARITY);
			video_formatter_write(prev_scale_control, MNTVF_OP_SCALE);
			video_formatter_write(output_colormode,
				MNTVF_OP_COLORMODE);
			pixelclock_program(&output_mode);
			video_formatter_write(prev_source_sync,
				MNTVF_OP_SOURCE_SYNC);
			video_formatter_valign();
			hdmi_ctrl_prepare_mode(&output_mode);
			video_set_dpms(prev_dpms);
			hdmi_ctrl_enable_output();
		}
		/* The forward DIMENSIONS write clears the explicit flag.
		 * Put back the value this call observed, whether or not a
		 * previous output existed to replay. */
		output_viewport_explicit = prev_viewport_explicit;
		/* Undo the state this call staged before touching hardware. */
		vs.video_mode = prev_mode;
		vs.scalemode = prev_scalemode;
		vs.colormode = prev_colormode;
		vs.interlace_old = prev_interlace_old;
		stride_div = prev_stride_div;
		return -1;
	}

	if (!skip_vdma) {
		init_vdma(content_hres, content_vres / (uint32_t)vdiv, hdiv,
				(u32)vs.framebuffer + vs.framebuffer_pan_offset);
	}
	video_geom_diag.line_bytes =
		(uint16_t)video_vdma_line_bytes(content_hres, (uint32_t)hdiv);
	video_geom_diag.stride = (uint16_t)video_vdma_stride_bytes(
		content_hres, (uint32_t)hdiv, vs.framebuffer_pan_width,
		stride_div);
	video_geom_diag.pan_width = (uint16_t)vs.framebuffer_pan_width;
	video_geom_diag.mode = (uint16_t)mode;
	video_geom_diag.colormode = (uint16_t)colormode;
	video_geom_diag.scalemode = (uint16_t)scalemode;
	video_geom_diag.hsize = (uint16_t)content_hres;
	video_geom_diag.hdiv = (uint16_t)hdiv;
	video_geom_diag.stride_div = (uint16_t)stride_div;
	video_geom_diag.valid = 1;

	// Re-sync input state machine with the now-stable output timing.
	video_formatter_valign();

	/* A mode change is also the fail-safe wake path: never leave a display
	 * stranded with one or both syncs suppressed after reprogramming timing. */
	video_set_dpms(ZZ_DPMS_ON);
	if (!output_unchanged)
		hdmi_ctrl_enable_output();

	output_mode = *vmode;
	output_dimensions_control = dimensions_control;
	if (dimensions_control & MNTVF_DIMENSIONS_VIEWPORT_CONTAINER_FLAG) {
		output_viewport_pos = (geometry.viewport_y << 16) |
		                      geometry.viewport_x;
		output_viewport_size = (geometry.content_height << 16) |
		                       geometry.content_width;
	}
	output_colormode = colormode;
	output_mode_valid = 1;

	vs.vmode_hsize = content_hres;
	vs.vmode_vsize = content_vres;
	vs.vmode_vdma_rows = content_vres / (uint32_t)vdiv;
	vs.vmode_hdiv = hdiv;
	return 0;
}

void video_mode_init(int mode, int scalemode, int colormode) {
	/* REG_ZZ_MODE forwards an untrusted 8-bit index: reject anything
	 * outside the preset table before it is dereferenced. */
	if (mode < 0 || mode >= ZZVMODE_NUM) {
		printf("video_mode_init: invalid mode %d\n", mode);
		return;
	}
	videocap_detection_reset();
	video_mode_init_internal(mode, scalemode, colormode, 0,
		ZZ_VIDEOCAP_OUTPUT_FULL_60, 0);
}

/* Staged custom-modeline transaction over the CVMODE registers
 * (zz_custom_mode.h contract). SELECT with the custom slot begins a fresh
 * transaction and resets the status to IDLE; PARAM/VALUE stage one
 * 16-bit word at a time into a shadow copy. Nothing touches the live
 * ZZVMODE_CUSTOM slot or the output until a fully staged, valid modeline
 * is committed with an explicit color and no scale. Unknown params or a
 * select of anything but the custom slot poison the transaction until
 * the next SELECT. */
static struct {
	struct zz_custom_mode staged;
	uint32_t fields;
	uint16_t param;
	uint8_t active;
	uint8_t poisoned;
	uint16_t status;
} custom_txn;

void video_custom_select(uint16_t slot)
{
	if (slot == ZZ_CUSTOM_MODE_SLOT) {
		memset(&custom_txn.staged, 0, sizeof(custom_txn.staged));
		custom_txn.fields = 0;
		custom_txn.param = ZZ_CUSTOM_HRES;
		custom_txn.active = 1;
		custom_txn.poisoned = 0;
		custom_txn.status = ZZ_CUSTOM_STATUS_IDLE;
	} else {
		custom_txn.poisoned = 1;
	}
}

void video_custom_set_param(uint16_t param)
{
	if (!custom_txn.active || custom_txn.poisoned)
		return;
	if (param > ZZ_CUSTOM_DIV2 ||
	    !(ZZ_CUSTOM_REQUIRED_FIELDS & (1U << param))) {
		custom_txn.poisoned = 1;
		return;
	}
	custom_txn.param = param;
}

static uint16_t *custom_txn_field(uint16_t param)
{
	switch (param) {
	case ZZ_CUSTOM_HRES:     return &custom_txn.staged.width;
	case ZZ_CUSTOM_VRES:     return &custom_txn.staged.height;
	case ZZ_CUSTOM_HSTART:   return &custom_txn.staged.hsync_start;
	case ZZ_CUSTOM_HEND:     return &custom_txn.staged.hsync_end;
	case ZZ_CUSTOM_HTOTAL:   return &custom_txn.staged.htotal;
	case ZZ_CUSTOM_VSTART:   return &custom_txn.staged.vsync_start;
	case ZZ_CUSTOM_VEND:     return &custom_txn.staged.vsync_end;
	case ZZ_CUSTOM_VTOTAL:   return &custom_txn.staged.vtotal;
	case ZZ_CUSTOM_POLARITY: return &custom_txn.staged.polarity;
	case ZZ_CUSTOM_MUL:      return &custom_txn.staged.mul;
	case ZZ_CUSTOM_DIV:      return &custom_txn.staged.div;
	case ZZ_CUSTOM_DIV2:     return &custom_txn.staged.div2;
	}
	return NULL;
}

void video_custom_set_value(uint16_t value)
{
	uint16_t *field;

	if (!custom_txn.active || custom_txn.poisoned)
		return;
	field = custom_txn_field(custom_txn.param);
	if (!field) {
		custom_txn.poisoned = 1;
		return;
	}
	*field = value;
	custom_txn.fields |= 1U << custom_txn.param;
}

uint16_t video_custom_commit(uint16_t commit_word)
{
	struct zz_custom_mode staged = custom_txn.staged;
	struct zz_video_mode previous_slot;
	uint32_t color = (uint32_t)commit_word >> 8;
	uint32_t pixelclock, frame_div, frame_hz;
	uint32_t video_irq_enabled;
	int applied;

	if (!custom_txn.active || custom_txn.poisoned ||
	    custom_txn.fields != ZZ_CUSTOM_REQUIRED_FIELDS ||
	    (commit_word & 0xffU) != ZZ_CUSTOM_MODE_SLOT ||
	    color >= MNTVA_COLOR_NUM) {
		custom_txn.status = ZZ_CUSTOM_STATUS_INVALID;
		printf("custom mode: rejected (active %d poisoned %d fields %04x word %04x)\n",
			(int)custom_txn.active, (int)custom_txn.poisoned,
			(unsigned)custom_txn.fields, (unsigned)commit_word);
		return custom_txn.status;
	}
	if (!zz_custom_mode_valid(&staged)) {
		custom_txn.status = ZZ_CUSTOM_STATUS_INVALID;
		return custom_txn.status;
	}

	/* Clock/refresh metadata is derived from the validated PLL tuple,
	 * never sent through a word: the display is told the achieved clock. */
	pixelclock = zz_custom_clock_hz(staged.mul, staged.div, staged.div2);
	frame_div = (uint32_t)staged.htotal * (uint32_t)staged.vtotal;
	frame_hz = (uint32_t)(((uint64_t)pixelclock + frame_div / 2U) /
		frame_div);

	video_irq_enabled = video_interrupt_pause();

	previous_slot = preset_video_modes[ZZVMODE_CUSTOM];
	preset_video_modes[ZZVMODE_CUSTOM].hres = staged.width;
	preset_video_modes[ZZVMODE_CUSTOM].vres = staged.height;
	preset_video_modes[ZZVMODE_CUSTOM].hstart = staged.hsync_start;
	preset_video_modes[ZZVMODE_CUSTOM].hend = staged.hsync_end;
	preset_video_modes[ZZVMODE_CUSTOM].hmax = staged.htotal;
	preset_video_modes[ZZVMODE_CUSTOM].vstart = staged.vsync_start;
	preset_video_modes[ZZVMODE_CUSTOM].vend = staged.vsync_end;
	preset_video_modes[ZZVMODE_CUSTOM].vmax = staged.vtotal;
	preset_video_modes[ZZVMODE_CUSTOM].polarity = staged.polarity;
	preset_video_modes[ZZVMODE_CUSTOM].mhz =
		(int)((pixelclock + 500000U) / 1000000U);
	preset_video_modes[ZZVMODE_CUSTOM].phz = (int)pixelclock;
	preset_video_modes[ZZVMODE_CUSTOM].vhz = (int)frame_hz;
	preset_video_modes[ZZVMODE_CUSTOM].hdmi = 0;
	preset_video_modes[ZZVMODE_CUSTOM].mul = staged.mul;
	preset_video_modes[ZZVMODE_CUSTOM].div = staged.div;
	preset_video_modes[ZZVMODE_CUSTOM].div2 = staged.div2;

	printf("custom mode: %ux%u color %u @ %u Hz (PLL %u/%u/%u)\n",
		(unsigned)staged.width, (unsigned)staged.height,
		(unsigned)color, (unsigned)frame_hz,
		(unsigned)staged.mul, (unsigned)staged.div,
		(unsigned)staged.div2);

	/* Explicit color, no inherited scale: unsupported scan flags were
	 * already rejected with the commit word instead of being stripped. */
	applied = video_mode_init_internal(ZZVMODE_CUSTOM, 0, (int)color, 0,
		ZZ_VIDEOCAP_OUTPUT_FULL_60, 1);
	if (applied != 0) {
		/* A mode that could not lock must not stay visible in the
		 * live slot either. */
		preset_video_modes[ZZVMODE_CUSTOM] = previous_slot;
		custom_txn.status = ZZ_CUSTOM_STATUS_CLOCK_FAILED;
	} else {
		videocap_detection_reset();
		custom_txn.status = ZZ_CUSTOM_STATUS_OK;
	}
	video_interrupt_restore(video_irq_enabled);
	return custom_txn.status;
}

uint16_t video_custom_status(void)
{
	return custom_txn.status;
}

void update_hw_sprite(uint8_t *data, int double_sprite, int hires_sprite)
{
	uint8_t cur_bit = 0x80;
	uint8_t cur_color = 0, out_pos = 0, iter_offset = 0;
	uint8_t cur_bytes[16] = {0};
	uint32_t *colors = vs.sprite_colors;
	uint16_t w = vs.sprite_width;
	uint16_t h = vs.sprite_height;
	if (h > 48) h = 48;
	uint8_t line_pitch = (w / 8) * 2;

	if (!double_sprite) {
		for (uint8_t y_line = 0; y_line < h; y_line++) {
			if (w <= 16) {
				cur_bytes[0] = data[(y_line * line_pitch) + 0];
				cur_bytes[1] = data[(y_line * line_pitch) + 2];
				cur_bytes[2] = data[(y_line * line_pitch) + 1];
				cur_bytes[3] = data[(y_line * line_pitch) + 3];
			}
			else {
				cur_bytes[0] = data[(y_line * line_pitch) + 0];
				cur_bytes[1] = data[(y_line * line_pitch) + 4];
				cur_bytes[2] = data[(y_line * line_pitch) + 1];
				cur_bytes[3] = data[(y_line * line_pitch) + 5];
				cur_bytes[4] = data[(y_line * line_pitch) + 2];
				cur_bytes[5] = data[(y_line * line_pitch) + 6];
				cur_bytes[6] = data[(y_line * line_pitch) + 3];
				cur_bytes[7] = data[(y_line * line_pitch) + 7];
			}

			while (out_pos < 8) {
				for (uint8_t i = 0; i < line_pitch; i += 2) {
					cur_color = (cur_bytes[i] & cur_bit) ? 1 : 0;
					if (cur_bytes[i + 1] & cur_bit) cur_color += 2;

					sprite_buf[(y_line * 32) + out_pos + iter_offset] = colors[cur_color] & 0x00ffffff;
					iter_offset += 8;
				}

				out_pos++;
				cur_bit >>= 1;
				iter_offset = 0;
			}
			cur_bit = 0x80;
			out_pos = 0;
		}
	}
	else {
		for (uint8_t y_line = 0; y_line < h / 2; y_line++) {
			if (!hires_sprite) {
				cur_bytes[0] = data[(y_line * line_pitch / 2) + 0];
				cur_bytes[1] = data[(y_line * line_pitch / 2) + 2];
				cur_bytes[2] = data[(y_line * line_pitch / 2) + 1];
				cur_bytes[3] = data[(y_line * line_pitch / 2) + 3];
			}
			else {
				cur_bytes[0] = data[(y_line * line_pitch) + 0];
				cur_bytes[1] = data[(y_line * line_pitch) + 4];
				cur_bytes[2] = data[(y_line * line_pitch) + 1];
				cur_bytes[3] = data[(y_line * line_pitch) + 5];
				cur_bytes[4] = data[(y_line * line_pitch) + 2];
				cur_bytes[5] = data[(y_line * line_pitch) + 6];
				cur_bytes[6] = data[(y_line * line_pitch) + 3];
				cur_bytes[7] = data[(y_line * line_pitch) + 7];
			}

			while (out_pos < 8) {
				for (uint8_t i = 0; i < line_pitch / 2; i += 2) {
					cur_color = (cur_bytes[i] & cur_bit) ? 1 : 0;
					if (cur_bytes[i + 1] & cur_bit) cur_color += 2;

					sprite_buf[((y_line * 2    ) * 32) + (out_pos * 2    ) + iter_offset * 2] = colors[cur_color] & 0x00ffffff;
					sprite_buf[((y_line * 2    ) * 32) + (out_pos * 2 + 1) + iter_offset * 2] = colors[cur_color] & 0x00ffffff;
					sprite_buf[((y_line * 2 + 1) * 32) + (out_pos * 2    ) + iter_offset * 2] = colors[cur_color] & 0x00ffffff;
					sprite_buf[((y_line * 2 + 1) * 32) + (out_pos * 2 + 1) + iter_offset * 2] = colors[cur_color] & 0x00ffffff;
					iter_offset += 8;
				}

				out_pos++;
				cur_bit >>= 1;
				iter_offset = 0;
			}
			cur_bit = 0x80;
			out_pos = 0;
		}
	}

	sprite_request_update_data = 1;
}

void update_hw_sprite_clut(uint8_t *data_, uint8_t *colors, uint16_t w, uint16_t h, uint8_t keycolor)
{
	uint8_t *data = data_;
	uint8_t color[4];

	for (int y = 0; y < h && y < 48; y++) {
		for (int x = 0; x < w && x < 32; x++) {
			if (data[x] == keycolor) {
				*((uint32_t *)color) = 0x00ff00ff;
			}
			else {
				color[0] = colors[(data[x] * 3)+2];
				color[1] = colors[(data[x] * 3)+1];
				color[2] = colors[(data[x] * 3)];
				color[3] = 0x00;
				if (*((uint32_t *)color) == 0x00FF00FF)
					*((uint32_t *)color) = 0x00FE00FE;
			}
			sprite_buf[(y * 32) + x] = *((uint32_t *)color);
		}
		data += w;
	}

	sprite_request_update_data = 1;
}

void clear_hw_sprite()
{
	for (uint16_t i = 0; i < 32 * 48; i++) {
		sprite_buf[i] = 0x00ff00ff;
	}
	//sprite_request_update_data = 1;
}

void _clip_hw_sprite(int16_t offset_x, int16_t offset_y)
{
	uint16_t xo = 0, yo = 0;
	if (offset_x < 0)
		xo = -offset_x;
	if (offset_y < 0)
		yo = -offset_y;

	for (int y = 0; y < 48; y++) {
		//printf("CLIP %02d: ",y);
		for (int x = 0; x < 32; x++) {
			video_formatter_write((y * 32) + x, 14);
			if (x < 32 - xo && y < 48 - yo) {
				//printf("%06lx", sprite_buf[((y + yo) * 32) + (x + xo)] & 0x00ffffff);
				video_formatter_write(sprite_buf[((y + yo) * 32) + (x + xo)] & 0x00ffffff, 15);
			} else {
				//printf("%06lx", 0x00ff00ff);
				video_formatter_write(0x00ff00ff, 15);
			}
		}
		//printf("\n");
	}
}

void _update_hw_sprite_pos(int16_t x, int16_t y) {
	vs.sprite_x = x - vs.sprite_x_offset + 1;
	// horizontally doubled mode
	if (vs.scalemode & 1)
		vs.sprite_x_adj = (vs.sprite_x * 2) + 1;
	else
		vs.sprite_x_adj = vs.sprite_x + 2;

	vs.sprite_y = y - vs.sprite_y_offset + 1;

	vs.sprite_y_adj = vs.sprite_y *
	                  (int)video_vertical_scale_factor(vs.scalemode);

	if (vs.sprite_x < 0 || vs.sprite_y < 0) {
		if (sprite_clip_x != vs.sprite_x || sprite_clip_y != vs.sprite_y) {
			_clip_hw_sprite((vs.sprite_x < 0) ? vs.sprite_x : 0, (vs.sprite_y < 0) ? vs.sprite_y : 0);
		}
		sprite_clipped = 1;
		if (vs.sprite_x < 0) {
			vs.sprite_x_adj = 0;
			sprite_clip_x = vs.sprite_x;
		}
		if (vs.sprite_y < 0) {
			vs.sprite_y_adj = 0;
			sprite_clip_y = vs.sprite_y;
		}
	}
	else if (sprite_clipped && vs.sprite_x >= 0 && vs.sprite_y >= 0) {
		_clip_hw_sprite(0, 0);
		sprite_clipped = 0;
	}
}

void update_hw_sprite_pos() {
	sprite_request_pos_x = vs.sprite_x_base;
	sprite_request_pos_y = vs.sprite_y_base;
	sprite_request_update_pos = 1;
}

void hw_sprite_show(int show) {
	if (show) {
		sprite_request_show = 1;
	} else {
		sprite_request_hide = 1;
	}
}

struct zz_video_mode* get_custom_video_mode_ptr(int custom_video_mode) {
	return &preset_video_modes[custom_video_mode];
}
