#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Fri Mar  6 13:02:05 2020
# Process ID: 1628
# Current directory: J:/ECEN 323 Labs/project_8/project_8.runs/synth_1
# Command line: vivado.exe -log riscv_basic_pipeline.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_basic_pipeline.tcl
# Log file: J:/ECEN 323 Labs/project_8/project_8.runs/synth_1/riscv_basic_pipeline.vds
# Journal file: J:/ECEN 323 Labs/project_8/project_8.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source riscv_basic_pipeline.tcl -notrace
Command: synth_design -top riscv_basic_pipeline -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7588 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 565.023 ; gain = 185.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_basic_pipeline' [J:/ECEN 323 Labs/project_8/project_8.srcs/sources_1/new/riscv_basic_pipeline.sv:14]
	Parameter INITIAL_PC bound to: 4194304 - type: integer 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0110 
	Parameter SLT bound to: 4'b0111 
	Parameter XOR bound to: 4'b1100 
	Parameter SOpCode bound to: 7'b0100011 
INFO: [Synth 8-4471] merging register 'ex_MemtoReg_reg' into 'ex_MemRead_reg' [J:/ECEN 323 Labs/project_8/project_8.srcs/sources_1/new/riscv_basic_pipeline.sv:219]
INFO: [Synth 8-4471] merging register 'mem_MemtoReg_reg' into 'mem_MemRead_reg' [J:/ECEN 323 Labs/project_8/project_8.srcs/sources_1/new/riscv_basic_pipeline.sv:285]
WARNING: [Synth 8-6014] Unused sequential element ex_MemtoReg_reg was removed.  [J:/ECEN 323 Labs/project_8/project_8.srcs/sources_1/new/riscv_basic_pipeline.sv:219]
WARNING: [Synth 8-6014] Unused sequential element mem_MemtoReg_reg was removed.  [J:/ECEN 323 Labs/project_8/project_8.srcs/sources_1/new/riscv_basic_pipeline.sv:285]
INFO: [Synth 8-6155] done synthesizing module 'riscv_basic_pipeline' (1#1) [J:/ECEN 323 Labs/project_8/project_8.srcs/sources_1/new/riscv_basic_pipeline.sv:14]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 628.023 ; gain = 248.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 628.023 ; gain = 248.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 628.023 ; gain = 248.715
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 641.168 ; gain = 261.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module riscv_basic_pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'ex_rd_reg[3]' (FDR) to 'ex_branch_offset_reg[3]'
INFO: [Synth 8-3886] merging instance 'ex_rd_reg[4]' (FDR) to 'ex_branch_offset_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_rd_reg[0]' (FDR) to 'ex_branch_offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'ex_rd_reg[1]' (FDR) to 'ex_branch_offset_reg[1]'
INFO: [Synth 8-3886] merging instance 'ex_rd_reg[2]' (FDR) to 'ex_branch_offset_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ex_branch_offset_reg[0] )
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[5]' (FDR) to 'ex_imm_reg[5]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[6]' (FDR) to 'ex_imm_reg[6]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[7]' (FDR) to 'ex_imm_reg[7]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[8]' (FDR) to 'ex_imm_reg[8]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[9]' (FDR) to 'ex_imm_reg[9]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[10]' (FDR) to 'ex_imm_reg[10]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[12]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[13]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[14]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[15]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[16]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[17]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[18]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[19]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[20]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[21]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[22]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[23]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[24]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[25]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[26]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[27]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[28]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[29]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[30]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_branch_offset_reg[31]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[11]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[12]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[13]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[14]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[15]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[16]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[17]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[18]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[19]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[20]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[21]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[22]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[23]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[24]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[25]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[26]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[27]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[28]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[29]' (FDR) to 'ex_imm_reg[31]'
INFO: [Synth 8-3886] merging instance 'ex_imm_reg[30]' (FDR) to 'ex_imm_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 802.387 ; gain = 423.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------+------------+-----------+----------------------+---------------+
|Module Name          | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+---------------------+------------+-----------+----------------------+---------------+
|riscv_basic_pipeline | RF_reg     | Implied   | 32 x 32              | RAM32M x 12   | 
+---------------------+------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 802.387 ; gain = 423.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+---------------------+------------+-----------+----------------------+---------------+
|Module Name          | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+---------------------+------------+-----------+----------------------+---------------+
|riscv_basic_pipeline | RF_reg     | Implied   | 32 x 32              | RAM32M x 12   | 
+---------------------+------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 802.387 ; gain = 423.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 802.387 ; gain = 423.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 802.387 ; gain = 423.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 802.387 ; gain = 423.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 802.387 ; gain = 423.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 802.387 ; gain = 423.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 802.387 ; gain = 423.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT2   |    35|
|4     |LUT3   |    71|
|5     |LUT4   |   206|
|6     |LUT5   |    87|
|7     |LUT6   |    70|
|8     |RAM32M |    12|
|9     |FDRE   |   326|
|10    |FDSE   |     1|
|11    |IBUF   |    66|
|12    |OBUF   |   162|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1073|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 802.387 ; gain = 423.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 802.387 ; gain = 423.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 802.387 ; gain = 423.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'riscv_basic_pipeline' is not ideal for floorplanning, since the cellview 'riscv_basic_pipeline' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 904.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 904.477 ; gain = 549.004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 904.477 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'J:/ECEN 323 Labs/project_8/project_8.runs/synth_1/riscv_basic_pipeline.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_basic_pipeline_utilization_synth.rpt -pb riscv_basic_pipeline_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  6 13:02:56 2020...
