$date
	Mon Apr 22 23:48:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DataMemory_tb $end
$var wire 32 ! read_data [31:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 32 # address [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % read_enable $end
$var reg 32 & write_data [31:0] $end
$var reg 1 ' write_enable $end
$scope module data_memory $end
$var wire 32 ( address [31:0] $end
$var wire 1 $ clk $end
$var wire 1 % read_enable $end
$var wire 32 ) write_data [31:0] $end
$var wire 1 ' write_enable $end
$var reg 32 * read_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx *
b0 )
b0 (
0'
b0 &
0%
0$
b0 #
bx !
$end
#5000
1$
#10000
0$
1'
b10101011110011011110111100000001 &
b10101011110011011110111100000001 )
#15000
1$
#20000
0$
1%
#25000
b10101011110011011110111100000001 !
b10101011110011011110111100000001 *
1$
#30000
0$
#35000
1$
#40000
0$
