/**
 *
 * @file DMA_RegisterDefines_CHMAP.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 28 jul. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 28 jul. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_CHMAP_H_
#define XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_CHMAP_H_

#include <xDriver_MCU/Common/xHeader/MCU_Variables.h>

/**************************************************************************************
************************************* 23 CHMAP0 *************************************
****************************************************************************************/

/*--------*/
#define DMA_CHMAP0_R_CH0SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP0_R_CH0SEL_BIT    ((uint32_t) 0UL)
#define DMA_CHMAP0_R_CH0SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_R_CH0SEL_UART2_RX    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP0_R_CH0SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP0_R_CH0SEL_GPTM4A    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP0_R_CH0SEL_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP0_R_CH0SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP0_R_CH0SEL_I2C0_RX    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP0_R_CH0SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP0_R_CH0SEL_RESERVED8    ((uint32_t) 0x00000008UL)

#define DMA_CHMAP0_CH0SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP0_CH0SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_CH0SEL_UART2_RX    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP0_CH0SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP0_CH0SEL_GPTM4A    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP0_CH0SEL_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP0_CH0SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP0_CH0SEL_I2C0_RX    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP0_CH0SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP0_CH0SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP0_R_CH1SEL_MASK    ((uint32_t) 0x000000F0UL)
#define DMA_CHMAP0_R_CH1SEL_BIT    ((uint32_t) 4UL)
#define DMA_CHMAP0_R_CH1SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_R_CH1SEL_UART2_TX    ((uint32_t) 0x00000010UL)
#define DMA_CHMAP0_R_CH1SEL_RESERVED2    ((uint32_t) 0x00000020UL)
#define DMA_CHMAP0_R_CH1SEL_GPTM4B    ((uint32_t) 0x00000030UL)
#define DMA_CHMAP0_R_CH1SEL_RESERVED4    ((uint32_t) 0x00000040UL)
#define DMA_CHMAP0_R_CH1SEL_RESERVED5    ((uint32_t) 0x00000050UL)
#define DMA_CHMAP0_R_CH1SEL_I2C0_TX    ((uint32_t) 0x00000060UL)
#define DMA_CHMAP0_R_CH1SEL_RESERVED7    ((uint32_t) 0x00000070UL)
#define DMA_CHMAP0_R_CH1SEL_RESERVED8    ((uint32_t) 0x00000080UL)

#define DMA_CHMAP0_CH1SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP0_CH1SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_CH1SEL_UART2_TX    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP0_CH1SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP0_CH1SEL_GPTM4B    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP0_CH1SEL_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP0_CH1SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP0_CH1SEL_I2C0_TX    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP0_CH1SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP0_CH1SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP0_R_CH2SEL_MASK    ((uint32_t) 0x00000F00UL)
#define DMA_CHMAP0_R_CH2SEL_BIT    ((uint32_t) 8UL)
#define DMA_CHMAP0_R_CH2SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_R_CH2SEL_GPTM3A    ((uint32_t) 0x0000010UL)
#define DMA_CHMAP0_R_CH2SEL_RESERVED2    ((uint32_t) 0x0000020UL)
#define DMA_CHMAP0_R_CH2SEL_RESERVED3    ((uint32_t) 0x00000300UL)
#define DMA_CHMAP0_R_CH2SEL_RESERVED4    ((uint32_t) 0x00000400UL)
#define DMA_CHMAP0_R_CH2SEL_RESERVED5    ((uint32_t) 0x00000500UL)
#define DMA_CHMAP0_R_CH2SEL_I2C1_RX    ((uint32_t) 0x00000600UL)
#define DMA_CHMAP0_R_CH2SEL_RESERVED7    ((uint32_t) 0x00000700UL)
#define DMA_CHMAP0_R_CH2SEL_RESERVED8    ((uint32_t) 0x00000800UL)

#define DMA_CHMAP0_CH2SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP0_CH2SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_CH2SEL_GPTM3A    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP0_CH2SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP0_CH2SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP0_CH2SEL_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP0_CH2SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP0_CH2SEL_I2C1_RX    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP0_CH2SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP0_CH2SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP0_R_CH3SEL_MASK    ((uint32_t) 0x0000F000UL)
#define DMA_CHMAP0_R_CH3SEL_BIT    ((uint32_t) 12UL)
#define DMA_CHMAP0_R_CH3SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_R_CH3SEL_GPTM3B    ((uint32_t) 0x00001000UL)
#define DMA_CHMAP0_R_CH3SEL_RESERVED2    ((uint32_t) 0x00002000UL)
#define DMA_CHMAP0_R_CH3SEL_RESERVED3    ((uint32_t) 0x00003000UL)
#define DMA_CHMAP0_R_CH3SEL_RESERVED4    ((uint32_t) 0x00004000UL)
#define DMA_CHMAP0_R_CH3SEL_RESERVED5    ((uint32_t) 0x00005000UL)
#define DMA_CHMAP0_R_CH3SEL_I2C1_TX    ((uint32_t) 0x00006000UL)
#define DMA_CHMAP0_R_CH3SEL_RESERVED7    ((uint32_t) 0x00007000UL)
#define DMA_CHMAP0_R_CH3SEL_RESERVED8    ((uint32_t) 0x00008000UL)

#define DMA_CHMAP0_CH3SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP0_CH3SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_CH3SEL_GPTM3B    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP0_CH3SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP0_CH3SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP0_CH3SEL_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP0_CH3SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP0_CH3SEL_I2C1_TX    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP0_CH3SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP0_CH3SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP0_R_CH4SEL_MASK    ((uint32_t) 0x000F0000UL)
#define DMA_CHMAP0_R_CH4SEL_BIT    ((uint32_t) 16UL)
#define DMA_CHMAP0_R_CH4SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_R_CH4SEL_GPTM2A    ((uint32_t) 0x00010000UL)
#define DMA_CHMAP0_R_CH4SEL_RESERVED2    ((uint32_t) 0x00020000UL)
#define DMA_CHMAP0_R_CH4SEL_GPIOA    ((uint32_t) 0x00030000UL)
#define DMA_CHMAP0_R_CH4SEL_RESERVED4    ((uint32_t) 0x00040000UL)
#define DMA_CHMAP0_R_CH4SEL_SHA_MD5_0_CIN    ((uint32_t) 0x00050000UL)
#define DMA_CHMAP0_R_CH4SEL_I2C2_RX    ((uint32_t) 0x00060000UL)
#define DMA_CHMAP0_R_CH4SEL_RESERVED7    ((uint32_t) 0x00070000UL)
#define DMA_CHMAP0_R_CH4SEL_RESERVED8    ((uint32_t) 0x00080000UL)

#define DMA_CHMAP0_CH4SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP0_CH4SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_CH4SEL_GPTM2A    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP0_CH4SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP0_CH4SEL_GPIOA    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP0_CH4SEL_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP0_CH4SEL_SHA_MD5_0_CIN    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP0_CH4SEL_I2C2_RX    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP0_CH4SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP0_CH4SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP0_R_CH5SEL_MASK    ((uint32_t) 0x00F00000UL)
#define DMA_CHMAP0_R_CH5SEL_BIT    ((uint32_t) 20UL)
#define DMA_CHMAP0_R_CH5SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_R_CH5SEL_GPTM2B    ((uint32_t) 0x00100000UL)
#define DMA_CHMAP0_R_CH5SEL_RESERVED2    ((uint32_t) 0x00200000UL)
#define DMA_CHMAP0_R_CH5SEL_GPIOB    ((uint32_t) 0x00300000UL)
#define DMA_CHMAP0_R_CH5SEL_RESERVED4    ((uint32_t) 0x00400000UL)
#define DMA_CHMAP0_R_CH5SEL_SHA_MD5_0_DIN    ((uint32_t) 0x00500000UL)
#define DMA_CHMAP0_R_CH5SEL_I2C2_TX    ((uint32_t) 0x00600000UL)
#define DMA_CHMAP0_R_CH5SEL_RESERVED7    ((uint32_t) 0x00700000UL)
#define DMA_CHMAP0_R_CH5SEL_RESERVED8    ((uint32_t) 0x00800000UL

#define DMA_CHMAP0_CH5SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP0_CH5SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_CH5SEL_GPTM2B    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP0_CH5SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP0_CH5SEL_GPIOB    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP0_CH5SEL_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP0_CH5SEL_SHA_MD5_0_DIN    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP0_CH5SEL_I2C2_TX    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP0_CH5SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP0_CH5SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP0_R_CH6SEL_MASK    ((uint32_t) 0x0F000000UL)
#define DMA_CHMAP0_R_CH6SEL_BIT    ((uint32_t) 24UL)
#define DMA_CHMAP0_R_CH6SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_R_CH6SEL_GPTM2A    ((uint32_t) 0x01000000UL)
#define DMA_CHMAP0_R_CH6SEL_UART5_RX    ((uint32_t) 0x02000000UL)
#define DMA_CHMAP0_R_CH6SEL_GPIOC    ((uint32_t) 0x03000000UL)
#define DMA_CHMAP0_R_CH6SEL_I2C0_RX    ((uint32_t) 0x04000000UL)
#define DMA_CHMAP0_R_CH6SEL_SHA_MD5_0_COUT    ((uint32_t) 0x05000000UL)
#define DMA_CHMAP0_R_CH6SEL_RESERVED6    ((uint32_t) 0x06000000UL)
#define DMA_CHMAP0_R_CH6SEL_RESERVED7    ((uint32_t) 0x07000000UL)
#define DMA_CHMAP0_R_CH6SEL_RESERVED8    ((uint32_t) 0x08000000UL)

#define DMA_CHMAP0_CH6SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP0_CH6SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_CH6SEL_GPTM2A    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP0_CH6SEL_UART5_RX    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP0_CH6SEL_GPIOC    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP0_CH6SEL_I2C0_RX    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP0_CH6SEL_SHA_MD5_0_COUT    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP0_CH6SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP0_CH6SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP0_CH6SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP0_R_CH7SEL_MASK    ((uint32_t) 0xF0000000UL)
#define DMA_CHMAP0_R_CH7SEL_BIT    ((uint32_t) 28UL)
#define DMA_CHMAP0_R_CH7SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_R_CH7SEL_GPTM2B    ((uint32_t) 0x10000000UL)
#define DMA_CHMAP0_R_CH7SEL_UART5_TX    ((uint32_t) 0x20000000UL)
#define DMA_CHMAP0_R_CH7SEL_GPIOD    ((uint32_t) 0x30000000UL)
#define DMA_CHMAP0_R_CH7SEL_I2C0_TX    ((uint32_t) 0x40000000UL)
#define DMA_CHMAP0_R_CH7SEL_RESERVED5    ((uint32_t) 0x50000000UL)
#define DMA_CHMAP0_R_CH7SEL_RESERVED6    ((uint32_t) 0x60000000UL)
#define DMA_CHMAP0_R_CH7SEL_RESERVED7    ((uint32_t) 0x70000000UL)
#define DMA_CHMAP0_R_CH7SEL_RESERVED8    ((uint32_t) 0x80000000UL)

#define DMA_CHMAP0_CH7SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP0_CH7SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP0_CH7SEL_GPTM2B    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP0_CH7SEL_UART5_TX    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP0_CH7SEL_GPIOD    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP0_CH7SEL_I2C0_TX    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP0_CH7SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP0_CH7SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP0_CH7SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP0_CH7SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/**************************************************************************************
************************************* 24 CHMAP1 *************************************
****************************************************************************************/

/*--------*/
#define DMA_CHMAP1_R_CH8SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP1_R_CH8SEL_BIT    ((uint32_t) 0UL)
#define DMA_CHMAP1_R_CH8SEL_UART0_RX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_R_CH8SEL_UART1_RX    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP1_R_CH8SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP1_R_CH8SEL_GPTM5A    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP1_R_CH8SEL_I2C1_RX    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP1_R_CH8SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP1_R_CH8SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP1_R_CH8SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP1_R_CH8SEL_RESERVED8    ((uint32_t) 0x00000008UL)

#define DMA_CHMAP1_CH8SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP1_CH8SEL_UART0_RX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_CH8SEL_UART1_RX    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP1_CH8SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP1_CH8SEL_GPTM5A    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP1_CH8SEL_I2C1_RX    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP1_CH8SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP1_CH8SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP1_CH8SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP1_CH8SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP1_R_CH9SEL_MASK    ((uint32_t) 0x000000F0UL)
#define DMA_CHMAP1_R_CH9SEL_BIT    ((uint32_t) 4UL)
#define DMA_CHMAP1_R_CH9SEL_UART0_TX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_R_CH9SEL_UART1_TX    ((uint32_t) 0x00000010UL)
#define DMA_CHMAP1_R_CH9SEL_RESERVED2    ((uint32_t) 0x00000020UL)
#define DMA_CHMAP1_R_CH9SEL_GPTM5B   ((uint32_t) 0x00000030UL)
#define DMA_CHMAP1_R_CH9SEL_I2C1_TX    ((uint32_t) 0x00000040UL)
#define DMA_CHMAP1_R_CH9SEL_RESERVED5    ((uint32_t) 0x00000050UL)
#define DMA_CHMAP1_R_CH9SEL_RESERVED6    ((uint32_t) 0x00000060UL)
#define DMA_CHMAP1_R_CH9SEL_RESERVED7    ((uint32_t) 0x00000070UL)
#define DMA_CHMAP1_R_CH9SEL_RESERVED8    ((uint32_t) 0x00000080UL)

#define DMA_CHMAP1_CH9SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP1_CH9SEL_UART0_TX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_CH9SEL_UART1_TX    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP1_CH9SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP1_CH9SEL_GPTM5B    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP1_CH9SEL_I2C1_TX    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP1_CH9SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP1_CH9SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP1_CH9SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP1_CH9SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP1_R_CH10SEL_MASK    ((uint32_t) 0x00000F00UL)
#define DMA_CHMAP1_R_CH10SEL_BIT    ((uint32_t) 8UL)
#define DMA_CHMAP1_R_CH10SEL_SSI0_RX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_R_CH10SEL_SSI1_RX    ((uint32_t) 0x0000010UL)
#define DMA_CHMAP1_R_CH10SEL_UART6_RX    ((uint32_t) 0x0000020UL)
#define DMA_CHMAP1_R_CH10SEL_RESERVED3    ((uint32_t) 0x00000300UL)
#define DMA_CHMAP1_R_CH10SEL_I2C2_RX    ((uint32_t) 0x00000400UL)
#define DMA_CHMAP1_R_CH10SEL_RESERVED5    ((uint32_t) 0x00000500UL)
#define DMA_CHMAP1_R_CH10SEL_RESERVED6    ((uint32_t) 0x00000600UL)
#define DMA_CHMAP1_R_CH10SEL_GPTM6A    ((uint32_t) 0x00000700UL)
#define DMA_CHMAP1_R_CH10SEL_RESERVED8    ((uint32_t) 0x00000800UL)

#define DMA_CHMAP1_CH10SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP1_CH10SEL_SSI0_RX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_CH10SEL_SSI1_RX    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP1_CH10SEL_UART6_RX    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP1_CH10SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP1_CH10SEL_I2C2_RX    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP1_CH10SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP1_CH10SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP1_CH10SEL_GPTM6A    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP1_CH10SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP1_R_CH11SEL_MASK    ((uint32_t) 0x0000F000UL)
#define DMA_CHMAP1_R_CH11SEL_BIT    ((uint32_t) 12UL)
#define DMA_CHMAP1_R_CH11SEL_SSI0_TX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_R_CH11SEL_SSI1_TX    ((uint32_t) 0x00001000UL)
#define DMA_CHMAP1_R_CH11SEL_UART6_TX    ((uint32_t) 0x00002000UL)
#define DMA_CHMAP1_R_CH11SEL_RESERVED3    ((uint32_t) 0x00003000UL)
#define DMA_CHMAP1_R_CH11SEL_I2C2_TX    ((uint32_t) 0x00004000UL)
#define DMA_CHMAP1_R_CH11SEL_RESERVED5    ((uint32_t) 0x00005000UL)
#define DMA_CHMAP1_R_CH11SEL_RESERVED6    ((uint32_t) 0x00006000UL)
#define DMA_CHMAP1_R_CH11SEL_GPTM6B    ((uint32_t) 0x00007000UL)
#define DMA_CHMAP1_R_CH11SEL_RESERVED8    ((uint32_t) 0x00008000UL)

#define DMA_CHMAP1_CH11SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP1_CH11SEL_SSI0_TX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_CH11SEL_SSI1_TX    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP1_CH11SEL_UART6_TX    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP1_CH11SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP1_CH11SEL_I2C2_TX    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP1_CH11SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP1_CH11SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP1_CH11SEL_GPTM6B    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP1_CH11SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP1_R_CH12SEL_MASK    ((uint32_t) 0x000F0000UL)
#define DMA_CHMAP1_R_CH12SEL_BIT    ((uint32_t) 16UL)
#define DMA_CHMAP1_R_CH12SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_R_CH12SEL_UART2_RX    ((uint32_t) 0x00010000UL)
#define DMA_CHMAP1_R_CH12SEL_SSI2_RX    ((uint32_t) 0x00020000UL)
#define DMA_CHMAP1_R_CH12SEL_RESERVED3    ((uint32_t) 0x00030000UL)
#define DMA_CHMAP1_R_CH12SEL_GPIOK    ((uint32_t) 0x00040000UL)
#define DMA_CHMAP1_R_CH12SEL_AES0_CIN    ((uint32_t) 0x00050000UL)
#define DMA_CHMAP1_R_CH12SEL_RESERVED6    ((uint32_t) 0x00060000UL)
#define DMA_CHMAP1_R_CH12SEL_GPTM7A    ((uint32_t) 0x00070000UL)
#define DMA_CHMAP1_R_CH12SEL_RESERVED8    ((uint32_t) 0x00080000UL)

#define DMA_CHMAP1_CH12SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP1_CH12SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_CH12SEL_UART2_RX    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP1_CH12SEL_SSI2_RX    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP1_CH12SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP1_CH12SEL_GPIOK    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP1_CH12SEL_AES0_CIN    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP1_CH12SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP1_CH12SEL_GPTM7A    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP1_CH12SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP1_R_CH13SEL_MASK    ((uint32_t) 0x00F00000UL)
#define DMA_CHMAP1_R_CH13SEL_BIT    ((uint32_t) 20UL)
#define DMA_CHMAP1_R_CH13SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_R_CH13SEL_UART2_TX    ((uint32_t) 0x00100000UL)
#define DMA_CHMAP1_R_CH13SEL_SSI2_TX    ((uint32_t) 0x00200000UL)
#define DMA_CHMAP1_R_CH13SEL_RESERVED3   ((uint32_t) 0x00300000UL)
#define DMA_CHMAP1_R_CH13SEL_GPIOL    ((uint32_t) 0x00400000UL)
#define DMA_CHMAP1_R_CH13SEL_AES0_COUT    ((uint32_t) 0x00500000UL)
#define DMA_CHMAP1_R_CH13SEL_RESERVED6    ((uint32_t) 0x00600000UL)
#define DMA_CHMAP1_R_CH13SEL_GPTM7B    ((uint32_t) 0x00700000UL)
#define DMA_CHMAP1_R_CH13SEL_RESERVED8    ((uint32_t) 0x00800000UL

#define DMA_CHMAP1_CH13SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP1_CH13SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_CH13SEL_UART2_TX    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP1_CH13SEL_SSI2_TX    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP1_CH13SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP1_CH13SEL_GPIOL    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP1_CH13SEL_AES0_COUT    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP1_CH13SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP1_CH13SEL_GPTM7B    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP1_CH13SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP1_R_CH14SEL_MASK    ((uint32_t) 0x0F000000UL)
#define DMA_CHMAP1_R_CH14SEL_BIT    ((uint32_t) 24UL)
#define DMA_CHMAP1_R_CH14SEL_ADC0_SS0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_R_CH14SEL_GPTM2A    ((uint32_t) 0x01000000UL)
#define DMA_CHMAP1_R_CH14SEL_SSI3_RX    ((uint32_t) 0x02000000UL)
#define DMA_CHMAP1_R_CH14SEL_GPIOE    ((uint32_t) 0x03000000UL)
#define DMA_CHMAP1_R_CH14SEL_GPIOM    ((uint32_t) 0x04000000UL)
#define DMA_CHMAP1_R_CH14SEL_AES0_DIN    ((uint32_t) 0x05000000UL)
#define DMA_CHMAP1_R_CH14SEL_RESERVED6    ((uint32_t) 0x06000000UL)
#define DMA_CHMAP1_R_CH14SEL_RESERVED7    ((uint32_t) 0x07000000UL)
#define DMA_CHMAP1_R_CH14SEL_RESERVED8    ((uint32_t) 0x08000000UL)

#define DMA_CHMAP1_CH14SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP1_CH14SEL_ADC0_SS0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_CH14SEL_GPTM2A    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP1_CH14SEL_SSI3_RX    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP1_CH14SEL_GPIOE    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP1_CH14SEL_GPIOM    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP1_CH14SEL_AES0_DIN    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP1_CH14SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP1_CH14SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP1_CH14SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP1_R_CH15SEL_MASK    ((uint32_t) 0xF0000000UL)
#define DMA_CHMAP1_R_CH15SEL_BIT    ((uint32_t) 28UL)
#define DMA_CHMAP1_R_CH15SEL_ADC0_SS1    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_R_CH15SEL_GPTM2B    ((uint32_t) 0x10000000UL)
#define DMA_CHMAP1_R_CH15SEL_SSI3_TX    ((uint32_t) 0x20000000UL)
#define DMA_CHMAP1_R_CH15SEL_GPIOF    ((uint32_t) 0x30000000UL)
#define DMA_CHMAP1_R_CH15SEL_GPION    ((uint32_t) 0x40000000UL)
#define DMA_CHMAP1_R_CH15SEL_AES0_DOUT    ((uint32_t) 0x50000000UL)
#define DMA_CHMAP1_R_CH15SEL_RESERVED6    ((uint32_t) 0x60000000UL)
#define DMA_CHMAP1_R_CH15SEL_RESERVED7    ((uint32_t) 0x70000000UL)
#define DMA_CHMAP1_R_CH15SEL_RESERVED8    ((uint32_t) 0x80000000UL)

#define DMA_CHMAP1_CH15SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP1_CH15SEL_ADC0_SS1    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP1_CH15SEL_GPTM2B    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP1_CH15SEL_SSI3_TX    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP1_CH15SEL_GPIOF    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP1_CH15SEL_GPION    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP1_CH15SEL_AES0_DOUT    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP1_CH15SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP1_CH15SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP1_CH15SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/**************************************************************************************
************************************* 25 CHMAP2 *************************************
****************************************************************************************/

/*--------*/
#define DMA_CHMAP2_R_CH16SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP2_R_CH16SEL_BIT    ((uint32_t) 0UL)
#define DMA_CHMAP2_R_CH16SEL_ADC0_SS2    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_R_CH16SEL_RESERVED1    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP2_R_CH16SEL_UART3_RX    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP2_R_CH16SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP2_R_CH16SEL_GPIOP    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP2_R_CH16SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP2_R_CH16SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP2_R_CH16SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP2_R_CH16SEL_RESERVED8    ((uint32_t) 0x00000008UL)

#define DMA_CHMAP2_CH16SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP2_CH16SEL_ADC0_SS2    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_CH16SEL_RESERVED1    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP2_CH16SEL_UART3_RX    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP2_CH16SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP2_CH16SEL_GPIOP    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP2_CH16SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP2_CH16SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP2_CH16SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP2_CH16SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP2_R_CH17SEL_MASK    ((uint32_t) 0x000000F0UL)
#define DMA_CHMAP2_R_CH17SEL_BIT    ((uint32_t) 4UL)
#define DMA_CHMAP2_R_CH17SEL_ADC0_SS3    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_R_CH17SEL_RESERVED1    ((uint32_t) 0x00000010UL)
#define DMA_CHMAP2_R_CH17SEL_UART3_TX    ((uint32_t) 0x00000020UL)
#define DMA_CHMAP2_R_CH17SEL_RESERVED3   ((uint32_t) 0x00000030UL)
#define DMA_CHMAP2_R_CH17SEL_RESERVED4    ((uint32_t) 0x00000040UL)
#define DMA_CHMAP2_R_CH17SEL_RESERVED5    ((uint32_t) 0x00000050UL)
#define DMA_CHMAP2_R_CH17SEL_RESERVED6    ((uint32_t) 0x00000060UL)
#define DMA_CHMAP2_R_CH17SEL_RESERVED7    ((uint32_t) 0x00000070UL)
#define DMA_CHMAP2_R_CH17SEL_RESERVED8    ((uint32_t) 0x00000080UL)

#define DMA_CHMAP2_CH17SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP2_CH17SEL_ADC0_SS3    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_CH17SEL_RESERVED1    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP2_CH17SEL_UART3_TX    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP2_CH17SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP2_CH17SEL_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP2_CH17SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP2_CH17SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP2_CH17SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP2_CH17SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP2_R_CH18SEL_MASK    ((uint32_t) 0x00000F00UL)
#define DMA_CHMAP2_R_CH18SEL_BIT    ((uint32_t) 8UL)
#define DMA_CHMAP2_R_CH18SEL_GPTM0A    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_R_CH18SEL_GPTM1A    ((uint32_t) 0x0000010UL)
#define DMA_CHMAP2_R_CH18SEL_UART4_RX    ((uint32_t) 0x0000020UL)
#define DMA_CHMAP2_R_CH18SEL_GPIOB    ((uint32_t) 0x00000300UL)
#define DMA_CHMAP2_R_CH18SEL_I2C3_RX    ((uint32_t) 0x00000400UL)
#define DMA_CHMAP2_R_CH18SEL_RESERVED5    ((uint32_t) 0x00000500UL)
#define DMA_CHMAP2_R_CH18SEL_RESERVED6    ((uint32_t) 0x00000600UL)
#define DMA_CHMAP2_R_CH18SEL_RESERVED7    ((uint32_t) 0x00000700UL)
#define DMA_CHMAP2_R_CH18SEL_RESERVED8    ((uint32_t) 0x00000800UL)

#define DMA_CHMAP2_CH18SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP2_CH18SEL_GPTM0A    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_CH18SEL_GPTM1A    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP2_CH18SEL_UART4_RX    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP2_CH18SEL_GPIOB    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP2_CH18SEL_I2C3_RX    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP2_CH18SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP2_CH18SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP2_CH18SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP2_CH18SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP2_R_CH19SEL_MASK    ((uint32_t) 0x0000F000UL)
#define DMA_CHMAP2_R_CH19SEL_BIT    ((uint32_t) 12UL)
#define DMA_CHMAP2_R_CH19SEL_GPTM0B    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_R_CH19SEL_GPTM1B    ((uint32_t) 0x00001000UL)
#define DMA_CHMAP2_R_CH19SEL_UART4_TX    ((uint32_t) 0x00002000UL)
#define DMA_CHMAP2_R_CH19SEL_GPIOG    ((uint32_t) 0x00003000UL)
#define DMA_CHMAP2_R_CH19SEL_I2C3_TX    ((uint32_t) 0x00004000UL)
#define DMA_CHMAP2_R_CH19SEL_RESERVED5    ((uint32_t) 0x00005000UL)
#define DMA_CHMAP2_R_CH19SEL_RESERVED6    ((uint32_t) 0x00006000UL)
#define DMA_CHMAP2_R_CH19SEL_RESERVED7    ((uint32_t) 0x00007000UL)
#define DMA_CHMAP2_R_CH19SEL_RESERVED8    ((uint32_t) 0x00008000UL)

#define DMA_CHMAP2_CH19SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP2_CH19SEL_GPTM0B    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_CH19SEL_GPTM1B    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP2_CH19SEL_UART4_TX    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP2_CH19SEL_GPIOG    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP2_CH19SEL_I2C3_TX    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP2_CH19SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP2_CH19SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP2_CH19SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP2_CH19SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP2_R_CH20SEL_MASK    ((uint32_t) 0x000F0000UL)
#define DMA_CHMAP2_R_CH20SEL_BIT    ((uint32_t) 16UL)
#define DMA_CHMAP2_R_CH20SEL_GPTM1A    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_R_CH20SEL_EPI0_RX    ((uint32_t) 0x00010000UL)
#define DMA_CHMAP2_R_CH20SEL_UART7_RX    ((uint32_t) 0x00020000UL)
#define DMA_CHMAP2_R_CH20SEL_GPIOH    ((uint32_t) 0x00030000UL)
#define DMA_CHMAP2_R_CH20SEL_I2C4_RX    ((uint32_t) 0x00040000UL)
#define DMA_CHMAP2_R_CH20SEL_DES0_CIN    ((uint32_t) 0x00050000UL)
#define DMA_CHMAP2_R_CH20SEL_RESERVED6    ((uint32_t) 0x00060000UL)
#define DMA_CHMAP2_R_CH20SEL_RESERVED7    ((uint32_t) 0x00070000UL)
#define DMA_CHMAP2_R_CH20SEL_RESERVED8    ((uint32_t) 0x00080000UL)

#define DMA_CHMAP2_CH20SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP2_CH20SEL_GPTM1A    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_CH20SEL_EPI0_RX    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP2_CH20SEL_UART7_RX    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP2_CH20SEL_GPIOH    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP2_CH20SEL_I2C4_RX    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP2_CH20SEL_DES0_CIN    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP2_CH20SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP2_CH20SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP2_CH20SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP2_R_CH21SEL_MASK    ((uint32_t) 0x00F00000UL)
#define DMA_CHMAP2_R_CH21SEL_BIT    ((uint32_t) 20UL)
#define DMA_CHMAP2_R_CH21SEL_GPTM1B    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_R_CH21SEL_EPI0_TX    ((uint32_t) 0x00100000UL)
#define DMA_CHMAP2_R_CH21SEL_UART7_TX    ((uint32_t) 0x00200000UL)
#define DMA_CHMAP2_R_CH21SEL_GPIOJ   ((uint32_t) 0x00300000UL)
#define DMA_CHMAP2_R_CH21SEL_I2C4_TX    ((uint32_t) 0x00400000UL)
#define DMA_CHMAP2_R_CH21SEL_DES0_DIN    ((uint32_t) 0x00500000UL)
#define DMA_CHMAP2_R_CH21SEL_RESERVED6    ((uint32_t) 0x00600000UL)
#define DMA_CHMAP2_R_CH21SEL_RESERVED7    ((uint32_t) 0x00700000UL)
#define DMA_CHMAP2_R_CH21SEL_RESERVED8    ((uint32_t) 0x00800000UL

#define DMA_CHMAP2_CH21SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP2_CH21SEL_GPTM1B    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_CH21SEL_EPI0_TX    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP2_CH21SEL_UART7_TX    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP2_CH21SEL_GPIOJ    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP2_CH21SEL_I2C4_TX    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP2_CH21SEL_DES0_DIN    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP2_CH21SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP2_CH21SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP2_CH21SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP2_R_CH22SEL_MASK    ((uint32_t) 0x0F000000UL)
#define DMA_CHMAP2_R_CH22SEL_BIT    ((uint32_t) 24UL)
#define DMA_CHMAP2_R_CH22SEL_UART1_RX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_R_CH22SEL_SOFTWARE0    ((uint32_t) 0x01000000UL)
#define DMA_CHMAP2_R_CH22SEL_RESERVED2    ((uint32_t) 0x02000000UL)
#define DMA_CHMAP2_R_CH22SEL_SOFTWARE1    ((uint32_t) 0x03000000UL)
#define DMA_CHMAP2_R_CH22SEL_I2C5_RX    ((uint32_t) 0x04000000UL)
#define DMA_CHMAP2_R_CH22SEL_DES0_DOUT    ((uint32_t) 0x05000000UL)
#define DMA_CHMAP2_R_CH22SEL_RESERVED6    ((uint32_t) 0x06000000UL)
#define DMA_CHMAP2_R_CH22SEL_RESERVED7    ((uint32_t) 0x07000000UL)
#define DMA_CHMAP2_R_CH22SEL_I2C8_RX    ((uint32_t) 0x08000000UL)

#define DMA_CHMAP2_CH22SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP2_CH22SEL_UART1_RX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_CH22SEL_SOFTWARE0    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP2_CH22SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP2_CH22SEL_SOFTWARE1    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP2_CH22SEL_I2C5_RX    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP2_CH22SEL_DES0_DOUT    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP2_CH22SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP2_CH22SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP2_CH22SEL_I2C8_RX    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP2_R_CH23SEL_MASK    ((uint32_t) 0xF0000000UL)
#define DMA_CHMAP2_R_CH23SEL_BIT    ((uint32_t) 28UL)
#define DMA_CHMAP2_R_CH23SEL_UART1_TX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_R_CH23SEL_SOFTWARE0    ((uint32_t) 0x10000000UL)
#define DMA_CHMAP2_R_CH23SEL_RESERVED2    ((uint32_t) 0x20000000UL)
#define DMA_CHMAP2_R_CH23SEL_SOFTWARE1    ((uint32_t) 0x30000000UL)
#define DMA_CHMAP2_R_CH23SEL_I2C5_TX    ((uint32_t) 0x40000000UL)
#define DMA_CHMAP2_R_CH23SEL_RESERVED5    ((uint32_t) 0x50000000UL)
#define DMA_CHMAP2_R_CH23SEL_RESERVED6    ((uint32_t) 0x60000000UL)
#define DMA_CHMAP2_R_CH23SEL_RESERVED7    ((uint32_t) 0x70000000UL)
#define DMA_CHMAP2_R_CH23SEL_I2C8_TX    ((uint32_t) 0x80000000UL)

#define DMA_CHMAP2_CH23SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP2_CH23SEL_UART1_TX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP2_CH23SEL_SOFTWARE0    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP2_CH23SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP2_CH23SEL_SOFTWARE1    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP2_CH23SEL_I2C5_TX    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP2_CH23SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP2_CH23SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP2_CH23SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP2_CH23SEL_I2C8_TX    ((uint32_t) 0x00000008UL)
/*--------*/

/**************************************************************************************
************************************* 26 CHMAP3 *************************************
****************************************************************************************/

/*--------*/
#define DMA_CHMAP3_R_CH24SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP3_R_CH24SEL_BIT    ((uint32_t) 0UL)
#define DMA_CHMAP3_R_CH24SEL_SSI1_RX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_R_CH24SEL_ADC1_SS0    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP3_R_CH24SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP3_R_CH24SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP3_R_CH24SEL_GPIOQ    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP3_R_CH24SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP3_R_CH24SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP3_R_CH24SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP3_R_CH24SEL_I2C9_RX    ((uint32_t) 0x00000008UL)

#define DMA_CHMAP3_CH24SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP3_CH24SEL_SSI1_RX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_CH24SEL_ADC1_SS0    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP3_CH24SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP3_CH24SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP3_CH24SEL_GPIOQ    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP3_CH24SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP3_CH24SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP3_CH24SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP3_CH24SEL_I2C9_RX    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP3_R_CH25SEL_MASK    ((uint32_t) 0x000000F0UL)
#define DMA_CHMAP3_R_CH25SEL_BIT    ((uint32_t) 4UL)
#define DMA_CHMAP3_R_CH25SEL_SSI1_TX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_R_CH25SEL_ADC1_SS1    ((uint32_t) 0x00000010UL)
#define DMA_CHMAP3_R_CH25SEL_RESERVED2    ((uint32_t) 0x00000020UL)
#define DMA_CHMAP3_R_CH25SEL_RESERVED3   ((uint32_t) 0x00000030UL)
#define DMA_CHMAP3_R_CH25SEL_SOFTWARE0    ((uint32_t) 0x00000040UL)
#define DMA_CHMAP3_R_CH25SEL_RESERVED5    ((uint32_t) 0x00000050UL)
#define DMA_CHMAP3_R_CH25SEL_RESERVED6    ((uint32_t) 0x00000060UL)
#define DMA_CHMAP3_R_CH25SEL_RESERVED7    ((uint32_t) 0x00000070UL)
#define DMA_CHMAP3_R_CH25SEL_I2C9_TX    ((uint32_t) 0x00000080UL)

#define DMA_CHMAP3_CH25SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP3_CH25SEL_SSI1_TX    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_CH25SEL_ADC1_SS1    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP3_CH25SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP3_CH25SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP3_CH25SEL_SOFTWARE0    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP3_CH25SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP3_CH25SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP3_CH25SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP3_CH25SEL_I2C9_TX    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP3_R_CH26SEL_MASK    ((uint32_t) 0x00000F00UL)
#define DMA_CHMAP3_R_CH26SEL_BIT    ((uint32_t) 8UL)
#define DMA_CHMAP3_R_CH26SEL_SOFTWARE0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_R_CH26SEL_ADC1_SS2    ((uint32_t) 0x0000010UL)
#define DMA_CHMAP3_R_CH26SEL_RESERVED2    ((uint32_t) 0x0000020UL)
#define DMA_CHMAP3_R_CH26SEL_RESERVED3    ((uint32_t) 0x00000300UL)
#define DMA_CHMAP3_R_CH26SEL_SOFTWARE1    ((uint32_t) 0x00000400UL)
#define DMA_CHMAP3_R_CH26SEL_RESERVED5    ((uint32_t) 0x00000500UL)
#define DMA_CHMAP3_R_CH26SEL_RESERVED6    ((uint32_t) 0x00000600UL)
#define DMA_CHMAP3_R_CH26SEL_RESERVED7    ((uint32_t) 0x00000700UL)
#define DMA_CHMAP3_R_CH26SEL_I2C6_RX    ((uint32_t) 0x00000800UL)

#define DMA_CHMAP3_CH26SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP3_CH26SEL_SOFTWARE0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_CH26SEL_ADC1_SS2    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP3_CH26SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP3_CH26SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP3_CH26SEL_SOFTWARE1    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP3_CH26SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP3_CH26SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP3_CH26SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP3_CH26SEL_I2C6_RX    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP3_R_CH27SEL_MASK    ((uint32_t) 0x0000F000UL)
#define DMA_CHMAP3_R_CH27SEL_BIT    ((uint32_t) 12UL)
#define DMA_CHMAP3_R_CH27SEL_SOFTWARE0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_R_CH27SEL_ADC1_SS3    ((uint32_t) 0x00001000UL)
#define DMA_CHMAP3_R_CH27SEL_RESERVED2    ((uint32_t) 0x00002000UL)
#define DMA_CHMAP3_R_CH27SEL_RESERVED3    ((uint32_t) 0x00003000UL)
#define DMA_CHMAP3_R_CH27SEL_RESERVED4    ((uint32_t) 0x00004000UL)
#define DMA_CHMAP3_R_CH27SEL_RESERVED5    ((uint32_t) 0x00005000UL)
#define DMA_CHMAP3_R_CH27SEL_SOFTWARE1    ((uint32_t) 0x00006000UL)
#define DMA_CHMAP3_R_CH27SEL_RESERVED7    ((uint32_t) 0x00007000UL)
#define DMA_CHMAP3_R_CH27SEL_I2C6_TX    ((uint32_t) 0x00008000UL)

#define DMA_CHMAP3_CH27SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP3_CH27SEL_SOFTWARE0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_CH27SEL_ADC1_SS3    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP3_CH27SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP3_CH27SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP3_CH27SEL_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP3_CH27SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP3_CH27SEL_SOFTWARE1    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP3_CH27SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP3_CH27SEL_I2C6_TX    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP3_R_CH28SEL_MASK    ((uint32_t) 0x000F0000UL)
#define DMA_CHMAP3_R_CH28SEL_BIT    ((uint32_t) 16UL)
#define DMA_CHMAP3_R_CH28SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_R_CH28SEL_RESERVED1    ((uint32_t) 0x00010000UL)
#define DMA_CHMAP3_R_CH28SEL_RESERVED2    ((uint32_t) 0x00020000UL)
#define DMA_CHMAP3_R_CH28SEL_RESERVED3    ((uint32_t) 0x00030000UL)
#define DMA_CHMAP3_R_CH28SEL_RESERVED4    ((uint32_t) 0x00040000UL)
#define DMA_CHMAP3_R_CH28SEL_RESERVED5    ((uint32_t) 0x00050000UL)
#define DMA_CHMAP3_R_CH28SEL_RESERVED6    ((uint32_t) 0x00060000UL)
#define DMA_CHMAP3_R_CH28SEL_RESERVED7    ((uint32_t) 0x00070000UL)
#define DMA_CHMAP3_R_CH28SEL_I2C7_RX    ((uint32_t) 0x00080000UL)

#define DMA_CHMAP3_CH28SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP3_CH28SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_CH28SEL_RESERVED1    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP3_CH28SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP3_CH28SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP3_CH28SEL_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP3_CH28SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP3_CH28SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP3_CH28SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP3_CH28SEL_I2C7_RX    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP3_R_CH29SEL_MASK    ((uint32_t) 0x00F00000UL)
#define DMA_CHMAP3_R_CH29SEL_BIT    ((uint32_t) 20UL)
#define DMA_CHMAP3_R_CH29SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_R_CH29SEL_RESERVED1    ((uint32_t) 0x00100000UL)
#define DMA_CHMAP3_R_CH29SEL_RESERVED2    ((uint32_t) 0x00200000UL)
#define DMA_CHMAP3_R_CH29SEL_RESERVED3   ((uint32_t) 0x00300000UL)
#define DMA_CHMAP3_R_CH29SEL_RESERVED4    ((uint32_t) 0x00400000UL)
#define DMA_CHMAP3_R_CH29SEL_RESERVED5    ((uint32_t) 0x00500000UL)
#define DMA_CHMAP3_R_CH29SEL_RESERVED6    ((uint32_t) 0x00600000UL)
#define DMA_CHMAP3_R_CH29SEL_RESERVED7    ((uint32_t) 0x00700000UL)
#define DMA_CHMAP3_R_CH29SEL_I2C7_TX    ((uint32_t) 0x00800000UL

#define DMA_CHMAP3_CH29SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP3_CH29SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_CH29SEL_RESERVED1    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP3_CH29SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP3_CH29SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP3_CH29SEL_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP3_CH29SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP3_CH29SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP3_CH29SEL_RESERVED7    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP3_CH29SEL_I2C7_TX    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP3_R_CH30SEL_MASK    ((uint32_t) 0x0F000000UL)
#define DMA_CHMAP3_R_CH30SEL_BIT    ((uint32_t) 24UL)
#define DMA_CHMAP3_R_CH30SEL_SOFTWARE0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_R_CH30SEL_SOFTWARE1    ((uint32_t) 0x01000000UL)
#define DMA_CHMAP3_R_CH30SEL_RESERVED2    ((uint32_t) 0x02000000UL)
#define DMA_CHMAP3_R_CH30SEL_SOFTWARE2    ((uint32_t) 0x03000000UL)
#define DMA_CHMAP3_R_CH30SEL_RESERVED4    ((uint32_t) 0x04000000UL)
#define DMA_CHMAP3_R_CH30SEL_RESERVED5    ((uint32_t) 0x05000000UL)
#define DMA_CHMAP3_R_CH30SEL_RESERVED6    ((uint32_t) 0x06000000UL)
#define DMA_CHMAP3_R_CH30SEL_EPI0_RX    ((uint32_t) 0x07000000UL)
#define DMA_CHMAP3_R_CH30SEL_SOFTWARE3    ((uint32_t) 0x08000000UL)

#define DMA_CHMAP3_CH30SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP3_CH30SEL_SOFTWARE0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_CH30SEL_SOFTWARE1    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP3_CH30SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP3_CH30SEL_SOFTWARE2    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP3_CH30SEL_RESERVED4   ((uint32_t) 0x00000004UL)
#define DMA_CHMAP3_CH30SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP3_CH30SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP3_CH30SEL_EPI0_RX    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP3_CH30SEL_SOFTWARE3    ((uint32_t) 0x00000008UL)
/*--------*/

/*--------*/
#define DMA_CHMAP3_R_CH31SEL_MASK    ((uint32_t) 0xF0000000UL)
#define DMA_CHMAP3_R_CH31SEL_BIT    ((uint32_t) 28UL)
#define DMA_CHMAP3_R_CH31SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_R_CH31SEL_RESERVED1    ((uint32_t) 0x10000000UL)
#define DMA_CHMAP3_R_CH31SEL_RESERVED2    ((uint32_t) 0x20000000UL)
#define DMA_CHMAP3_R_CH31SEL_RESERVED3    ((uint32_t) 0x30000000UL)
#define DMA_CHMAP3_R_CH31SEL_RESERVED4    ((uint32_t) 0x40000000UL)
#define DMA_CHMAP3_R_CH31SEL_RESERVED5    ((uint32_t) 0x50000000UL)
#define DMA_CHMAP3_R_CH31SEL_RESERVED6    ((uint32_t) 0x60000000UL)
#define DMA_CHMAP3_R_CH31SEL_EPI0_TX    ((uint32_t) 0x70000000UL)
#define DMA_CHMAP3_R_CH31SEL_RESERVED8    ((uint32_t) 0x80000000UL)

#define DMA_CHMAP3_CH31SEL_MASK    ((uint32_t) 0x0000000FUL)
#define DMA_CHMAP3_CH31SEL_RESERVED0    ((uint32_t) 0x00000000UL)
#define DMA_CHMAP3_CH31SEL_RESERVED1    ((uint32_t) 0x00000001UL)
#define DMA_CHMAP3_CH31SEL_RESERVED2    ((uint32_t) 0x00000002UL)
#define DMA_CHMAP3_CH31SEL_RESERVED3    ((uint32_t) 0x00000003UL)
#define DMA_CHMAP3_CH31SEL_RESERVED4    ((uint32_t) 0x00000004UL)
#define DMA_CHMAP3_CH31SEL_RESERVED5    ((uint32_t) 0x00000005UL)
#define DMA_CHMAP3_CH31SEL_RESERVED6    ((uint32_t) 0x00000006UL)
#define DMA_CHMAP3_CH31SEL_EPI0_TX    ((uint32_t) 0x00000007UL)
#define DMA_CHMAP3_CH31SEL_RESERVED8    ((uint32_t) 0x00000008UL)
/*--------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_CHMAP_H_ */
