Analysis & Synthesis report for Basic_FQ
Tue Mar 19 17:18:08 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Basic_FQ|UART:inst1|UART_TX:uart_tx_i|tx_pstate
 11. State Machine - |Basic_FQ|UART:inst1|UART_RX:uart_rx_i|fsm_pstate
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component
 19. Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated
 20. Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|a_graycounter_3i6:rdptr_g1p
 21. Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|a_graycounter_vvb:wrptr_g1p
 22. Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram
 23. Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
 24. Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16
 25. Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
 26. Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19
 27. Parameter Settings for User Entity Instance: UART:inst1
 28. Parameter Settings for User Entity Instance: UART:inst1|UART_CLK_DIV:os_clk_divider_i
 29. Parameter Settings for User Entity Instance: UART:inst1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
 30. Parameter Settings for User Entity Instance: UART:inst1|UART_RX:uart_rx_i
 31. Parameter Settings for User Entity Instance: UART:inst1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
 32. Parameter Settings for User Entity Instance: UART:inst1|UART_TX:uart_tx_i
 33. Parameter Settings for User Entity Instance: UART:inst1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
 34. Parameter Settings for User Entity Instance: IP_FIFO:inst15|dcfifo:dcfifo_component
 35. dcfifo Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "UART:inst1|UART_CLK_DIV:os_clk_divider_i"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 19 17:18:08 2024          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; Basic_FQ                                       ;
; Top-level Entity Name              ; Basic_FQ                                       ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 458                                            ;
;     Total combinational functions  ; 308                                            ;
;     Dedicated logic registers      ; 260                                            ;
; Total registers                    ; 260                                            ;
; Total pins                         ; 11                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 1,048,576                                      ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; Basic_FQ           ; Basic_FQ           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; comp/uart_tx.vhd                 ; yes             ; User VHDL File                     ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_tx.vhd          ;         ;
; comp/uart_rx.vhd                 ; yes             ; User VHDL File                     ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_rx.vhd          ;         ;
; comp/uart_parity.vhd             ; yes             ; User VHDL File                     ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_parity.vhd      ;         ;
; comp/uart_debouncer.vhd          ; yes             ; User VHDL File                     ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_debouncer.vhd   ;         ;
; comp/uart_clk_div.vhd            ; yes             ; User VHDL File                     ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_clk_div.vhd     ;         ;
; uart.vhd                         ; yes             ; User VHDL File                     ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/uart.vhd                  ;         ;
; Basic_FQ.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/Basic_FQ.bdf              ;         ;
; counter.vhd                      ; yes             ; User VHDL File                     ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/counter.vhd               ;         ;
; PIPO.vhd                         ; yes             ; User VHDL File                     ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/PIPO.vhd                  ;         ;
; PIPO_OUT.vhd                     ; yes             ; User VHDL File                     ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/PIPO_OUT.vhd              ;         ;
; concatBus.vhd                    ; yes             ; User VHDL File                     ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/concatBus.vhd             ;         ;
; IP_FIFO.vhd                      ; yes             ; User Wizard-Generated File         ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/IP_FIFO.vhd               ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dcfifo.tdf                                               ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                                          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                             ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_graycounter.inc                                        ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_fefifo.inc                                             ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_gray2bin.inc                                           ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffpipe.inc                                              ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_sync_fifo.inc                                        ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                                          ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram_fifo.inc                                      ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                           ;         ;
; db/dcfifo_krj1.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf        ;         ;
; db/a_graycounter_3i6.tdf         ; yes             ; Auto-Generated Megafunction        ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/a_graycounter_3i6.tdf  ;         ;
; db/a_graycounter_vvb.tdf         ; yes             ; Auto-Generated Megafunction        ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/a_graycounter_vvb.tdf  ;         ;
; db/altsyncram_ea61.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/altsyncram_ea61.tdf    ;         ;
; db/decode_ok6.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/decode_ok6.tdf         ;         ;
; db/mux_8f7.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/mux_8f7.tdf            ;         ;
; db/alt_synch_pipe_gpl.tdf        ; yes             ; Auto-Generated Megafunction        ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/alt_synch_pipe_gpl.tdf ;         ;
; db/dffpipe_1f9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dffpipe_1f9.tdf        ;         ;
; db/alt_synch_pipe_hpl.tdf        ; yes             ; Auto-Generated Megafunction        ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/alt_synch_pipe_hpl.tdf ;         ;
; db/dffpipe_2f9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dffpipe_2f9.tdf        ;         ;
; db/cmpr_5h5.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/cmpr_5h5.tdf           ;         ;
; db/cmpr_li5.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/cmpr_li5.tdf           ;         ;
; db/mux_9d7.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/mux_9d7.tdf            ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 458       ;
;                                             ;           ;
; Total combinational functions               ; 308       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 225       ;
;     -- 3 input functions                    ; 41        ;
;     -- <=2 input functions                  ; 42        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 304       ;
;     -- arithmetic mode                      ; 4         ;
;                                             ;           ;
; Total registers                             ; 260       ;
;     -- Dedicated logic registers            ; 260       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 11        ;
; Total memory bits                           ; 1048576   ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 342       ;
; Total fan-out                               ; 6152      ;
; Average fan-out                             ; 8.57      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                           ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |Basic_FQ                                    ; 308 (1)             ; 260 (1)                   ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 11   ; 0            ; 0          ; |Basic_FQ                                                                                                                     ; Basic_FQ           ; work         ;
;    |IP_FIFO:inst15|                          ; 240 (0)             ; 194 (0)                   ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15                                                                                                      ; IP_FIFO            ; work         ;
;       |dcfifo:dcfifo_component|              ; 240 (0)             ; 194 (0)                   ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component                                                                              ; dcfifo             ; work         ;
;          |dcfifo_krj1:auto_generated|        ; 240 (6)             ; 194 (58)                  ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated                                                   ; dcfifo_krj1        ; work         ;
;             |a_graycounter_3i6:rdptr_g1p|    ; 36 (36)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|a_graycounter_3i6:rdptr_g1p                       ; a_graycounter_3i6  ; work         ;
;             |a_graycounter_vvb:wrptr_g1p|    ; 36 (36)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|a_graycounter_vvb:wrptr_g1p                       ; a_graycounter_vvb  ; work         ;
;             |alt_synch_pipe_gpl:rs_dgwp|     ; 0 (0)               ; 36 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp                        ; alt_synch_pipe_gpl ; work         ;
;                |dffpipe_1f9:dffpipe16|       ; 0 (0)               ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16  ; dffpipe_1f9        ; work         ;
;             |alt_synch_pipe_hpl:ws_dgrp|     ; 0 (0)               ; 36 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp                        ; alt_synch_pipe_hpl ; work         ;
;                |dffpipe_2f9:dffpipe19|       ; 0 (0)               ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19  ; dffpipe_2f9        ; work         ;
;             |altsyncram_ea61:fifo_ram|       ; 114 (4)             ; 12 (12)                   ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram                          ; altsyncram_ea61    ; work         ;
;                |decode_ok6:decode14|         ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|decode_ok6:decode14      ; decode_ok6         ; work         ;
;                |decode_ok6:wren_decode_a|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|decode_ok6:wren_decode_a ; decode_ok6         ; work         ;
;                |mux_8f7:mux15|               ; 90 (90)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|mux_8f7:mux15            ; mux_8f7            ; work         ;
;             |mux_9d7:rdemp_eq_comp_lsb_mux|  ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux                     ; mux_9d7            ; work         ;
;             |mux_9d7:rdemp_eq_comp_msb_mux|  ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux                     ; mux_9d7            ; work         ;
;             |mux_9d7:wrfull_eq_comp_lsb_mux| ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|mux_9d7:wrfull_eq_comp_lsb_mux                    ; mux_9d7            ; work         ;
;             |mux_9d7:wrfull_eq_comp_msb_mux| ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|mux_9d7:wrfull_eq_comp_msb_mux                    ; mux_9d7            ; work         ;
;    |PIPO:inst17|                             ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|PIPO:inst17                                                                                                         ; PIPO               ; work         ;
;    |PIPO:inst6|                              ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|PIPO:inst6                                                                                                          ; PIPO               ; work         ;
;    |PIPO_OUT:inst8|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|PIPO_OUT:inst8                                                                                                      ; PIPO_OUT           ; work         ;
;    |UART:inst1|                              ; 57 (0)              ; 41 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|UART:inst1                                                                                                          ; UART               ; work         ;
;       |UART_CLK_DIV:os_clk_divider_i|        ; 11 (11)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|UART:inst1|UART_CLK_DIV:os_clk_divider_i                                                                            ; UART_CLK_DIV       ; work         ;
;       |UART_RX:uart_rx_i|                    ; 18 (10)             ; 13 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|UART:inst1|UART_RX:uart_rx_i                                                                                        ; UART_RX            ; work         ;
;          |UART_CLK_DIV:rx_clk_divider_i|     ; 8 (8)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|UART:inst1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                          ; UART_CLK_DIV       ; work         ;
;       |UART_TX:uart_tx_i|                    ; 28 (19)             ; 22 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|UART:inst1|UART_TX:uart_tx_i                                                                                        ; UART_TX            ; work         ;
;          |UART_CLK_DIV:tx_clk_divider_i|     ; 9 (9)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|UART:inst1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i                                                          ; UART_CLK_DIV       ; work         ;
;    |counter:inst2|                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|counter:inst2                                                                                                       ; counter            ; work         ;
;    |counter:inst3|                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Basic_FQ|counter:inst3                                                                                                       ; counter            ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 131072       ; 8            ; 131072       ; 8            ; 1048576 ; None ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |Basic_FQ|IP_FIFO:inst15 ; IP_FIFO.vhd     ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Basic_FQ|UART:inst1|UART_TX:uart_tx_i|tx_pstate                                                                            ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Basic_FQ|UART:inst1|UART_RX:uart_rx_i|fsm_pstate                                                              ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[17] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[15] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[16] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[13] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[14] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[11] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[12] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[8]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[6]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[7]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[4]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[5]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[2]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[3]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[0]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[1]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[17] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[15] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[16] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[13] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[14] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[11] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[12] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[9]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe21a[10] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[17] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[15] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[16] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[13] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[14] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[11] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[12] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[8]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[6]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[7]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[4]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[5]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[2]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[3]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[0]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[1]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[17] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[15] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[16] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[13] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[14] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[11] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[12] ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[9]  ; yes                                                              ; yes                                        ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19|dffe20a[10] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 76                                                                                      ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                ;
+--------------------------------------------------------------------------+----------------------------------------+
; Register name                                                            ; Reason for Removal                     ;
+--------------------------------------------------------------------------+----------------------------------------+
; UART:inst1|uart_rxd_meta_n                                               ; Stuck at VCC due to stuck port data_in ;
; UART:inst1|UART_RX:uart_rx_i|PARITY_ERROR                                ; Stuck at GND due to stuck port data_in ;
; UART:inst1|uart_rxd_synced_n                                             ; Stuck at VCC due to stuck port data_in ;
; UART:inst1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0..2] ; Stuck at VCC due to stuck port data_in ;
; UART:inst1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT           ; Stuck at VCC due to stuck port data_in ;
; UART:inst1|UART_RX:uart_rx_i|DOUT_VLD                                    ; Stuck at GND due to stuck port data_in ;
; UART:inst1|UART_TX:uart_tx_i|tx_pstate.paritybit                         ; Stuck at GND due to stuck port data_in ;
; UART:inst1|UART_RX:uart_rx_i|fsm_pstate.paritybit                        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 10                                   ;                                        ;
+--------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                               ;
+-----------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal        ; Registers Removed due to This Register                                ;
+-----------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; UART:inst1|uart_rxd_meta_n                                            ; Stuck at VCC              ; UART:inst1|uart_rxd_synced_n,                                         ;
;                                                                       ; due to stuck port data_in ; UART:inst1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT,       ;
;                                                                       ;                           ; UART:inst1|UART_RX:uart_rx_i|DOUT_VLD                                 ;
; UART:inst1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0] ; Stuck at VCC              ; UART:inst1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[1] ;
;                                                                       ; due to stuck port data_in ;                                                                       ;
+-----------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 260   ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 210   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 81    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                           ;
+--------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                            ; Fan out ;
+--------------------------------------------------------------------------------------------------------------+---------+
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|rdemp_eq_comp_lsb_aeb                      ; 2       ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|rdemp_eq_comp_msb_aeb                      ; 2       ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|a_graycounter_3i6:rdptr_g1p|counter5a0     ; 9       ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|a_graycounter_vvb:wrptr_g1p|counter9a0     ; 8       ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|a_graycounter_3i6:rdptr_g1p|parity6        ; 5       ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|a_graycounter_vvb:wrptr_g1p|parity10       ; 5       ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|a_graycounter_3i6:rdptr_g1p|int_parity8a0  ; 1       ;
; IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|a_graycounter_vvb:wrptr_g1p|int_parity12a0 ; 1       ;
; Total number of inverted registers = 8                                                                       ;         ;
+--------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Basic_FQ|UART:inst1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Basic_FQ|UART:inst1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------+
; Assignment                      ; Value ; From ; To           ;
+---------------------------------+-------+------+--------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -            ;
+---------------------------------+-------+------+--------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated           ;
+---------------------------------------+------------------------+------+----------------------------+
; Assignment                            ; Value                  ; From ; To                         ;
+---------------------------------------+------------------------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                ;
+---------------------------------------+------------------------+------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|a_graycounter_3i6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; int_parity8a0                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|a_graycounter_vvb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter9a0                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; int_parity12a0                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity10                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst1 ;
+----------------+----------+-----------------------------+
; Parameter Name ; Value    ; Type                        ;
+----------------+----------+-----------------------------+
; clk_freq       ; 50000000 ; Signed Integer              ;
; baud_rate      ; 115200   ; Signed Integer              ;
; parity_bit     ; none     ; String                      ;
; use_debouncer  ; true     ; Enumerated                  ;
+----------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst1|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; div_max_val    ; 27    ; Signed Integer                                               ;
; div_mark_pos   ; 26    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst1|UART_RX:uart_rx_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; clk_div_val    ; 16    ; Signed Integer                                   ;
; parity_bit     ; none  ; String                                           ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; div_max_val    ; 16    ; Signed Integer                                                                 ;
; div_mark_pos   ; 3     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst1|UART_TX:uart_tx_i ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; clk_div_val    ; 16    ; Signed Integer                                   ;
; parity_bit     ; none  ; String                                           ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; div_max_val    ; 16    ; Signed Integer                                                                 ;
; div_mark_pos   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_FIFO:inst15|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------+
; Parameter Name          ; Value       ; Type                                        ;
+-------------------------+-------------+---------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                              ;
; LPM_WIDTH               ; 8           ; Signed Integer                              ;
; LPM_NUMWORDS            ; 131072      ; Signed Integer                              ;
; LPM_WIDTHU              ; 17          ; Signed Integer                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                     ;
; USE_EAB                 ; ON          ; Untyped                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                     ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                              ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                     ;
; CBXI_PARAMETER          ; dcfifo_krj1 ; Untyped                                     ;
+-------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                        ;
+----------------------------+----------------------------------------+
; Name                       ; Value                                  ;
+----------------------------+----------------------------------------+
; Number of entity instances ; 1                                      ;
; Entity Instance            ; IP_FIFO:inst15|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                             ;
;     -- LPM_WIDTH           ; 8                                      ;
;     -- LPM_NUMWORDS        ; 131072                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                    ;
;     -- USE_EAB             ; ON                                     ;
+----------------------------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "UART:inst1|UART_CLK_DIV:os_clk_divider_i" ;
+--------+-------+----------+------------------------------------------+
; Port   ; Type  ; Severity ; Details                                  ;
+--------+-------+----------+------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                             ;
+--------+-------+----------+------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 260                         ;
;     CLR               ; 150                         ;
;     ENA               ; 21                          ;
;     ENA CLR           ; 60                          ;
;     SCLR              ; 4                           ;
;     plain             ; 25                          ;
; cycloneiii_lcell_comb ; 309                         ;
;     arith             ; 4                           ;
;         2 data inputs ; 4                           ;
;     normal            ; 305                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 41                          ;
;         4 data inputs ; 225                         ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.79                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue Mar 19 17:17:58 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_FQ -c Basic_FQ
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file comp/uart_tx.vhd
    Info (12022): Found design unit 1: UART_TX-RTL File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_tx.vhd Line: 31
    Info (12023): Found entity 1: UART_TX File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_tx.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file comp/uart_rx.vhd
    Info (12022): Found design unit 1: UART_RX-RTL File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_rx.vhd Line: 32
    Info (12023): Found entity 1: UART_RX File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_rx.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file comp/uart_parity.vhd
    Info (12022): Found design unit 1: UART_PARITY-RTL File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_parity.vhd Line: 24
    Info (12023): Found entity 1: UART_PARITY File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_parity.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file comp/uart_debouncer.vhd
    Info (12022): Found design unit 1: UART_DEBOUNCER-RTL File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_debouncer.vhd Line: 26
    Info (12023): Found entity 1: UART_DEBOUNCER File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_debouncer.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file comp/uart_clk_div.vhd
    Info (12022): Found design unit 1: UART_CLK_DIV-RTL File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_clk_div.vhd Line: 29
    Info (12023): Found entity 1: UART_CLK_DIV File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_clk_div.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file uart.vhd
    Info (12022): Found design unit 1: UART-RTL File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/uart.vhd Line: 45
    Info (12023): Found entity 1: UART File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/uart.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file basic_fq.bdf
    Info (12023): Found entity 1: Basic_FQ
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-count_arch File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/counter.vhd Line: 11
    Info (12023): Found entity 1: counter File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pipo.vhd
    Info (12022): Found design unit 1: PIPO-Behavioural File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/PIPO.vhd Line: 11
    Info (12023): Found entity 1: PIPO File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/PIPO.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file single_port_ram.vhd
    Info (12022): Found design unit 1: single_port_ram-rtl File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/single_port_ram.vhd Line: 26
    Info (12023): Found entity 1: single_port_ram File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/single_port_ram.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pipo_out.vhd
    Info (12022): Found design unit 1: PIPO_OUT-Behavioural File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/PIPO_OUT.vhd Line: 11
    Info (12023): Found entity 1: PIPO_OUT File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/PIPO_OUT.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file concatbus.vhd
    Info (12022): Found design unit 1: concatBus-Concant_Arch File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/concatBus.vhd Line: 14
    Info (12023): Found entity 1: concatBus File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/concatBus.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file empty_buf.vhd
    Info (12022): Found design unit 1: Empty_buf-Arch File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/Empty_Buf.vhd Line: 13
    Info (12023): Found entity 1: Empty_Buf File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/Empty_Buf.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-arch File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/fifo.vhd Line: 14
    Info (12023): Found entity 1: fifo File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/fifo.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ring_buffer.vhd
    Info (12022): Found design unit 1: ring_buffer-rtl File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/ring_buffer.vhd Line: 32
    Info (12023): Found entity 1: ring_buffer File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/ring_buffer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ip_fifo.vhd
    Info (12022): Found design unit 1: ip_fifo-SYN File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/IP_FIFO.vhd Line: 60
    Info (12023): Found entity 1: IP_FIFO File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/IP_FIFO.vhd Line: 43
Info (12127): Elaborating entity "Basic_FQ" for the top level hierarchy
Info (12128): Elaborating entity "UART" for hierarchy "UART:inst1"
Info (12128): Elaborating entity "UART_CLK_DIV" for hierarchy "UART:inst1|UART_CLK_DIV:os_clk_divider_i" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/uart.vhd Line: 62
Info (12128): Elaborating entity "UART_DEBOUNCER" for hierarchy "UART:inst1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/uart.vhd Line: 92
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART:inst1|UART_RX:uart_rx_i" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/uart.vhd Line: 113
Info (12128): Elaborating entity "UART_CLK_DIV" for hierarchy "UART:inst1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_rx.vhd Line: 55
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART:inst1|UART_TX:uart_tx_i" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/uart.vhd Line: 135
Info (12128): Elaborating entity "UART_CLK_DIV" for hierarchy "UART:inst1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/comp/uart_tx.vhd Line: 54
Info (12128): Elaborating entity "IP_FIFO" for hierarchy "IP_FIFO:inst15"
Info (12128): Elaborating entity "dcfifo" for hierarchy "IP_FIFO:inst15|dcfifo:dcfifo_component" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/IP_FIFO.vhd Line: 105
Info (12130): Elaborated megafunction instantiation "IP_FIFO:inst15|dcfifo:dcfifo_component" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/IP_FIFO.vhd Line: 105
Info (12133): Instantiated megafunction "IP_FIFO:inst15|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/IP_FIFO.vhd Line: 105
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "131072"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "17"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_krj1.tdf
    Info (12023): Found entity 1: dcfifo_krj1 File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_krj1" for hierarchy "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3i6.tdf
    Info (12023): Found entity 1: a_graycounter_3i6 File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/a_graycounter_3i6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_3i6" for hierarchy "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|a_graycounter_3i6:rdptr_g1p" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_vvb.tdf
    Info (12023): Found entity 1: a_graycounter_vvb File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/a_graycounter_vvb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_vvb" for hierarchy "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|a_graycounter_vvb:wrptr_g1p" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ea61.tdf
    Info (12023): Found entity 1: altsyncram_ea61 File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/altsyncram_ea61.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ea61" for hierarchy "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ok6.tdf
    Info (12023): Found entity 1: decode_ok6 File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/decode_ok6.tdf Line: 23
Info (12128): Elaborating entity "decode_ok6" for hierarchy "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|decode_ok6:decode14" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/altsyncram_ea61.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8f7.tdf
    Info (12023): Found entity 1: mux_8f7 File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/mux_8f7.tdf Line: 23
Info (12128): Elaborating entity "mux_8f7" for hierarchy "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|altsyncram_ea61:fifo_ram|mux_8f7:mux15" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/altsyncram_ea61.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gpl File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/alt_synch_pipe_gpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_gpl" for hierarchy "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dffpipe_1f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_1f9:dffpipe16" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/alt_synch_pipe_gpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hpl File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/alt_synch_pipe_hpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_hpl" for hierarchy "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dffpipe_2f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_2f9:dffpipe19" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/alt_synch_pipe_hpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf
    Info (12023): Found entity 1: cmpr_5h5 File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/cmpr_5h5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_5h5" for hierarchy "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|cmpr_5h5:rdempty_eq_comp1_lsb" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_li5.tdf
    Info (12023): Found entity 1: cmpr_li5 File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/cmpr_li5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_li5" for hierarchy "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|cmpr_li5:wrempty_eq_comp" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf
    Info (12023): Found entity 1: mux_9d7 File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/mux_9d7.tdf Line: 23
Info (12128): Elaborating entity "mux_9d7" for hierarchy "IP_FIFO:inst15|dcfifo:dcfifo_component|dcfifo_krj1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux" File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf Line: 87
Info (12128): Elaborating entity "PIPO_OUT" for hierarchy "PIPO_OUT:inst8"
Info (12128): Elaborating entity "concatBus" for hierarchy "concatBus:inst29"
Info (12128): Elaborating entity "PIPO" for hierarchy "PIPO:inst17"
Info (12128): Elaborating entity "counter" for hierarchy "counter:inst2"
Info (13000): Registers with preset signals will power-up high File: C:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/db/dcfifo_krj1.tdf Line: 59
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DOUT_VLD" is stuck at GND
    Warning (13410): Pin "PARITY_ERROR" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 600 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 461 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4911 megabytes
    Info: Processing ended: Tue Mar 19 17:18:08 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:20


