
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    width:68%;
    height:30%;
    display:block;  
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3, h4 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=neorv32_debug_dm><h1 id="entity-neorv32_debug_dm">Entity: neorv32_debug_dm</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 1105 270"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="345,0 360,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="400" height="250" fill="black" x="360" y="15"></rect><rect id="SvgjsRect1007" width="396" height="245" fill="#fdfd96" x="362" y="17"></rect><text id="SvgjsText1008" font-family="Helvetica" x="340" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="375" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1012" x1="345" y1="30" x2="360" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="340" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="375" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   rstn_i </tspan></text><line id="SvgjsLine1017" x1="345" y1="50" x2="360" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="340" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="375" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   dmi_rstn_i </tspan></text><line id="SvgjsLine1022" x1="345" y1="70" x2="360" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="340" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="375" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   dmi_req_valid_i </tspan></text><line id="SvgjsLine1027" x1="345" y1="90" x2="360" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="340" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(06 downto 0) </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="375" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   dmi_req_addr_i </tspan></text><line id="SvgjsLine1032" x1="345" y1="110" x2="360" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="340" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="375" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   dmi_req_op_i </tspan></text><line id="SvgjsLine1037" x1="345" y1="130" x2="360" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="340" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="375" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   dmi_req_data_i </tspan></text><line id="SvgjsLine1042" x1="345" y1="150" x2="360" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1043" font-family="Helvetica" x="340" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1044" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1045" font-family="Helvetica" x="375" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   dmi_resp_ready_i </tspan></text><line id="SvgjsLine1047" x1="345" y1="170" x2="360" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1048" font-family="Helvetica" x="340" y="169.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1049" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1050" font-family="Helvetica" x="375" y="169.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   cpu_addr_i </tspan></text><line id="SvgjsLine1052" x1="345" y1="190" x2="360" y2="190" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1053" font-family="Helvetica" x="340" y="189.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1054" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1055" font-family="Helvetica" x="375" y="189.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   cpu_rden_i </tspan></text><line id="SvgjsLine1057" x1="345" y1="210" x2="360" y2="210" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1058" font-family="Helvetica" x="340" y="209.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1059" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1060" font-family="Helvetica" x="375" y="209.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1061" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   cpu_wren_i </tspan></text><line id="SvgjsLine1062" x1="345" y1="230" x2="360" y2="230" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1063" font-family="Helvetica" x="340" y="229.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1064" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1065" font-family="Helvetica" x="375" y="229.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1066" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   cpu_data_i </tspan></text><line id="SvgjsLine1067" x1="345" y1="250" x2="360" y2="250" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1068" font-family="Helvetica" x="780" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1069" dy="26" x="780" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1070" font-family="Helvetica" x="745" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1071" dy="26" x="745" svgjs:data="{&quot;newLined&quot;:true}">   dmi_req_ready_o </tspan></text><line id="SvgjsLine1072" x1="760" y1="30" x2="775" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1073" font-family="Helvetica" x="780" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1074" dy="26" x="780" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1075" font-family="Helvetica" x="745" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1076" dy="26" x="745" svgjs:data="{&quot;newLined&quot;:true}">   dmi_resp_valid_o </tspan></text><line id="SvgjsLine1077" x1="760" y1="50" x2="775" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1078" font-family="Helvetica" x="780" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1079" dy="26" x="780" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1080" font-family="Helvetica" x="745" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1081" dy="26" x="745" svgjs:data="{&quot;newLined&quot;:true}">   dmi_resp_data_o </tspan></text><line id="SvgjsLine1082" x1="760" y1="70" x2="775" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1083" font-family="Helvetica" x="780" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1084" dy="26" x="780" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1085" font-family="Helvetica" x="745" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1086" dy="26" x="745" svgjs:data="{&quot;newLined&quot;:true}">   dmi_resp_err_o </tspan></text><line id="SvgjsLine1087" x1="760" y1="90" x2="775" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1088" font-family="Helvetica" x="780" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1089" dy="26" x="780" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1090" font-family="Helvetica" x="745" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1091" dy="26" x="745" svgjs:data="{&quot;newLined&quot;:true}">   cpu_data_o </tspan></text><line id="SvgjsLine1092" x1="760" y1="110" x2="775" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1093" font-family="Helvetica" x="780" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1094" dy="26" x="780" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1095" font-family="Helvetica" x="745" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1096" dy="26" x="745" svgjs:data="{&quot;newLined&quot;:true}">   cpu_ack_o </tspan></text><line id="SvgjsLine1097" x1="760" y1="130" x2="775" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1098" font-family="Helvetica" x="780" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1099" dy="26" x="780" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1100" font-family="Helvetica" x="745" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1101" dy="26" x="745" svgjs:data="{&quot;newLined&quot;:true}">   cpu_ndmrstn_o </tspan></text><line id="SvgjsLine1102" x1="760" y1="150" x2="775" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1103" font-family="Helvetica" x="780" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1104" dy="26" x="780" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1105" font-family="Helvetica" x="745" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1106" dy="26" x="745" svgjs:data="{&quot;newLined&quot;:true}">   cpu_halt_req_o </tspan></text><line id="SvgjsLine1107" x1="760" y1="170" x2="775" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>################################################################################################# # << NEORV32 - RISC-V-Compatible Debug Module (DM) >&gt;                                           # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # Compatible to the "Minimal RISC-V External Debug Spec. Version 0.13.2"                        # # -&gt; "Execution-based" debugging scheme                                                         # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # Key features:                                                                                 # # * register access commands only                                                               # # * auto-execution commands                                                                     # # * for a single hart only                                                                      # # * 2 general purpose program buffer entries                                                    # # * 1 general purpose data buffer entry                                                         # #                                                                                               # # CPU access:                                                                                   # # * ROM for "park loop" code                                                                    # # * program buffer                                                                              # # * data buffer                                                                                 # # * control and status register                                                                 # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # BSD 3-Clause License                                                                          # #                                                                                               # # Copyright (c) 2021, Stephan Nolting. All rights reserved.                                     # #                                                                                               # # Redistribution and use in source and binary forms, with or without modification, are          # # permitted provided that the following conditions are met:                                     # #                                                                                               # # 1. Redistributions of source code must retain the above copyright notice, this list of        # #    conditions and the following disclaimer.                                                   # #                                                                                               # # 2. Redistributions in binary form must reproduce the above copyright notice, this list of     # #    conditions and the following disclaimer in the documentation and/or other materials        # #    provided with the distribution.                                                            # #                                                                                               # # 3. Neither the name of the copyright holder nor the names of its contributors may be used to  # #    endorse or promote products derived from this software without specific prior written      # #    permission.                                                                                # #                                                                                               # # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS   # # OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF               # # MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE    # # COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,     # # EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE # # GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED    # # AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING     # # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED  # # OF THE POSSIBILITY OF SUCH DAMAGE.                                                            # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # The NEORV32 Processor - <a href="https://github.com/stnolting/neorv32">https://github.com/stnolting/neorv32</a>              (c) Stephan Nolting # #################################################################################################</p></div><h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global clock line</td>
</tr>
<tr>
<td>rstn_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global reset line, low-active</td>
</tr>
<tr>
<td>dmi_rstn_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>debug module interface (DMI) --</td>
</tr>
<tr>
<td>dmi_req_valid_i</td>
<td>in</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>dmi_req_ready_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>DMI is allowed to make new requests when set</td>
</tr>
<tr>
<td>dmi_req_addr_i</td>
<td>in</td>
<td>std_ulogic_vector(06 downto 0)</td>
<td></td>
</tr>
<tr>
<td>dmi_req_op_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>0=read, 1=write</td>
</tr>
<tr>
<td>dmi_req_data_i</td>
<td>in</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td></td>
</tr>
<tr>
<td>dmi_resp_valid_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>response valid when set</td>
</tr>
<tr>
<td>dmi_resp_ready_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>ready to receive respond</td>
</tr>
<tr>
<td>dmi_resp_data_o</td>
<td>out</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td></td>
</tr>
<tr>
<td>dmi_resp_err_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>0=ok, 1=error</td>
</tr>
<tr>
<td>cpu_addr_i</td>
<td>in</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>address</td>
</tr>
<tr>
<td>cpu_rden_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>read enable</td>
</tr>
<tr>
<td>cpu_wren_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>write enable</td>
</tr>
<tr>
<td>cpu_data_i</td>
<td>in</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>data in</td>
</tr>
<tr>
<td>cpu_data_o</td>
<td>out</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>data out</td>
</tr>
<tr>
<td>cpu_ack_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>transfer acknowledge</td>
</tr>
<tr>
<td>cpu_ndmrstn_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>soc reset</td>
</tr>
<tr>
<td>cpu_halt_req_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>request hart to halt (enter debug mode)</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>dm_ctrl</td>
<td>dm_ctrl_t</td>
<td></td>
</tr>
<tr>
<td>dm_reg</td>
<td>dm_reg_t</td>
<td></td>
</tr>
<tr>
<td>cpu_progbuf</td>
<td>cpu_progbuf_t</td>
<td></td>
</tr>
<tr>
<td>dci</td>
<td>dci_t</td>
<td></td>
</tr>
<tr>
<td>acc_en</td>
<td>std_ulogic</td>
<td>global access control --</td>
</tr>
<tr>
<td>rden</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>wren</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>maddr</td>
<td>std_ulogic_vector(01 downto 0)</td>
<td></td>
</tr>
<tr>
<td>data_buf</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>data buffer --</td>
</tr>
<tr>
<td>prog_buf</td>
<td>prog_buf_t</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>nscratch_c</td>
<td>std_ulogic_vector(03 downto 0)</td>
<td>"0001"</td>
<td>number of dscratch* registers in CPU = 1</td>
</tr>
<tr>
<td>dataaccess_c</td>
<td>std_ulogic</td>
<td>'1'</td>
<td>1: abstract data is memory-mapped, 0: abstract data is CSR-mapped</td>
</tr>
<tr>
<td>datasize_c</td>
<td>std_ulogic_vector(03 downto 0)</td>
<td>"0001"</td>
<td>number of data registers in memory/CSR space = 1</td>
</tr>
<tr>
<td>dataaddr_c</td>
<td>std_ulogic_vector(11 downto 0)</td>
<td>dm_data_base_c(11 downto 0)</td>
<td>signed base address of data registers in memory/CSR space</td>
</tr>
<tr>
<td>addr_data0_c</td>
<td>std_ulogic_vector(6 downto 0)</td>
<td>"000" &amp; x"4"</td>
<td>available DMI registers --</td>
</tr>
<tr>
<td>addr_dmcontrol_c</td>
<td>std_ulogic_vector(6 downto 0)</td>
<td>"001" &amp; x"0"</td>
<td></td>
</tr>
<tr>
<td>addr_dmstatus_c</td>
<td>std_ulogic_vector(6 downto 0)</td>
<td>"001" &amp; x"1"</td>
<td></td>
</tr>
<tr>
<td>addr_hartinfo_c</td>
<td>std_ulogic_vector(6 downto 0)</td>
<td>"001" &amp; x"2"</td>
<td></td>
</tr>
<tr>
<td>addr_abstractcs_c</td>
<td>std_ulogic_vector(6 downto 0)</td>
<td>"001" &amp; x"6"</td>
<td></td>
</tr>
<tr>
<td>addr_command_c</td>
<td>std_ulogic_vector(6 downto 0)</td>
<td>"001" &amp; x"7"</td>
<td></td>
</tr>
<tr>
<td>addr_abstractauto_c</td>
<td>std_ulogic_vector(6 downto 0)</td>
<td>"001" &amp; x"8"</td>
<td></td>
</tr>
<tr>
<td>addr_nextdm_c</td>
<td>std_ulogic_vector(6 downto 0)</td>
<td>"001" &amp; x"d"</td>
<td></td>
</tr>
<tr>
<td>addr_progbuf0_c</td>
<td>std_ulogic_vector(6 downto 0)</td>
<td>"010" &amp; x"0"</td>
<td></td>
</tr>
<tr>
<td>addr_progbuf1_c</td>
<td>std_ulogic_vector(6 downto 0)</td>
<td>"010" &amp; x"1"</td>
<td></td>
</tr>
<tr>
<td>addr_sbcs_c</td>
<td>std_ulogic_vector(6 downto 0)</td>
<td>"011" &amp; x"8"</td>
<td></td>
</tr>
<tr>
<td>addr_haltsum0_c</td>
<td>std_ulogic_vector(6 downto 0)</td>
<td>"100" &amp; x"0"</td>
<td></td>
</tr>
<tr>
<td>instr_nop_c</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>x"00000013"</td>
<td>nop</td>
</tr>
<tr>
<td>instr_lw_c</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>x"00002003"</td>
<td>lw zero, 0(zero)</td>
</tr>
<tr>
<td>instr_sw_c</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>x"00002023"</td>
<td>sw zero, 0(zero)</td>
</tr>
<tr>
<td>instr_ebreak_c</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>x"00100073"</td>
<td>ebreak</td>
</tr>
<tr>
<td>hi_abb_c</td>
<td>natural</td>
<td>31</td>
<td>high address boundary bit</td>
</tr>
<tr>
<td>lo_abb_c</td>
<td>natural</td>
<td>index_size_f(dm_size_c)</td>
<td>low address boundary bit</td>
</tr>
<tr>
<td>sreg_halt_ack_c</td>
<td>natural</td>
<td>0</td>
<td>-/w: CPU is halted in debug mode and waits in park loop</td>
</tr>
<tr>
<td>sreg_resume_req_c</td>
<td>natural</td>
<td>1</td>
<td>r/-: DM requests CPU to resume</td>
</tr>
<tr>
<td>sreg_resume_ack_c</td>
<td>natural</td>
<td>2</td>
<td>-/w: CPU starts resuming</td>
</tr>
<tr>
<td>sreg_execute_req_c</td>
<td>natural</td>
<td>3</td>
<td>r/-: DM requests to execute program buffer</td>
</tr>
<tr>
<td>sreg_execute_ack_c</td>
<td>natural</td>
<td>4</td>
<td>-/w: CPU starts to execute program buffer</td>
</tr>
<tr>
<td>sreg_exception_ack_c</td>
<td>natural</td>
<td>5</td>
<td>-/w: CPU has detected an exception</td>
</tr>
<tr>
<td>code_rom_file</td>
<td>code_rom_file_t</td>
<td>(     00000000 =&gt; x"0180006f",     00000001 =&gt; x"7b241073",     00000002 =&gt; x"02000413",     00000003 =&gt; x"98802023",     00000004 =&gt; x"7b202473",     00000005 =&gt; x"00100073",     00000006 =&gt; x"7b241073",     00000007 =&gt; x"00100413",     00000008 =&gt; x"98802023",     00000009 =&gt; x"98002403",     00000010 =&gt; x"00847413",     00000011 =&gt; x"02041263",     00000012 =&gt; x"98002403",     00000013 =&gt; x"00247413",     00000014 =&gt; x"00041463",     00000015 =&gt; x"fe9ff06f",     00000016 =&gt; x"00400413",     00000017 =&gt; x"98802023",     00000018 =&gt; x"7b202473",     00000019 =&gt; x"7b200073",     00000020 =&gt; x"01000413",     00000021 =&gt; x"98802023",     00000022 =&gt; x"7b202473",     00000023 =&gt; x"0000100f",     00000024 =&gt; x"88000067",     others   =&gt; x"00100073"  -- ebreak   )</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="types">Types</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>dm_ctrl_state_t</td>
<td>(CMD_IDLE, CMD_EXE_CHECK, CMD_EXE_PREPARE, CMD_EXE_TRIGGER, CMD_EXE_BUSY, CMD_EXE_ERROR)</td>
<td>debug module controller --</td>
</tr>
<tr>
<td>dm_ctrl_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>progbuf_t</td>
<td></td>
<td>debug module DMI registers / access --</td>
</tr>
<tr>
<td>dm_reg_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cpu_progbuf_t</td>
<td></td>
<td>cpu program buffer --</td>
</tr>
<tr>
<td>dci_t</td>
<td></td>
<td><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong>CPU Bus Interface<strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong></strong>Debug Core Interface</td>
</tr>
<tr>
<td>code_rom_file_t</td>
<td></td>
<td>code ROM containing "park loop" --</td>
</tr>
<tr>
<td>prog_buf_t</td>
<td></td>
<td>program buffer access --</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2><ul>
<li>dm_controller: ( clk_i )</li>
</ul><ul>
<li>dmi_write_access: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="debug-module-interface---write-access---------------------------------------------------">Debug Module Interface - Write Access --------------------------------------------------</h2></div><ul>
<li>dmi_read_access: ( clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
always ready for new read/write accesses</p>
<h2 id="debug-module-interface---read-access----------------------------------------------------">Debug Module Interface - Read Access ---------------------------------------------------</h2></div><ul>
<li>write_access: ( clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="write-access----------------------------------------------------------------------------">Write Access ---------------------------------------------------------------------------</h2></div><ul>
<li>read_access: ( clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="read-access-----------------------------------------------------------------------------">Read Access ----------------------------------------------------------------------------</h2></div><br><br><br><br><br><br>