<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>sse2.c source code [linux-4.14.y/lib/raid6/sse2.c] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="raid6_sse_constants "/>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/lib/raid6/sse2.c'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>linux-4.14.y</a>/<a href='..'>lib</a>/<a href='./'>raid6</a>/<a href='sse2.c.html'>sse2.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* -*- linux-c -*- ------------------------------------------------------- *</i></td></tr>
<tr><th id="2">2</th><td><i> *</i></td></tr>
<tr><th id="3">3</th><td><i> *   Copyright 2002 H. Peter Anvin - All Rights Reserved</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> *   This program is free software; you can redistribute it and/or modify</i></td></tr>
<tr><th id="6">6</th><td><i> *   it under the terms of the GNU General Public License as published by</i></td></tr>
<tr><th id="7">7</th><td><i> *   the Free Software Foundation, Inc., 53 Temple Place Ste 330,</i></td></tr>
<tr><th id="8">8</th><td><i> *   Boston MA 02111-1307, USA; either version 2 of the License, or</i></td></tr>
<tr><th id="9">9</th><td><i> *   (at your option) any later version; incorporated herein by reference.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * ----------------------------------------------------------------------- */</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><i>/*</i></td></tr>
<tr><th id="14">14</th><td><i> * raid6/sse2.c</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * SSE-2 implementation of RAID-6 syndrome functions</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/linux/raid/pq.h.html">&lt;linux/raid/pq.h&gt;</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="x86.h.html">"x86.h"</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><em>static</em> <em>const</em> <b>struct</b> <dfn class="type def" id="raid6_sse_constants" title='raid6_sse_constants' data-ref="raid6_sse_constants"><a class="type" href="#raid6_sse_constants" title='raid6_sse_constants' data-ref="raid6_sse_constants">raid6_sse_constants</a></dfn> {</td></tr>
<tr><th id="24">24</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="tu decl field" id="raid6_sse_constants::x1d" title='raid6_sse_constants::x1d' data-type='u64 [2]' data-ref="raid6_sse_constants::x1d">x1d</dfn>[<var>2</var>];</td></tr>
<tr><th id="25">25</th><td>} <dfn class="tu decl def" id="raid6_sse_constants" title='raid6_sse_constants' data-type='const struct raid6_sse_constants' data-ref="raid6_sse_constants">raid6_sse_constants</dfn>  <b>__attribute__</b>((aligned(<var>16</var>))) = {</td></tr>
<tr><th id="26">26</th><td>	{ <var>0x1d1d1d1d1d1d1d1dULL</var>, <var>0x1d1d1d1d1d1d1d1dULL</var> },</td></tr>
<tr><th id="27">27</th><td>};</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="raid6_have_sse2" title='raid6_have_sse2' data-type='int raid6_have_sse2()' data-ref="raid6_have_sse2">raid6_have_sse2</dfn>(<em>void</em>)</td></tr>
<tr><th id="30">30</th><td>{</td></tr>
<tr><th id="31">31</th><td>	<i>/* Not really boot_cpu but "all_cpus" */</i></td></tr>
<tr><th id="32">32</th><td>	<b>return</b> <a class="macro" href="../../arch/x86/include/asm/cpufeature.h.html#129" title="(__builtin_constant_p(( 0*32+23)) &amp;&amp; ( (((( 0*32+23))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 0*32+23))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 0*32+23))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; 0 )) || (((( 0*32+23))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 0*32+23))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; (0) )) || (((( 0*32+23))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; 0 )) || (((( 0*32+23))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; 0 )) || (((( 0*32+23))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; 0 )) || (((( 0*32+23))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; 0 )) || (((( 0*32+23))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; 0 )) || (((( 0*32+23))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; 0 )) || (((( 0*32+23))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; 0 )) || (((( 0*32+23))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; 0 )) || (((( 0*32+23))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; 0 )) || (((( 0*32+23))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; 0 )) || (((( 0*32+23))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; 0 )) || (((( 0*32+23))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; (0) )) || (((( 0*32+23))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; 0 )) || (((( 0*32+23))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 0*32+23))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 0*32+23))) ? constant_test_bit((( 0*32+23)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 0*32+23)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))" data-ref="_M/boot_cpu_has">boot_cpu_has</a>(<a class="macro" href="../../arch/x86/include/asm/cpufeatures.h.html#50" title="( 0*32+23)" data-ref="_M/X86_FEATURE_MMX">X86_FEATURE_MMX</a>) &amp;&amp;</td></tr>
<tr><th id="33">33</th><td>		<a class="macro" href="../../arch/x86/include/asm/cpufeature.h.html#129" title="(__builtin_constant_p(( 0*32+24)) &amp;&amp; ( (((( 0*32+24))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 0*32+24))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 0*32+24))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; 0 )) || (((( 0*32+24))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 0*32+24))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; (0) )) || (((( 0*32+24))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; 0 )) || (((( 0*32+24))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; 0 )) || (((( 0*32+24))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; 0 )) || (((( 0*32+24))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; 0 )) || (((( 0*32+24))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; 0 )) || (((( 0*32+24))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; 0 )) || (((( 0*32+24))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; 0 )) || (((( 0*32+24))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; 0 )) || (((( 0*32+24))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; 0 )) || (((( 0*32+24))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; 0 )) || (((( 0*32+24))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; 0 )) || (((( 0*32+24))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; (0) )) || (((( 0*32+24))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; 0 )) || (((( 0*32+24))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 0*32+24))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 0*32+24))) ? constant_test_bit((( 0*32+24)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 0*32+24)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))" data-ref="_M/boot_cpu_has">boot_cpu_has</a>(<a class="macro" href="../../arch/x86/include/asm/cpufeatures.h.html#51" title="( 0*32+24)" data-ref="_M/X86_FEATURE_FXSR">X86_FEATURE_FXSR</a>) &amp;&amp;</td></tr>
<tr><th id="34">34</th><td>		<a class="macro" href="../../arch/x86/include/asm/cpufeature.h.html#129" title="(__builtin_constant_p(( 0*32+25)) &amp;&amp; ( (((( 0*32+25))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 0*32+25))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 0*32+25))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; 0 )) || (((( 0*32+25))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 0*32+25))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; (0) )) || (((( 0*32+25))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; 0 )) || (((( 0*32+25))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; 0 )) || (((( 0*32+25))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; 0 )) || (((( 0*32+25))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; 0 )) || (((( 0*32+25))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; 0 )) || (((( 0*32+25))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; 0 )) || (((( 0*32+25))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; 0 )) || (((( 0*32+25))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; 0 )) || (((( 0*32+25))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; 0 )) || (((( 0*32+25))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; 0 )) || (((( 0*32+25))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; 0 )) || (((( 0*32+25))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; (0) )) || (((( 0*32+25))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; 0 )) || (((( 0*32+25))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 0*32+25))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 0*32+25))) ? constant_test_bit((( 0*32+25)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 0*32+25)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))" data-ref="_M/boot_cpu_has">boot_cpu_has</a>(<a class="macro" href="../../arch/x86/include/asm/cpufeatures.h.html#52" title="( 0*32+25)" data-ref="_M/X86_FEATURE_XMM">X86_FEATURE_XMM</a>) &amp;&amp;</td></tr>
<tr><th id="35">35</th><td>		<a class="macro" href="../../arch/x86/include/asm/cpufeature.h.html#129" title="(__builtin_constant_p(( 0*32+26)) &amp;&amp; ( (((( 0*32+26))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 0*32+26))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 0*32+26))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 0*32+26))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; (0) )) || (((( 0*32+26))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; (0) )) || (((( 0*32+26))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (((( 0*32+26))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 0*32+26))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 0*32+26))) ? constant_test_bit((( 0*32+26)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 0*32+26)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))" data-ref="_M/boot_cpu_has">boot_cpu_has</a>(<a class="macro" href="../../arch/x86/include/asm/cpufeatures.h.html#53" title="( 0*32+26)" data-ref="_M/X86_FEATURE_XMM2">X86_FEATURE_XMM2</a>);</td></tr>
<tr><th id="36">36</th><td>}</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i  data-doc="raid6_sse21_gen_syndrome">/*</i></td></tr>
<tr><th id="39">39</th><td><i  data-doc="raid6_sse21_gen_syndrome"> * Plain SSE2 implementation</i></td></tr>
<tr><th id="40">40</th><td><i  data-doc="raid6_sse21_gen_syndrome"> */</i></td></tr>
<tr><th id="41">41</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="raid6_sse21_gen_syndrome" title='raid6_sse21_gen_syndrome' data-type='void raid6_sse21_gen_syndrome(int disks, size_t bytes, void ** ptrs)' data-ref="raid6_sse21_gen_syndrome">raid6_sse21_gen_syndrome</dfn>(<em>int</em> <dfn class="local col1 decl" id="1disks" title='disks' data-type='int' data-ref="1disks">disks</dfn>, <a class="typedef" href="../../include/linux/types.h.html#size_t" title='size_t' data-type='__kernel_size_t' data-ref="size_t">size_t</a> <dfn class="local col2 decl" id="2bytes" title='bytes' data-type='size_t' data-ref="2bytes">bytes</dfn>, <em>void</em> **<dfn class="local col3 decl" id="3ptrs" title='ptrs' data-type='void **' data-ref="3ptrs">ptrs</dfn>)</td></tr>
<tr><th id="42">42</th><td>{</td></tr>
<tr><th id="43">43</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> **<dfn class="local col4 decl" id="4dptr" title='dptr' data-type='u8 **' data-ref="4dptr">dptr</dfn> = (<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> **)<a class="local col3 ref" href="#3ptrs" title='ptrs' data-ref="3ptrs">ptrs</a>;</td></tr>
<tr><th id="44">44</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col5 decl" id="5p" title='p' data-type='u8 *' data-ref="5p">p</dfn>, *<dfn class="local col6 decl" id="6q" title='q' data-type='u8 *' data-ref="6q">q</dfn>;</td></tr>
<tr><th id="45">45</th><td>	<em>int</em> <dfn class="local col7 decl" id="7d" title='d' data-type='int' data-ref="7d">d</dfn>, <dfn class="local col8 decl" id="8z" title='z' data-type='int' data-ref="8z">z</dfn>, <dfn class="local col9 decl" id="9z0" title='z0' data-type='int' data-ref="9z0">z0</dfn>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>	<a class="local col9 ref" href="#9z0" title='z0' data-ref="9z0">z0</a> = <a class="local col1 ref" href="#1disks" title='disks' data-ref="1disks">disks</a> - <var>3</var>;		<i>/* Highest data disk */</i></td></tr>
<tr><th id="48">48</th><td>	<a class="local col5 ref" href="#5p" title='p' data-ref="5p">p</a> = <a class="local col4 ref" href="#4dptr" title='dptr' data-ref="4dptr">dptr</a>[<a class="local col9 ref" href="#9z0" title='z0' data-ref="9z0">z0</a>+<var>1</var>];		<i>/* XOR parity */</i></td></tr>
<tr><th id="49">49</th><td>	<a class="local col6 ref" href="#6q" title='q' data-ref="6q">q</a> = <a class="local col4 ref" href="#4dptr" title='dptr' data-ref="4dptr">dptr</a>[<a class="local col9 ref" href="#9z0" title='z0' data-ref="9z0">z0</a>+<var>2</var>];		<i>/* RS syndrome */</i></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>	<a class="ref fn" href="../../arch/x86/include/asm/fpu/api.h.html#kernel_fpu_begin" title='kernel_fpu_begin' data-ref="kernel_fpu_begin">kernel_fpu_begin</a>();</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>	<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm0"</q> : : <q>"m"</q> (<a class="tu ref" href="#raid6_sse_constants" title='raid6_sse_constants' data-use='m' data-ref="raid6_sse_constants">raid6_sse_constants</a>.<a class="tu ref field" href="#raid6_sse_constants::x1d" title='raid6_sse_constants::x1d' data-ref="raid6_sse_constants::x1d">x1d</a>[<var>0</var>]));</td></tr>
<tr><th id="54">54</th><td>	<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm5"</q>);	<i>/* Zero temp */</i></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>	<b>for</b> ( <a class="local col7 ref" href="#7d" title='d' data-ref="7d">d</a> = <var>0</var> ; <a class="local col7 ref" href="#7d" title='d' data-ref="7d">d</a> &lt; <a class="local col2 ref" href="#2bytes" title='bytes' data-ref="2bytes">bytes</a> ; <a class="local col7 ref" href="#7d" title='d' data-ref="7d">d</a> += <var>16</var> ) {</td></tr>
<tr><th id="57">57</th><td>		<b>asm</b> <em>volatile</em>(<q>"prefetchnta %0"</q> : : <q>"m"</q> (<a class="local col4 ref" href="#4dptr" title='dptr' data-ref="4dptr">dptr</a>[<a class="local col9 ref" href="#9z0" title='z0' data-ref="9z0">z0</a>][<a class="local col7 ref" href="#7d" title='d' data-ref="7d">d</a>]));</td></tr>
<tr><th id="58">58</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm2"</q> : : <q>"m"</q> (<a class="local col4 ref" href="#4dptr" title='dptr' data-ref="4dptr">dptr</a>[<a class="local col9 ref" href="#9z0" title='z0' data-ref="9z0">z0</a>][<a class="local col7 ref" href="#7d" title='d' data-ref="7d">d</a>])); <i>/* P[0] */</i></td></tr>
<tr><th id="59">59</th><td>		<b>asm</b> <em>volatile</em>(<q>"prefetchnta %0"</q> : : <q>"m"</q> (<a class="local col4 ref" href="#4dptr" title='dptr' data-ref="4dptr">dptr</a>[<a class="local col9 ref" href="#9z0" title='z0' data-ref="9z0">z0</a>-<var>1</var>][<a class="local col7 ref" href="#7d" title='d' data-ref="7d">d</a>]));</td></tr>
<tr><th id="60">60</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %xmm2,%xmm4"</q>); <i>/* Q[0] */</i></td></tr>
<tr><th id="61">61</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm6"</q> : : <q>"m"</q> (<a class="local col4 ref" href="#4dptr" title='dptr' data-ref="4dptr">dptr</a>[<a class="local col9 ref" href="#9z0" title='z0' data-ref="9z0">z0</a>-<var>1</var>][<a class="local col7 ref" href="#7d" title='d' data-ref="7d">d</a>]));</td></tr>
<tr><th id="62">62</th><td>		<b>for</b> ( <a class="local col8 ref" href="#8z" title='z' data-ref="8z">z</a> = <a class="local col9 ref" href="#9z0" title='z0' data-ref="9z0">z0</a>-<var>2</var> ; <a class="local col8 ref" href="#8z" title='z' data-ref="8z">z</a> &gt;= <var>0</var> ; <a class="local col8 ref" href="#8z" title='z' data-ref="8z">z</a>-- ) {</td></tr>
<tr><th id="63">63</th><td>			<b>asm</b> <em>volatile</em>(<q>"prefetchnta %0"</q> : : <q>"m"</q> (<a class="local col4 ref" href="#4dptr" title='dptr' data-ref="4dptr">dptr</a>[<a class="local col8 ref" href="#8z" title='z' data-ref="8z">z</a>][<a class="local col7 ref" href="#7d" title='d' data-ref="7d">d</a>]));</td></tr>
<tr><th id="64">64</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm4,%xmm5"</q>);</td></tr>
<tr><th id="65">65</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm4,%xmm4"</q>);</td></tr>
<tr><th id="66">66</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm5"</q>);</td></tr>
<tr><th id="67">67</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm4"</q>);</td></tr>
<tr><th id="68">68</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm5"</q>);</td></tr>
<tr><th id="69">69</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm6,%xmm2"</q>);</td></tr>
<tr><th id="70">70</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm6,%xmm4"</q>);</td></tr>
<tr><th id="71">71</th><td>			<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm6"</q> : : <q>"m"</q> (<a class="local col4 ref" href="#4dptr" title='dptr' data-ref="4dptr">dptr</a>[<a class="local col8 ref" href="#8z" title='z' data-ref="8z">z</a>][<a class="local col7 ref" href="#7d" title='d' data-ref="7d">d</a>]));</td></tr>
<tr><th id="72">72</th><td>		}</td></tr>
<tr><th id="73">73</th><td>		<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm4,%xmm5"</q>);</td></tr>
<tr><th id="74">74</th><td>		<b>asm</b> <em>volatile</em>(<q>"paddb %xmm4,%xmm4"</q>);</td></tr>
<tr><th id="75">75</th><td>		<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm5"</q>);</td></tr>
<tr><th id="76">76</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm4"</q>);</td></tr>
<tr><th id="77">77</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm5"</q>);</td></tr>
<tr><th id="78">78</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm6,%xmm2"</q>);</td></tr>
<tr><th id="79">79</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm6,%xmm4"</q>);</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm2,%0"</q> : <q>"=m"</q> (<a class="local col5 ref" href="#5p" title='p' data-ref="5p">p</a>[<a class="local col7 ref" href="#7d" title='d' data-ref="7d">d</a>]));</td></tr>
<tr><th id="82">82</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm2,%xmm2"</q>);</td></tr>
<tr><th id="83">83</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm4,%0"</q> : <q>"=m"</q> (<a class="local col6 ref" href="#6q" title='q' data-ref="6q">q</a>[<a class="local col7 ref" href="#7d" title='d' data-ref="7d">d</a>]));</td></tr>
<tr><th id="84">84</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm4,%xmm4"</q>);</td></tr>
<tr><th id="85">85</th><td>	}</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>	<b>asm</b> <em>volatile</em>(<q>"sfence"</q> : : : <q>"memory"</q>);</td></tr>
<tr><th id="88">88</th><td>	<a class="ref fn" href="../../arch/x86/include/asm/fpu/api.h.html#kernel_fpu_end" title='kernel_fpu_end' data-ref="kernel_fpu_end">kernel_fpu_end</a>();</td></tr>
<tr><th id="89">89</th><td>}</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="raid6_sse21_xor_syndrome" title='raid6_sse21_xor_syndrome' data-type='void raid6_sse21_xor_syndrome(int disks, int start, int stop, size_t bytes, void ** ptrs)' data-ref="raid6_sse21_xor_syndrome">raid6_sse21_xor_syndrome</dfn>(<em>int</em> <dfn class="local col0 decl" id="10disks" title='disks' data-type='int' data-ref="10disks">disks</dfn>, <em>int</em> <dfn class="local col1 decl" id="11start" title='start' data-type='int' data-ref="11start">start</dfn>, <em>int</em> <dfn class="local col2 decl" id="12stop" title='stop' data-type='int' data-ref="12stop">stop</dfn>,</td></tr>
<tr><th id="93">93</th><td>				     <a class="typedef" href="../../include/linux/types.h.html#size_t" title='size_t' data-type='__kernel_size_t' data-ref="size_t">size_t</a> <dfn class="local col3 decl" id="13bytes" title='bytes' data-type='size_t' data-ref="13bytes">bytes</dfn>, <em>void</em> **<dfn class="local col4 decl" id="14ptrs" title='ptrs' data-type='void **' data-ref="14ptrs">ptrs</dfn>)</td></tr>
<tr><th id="94">94</th><td> {</td></tr>
<tr><th id="95">95</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> **<dfn class="local col5 decl" id="15dptr" title='dptr' data-type='u8 **' data-ref="15dptr">dptr</dfn> = (<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> **)<a class="local col4 ref" href="#14ptrs" title='ptrs' data-ref="14ptrs">ptrs</a>;</td></tr>
<tr><th id="96">96</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col6 decl" id="16p" title='p' data-type='u8 *' data-ref="16p">p</dfn>, *<dfn class="local col7 decl" id="17q" title='q' data-type='u8 *' data-ref="17q">q</dfn>;</td></tr>
<tr><th id="97">97</th><td>	<em>int</em> <dfn class="local col8 decl" id="18d" title='d' data-type='int' data-ref="18d">d</dfn>, <dfn class="local col9 decl" id="19z" title='z' data-type='int' data-ref="19z">z</dfn>, <dfn class="local col0 decl" id="20z0" title='z0' data-type='int' data-ref="20z0">z0</dfn>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>	<a class="local col0 ref" href="#20z0" title='z0' data-ref="20z0">z0</a> = <a class="local col2 ref" href="#12stop" title='stop' data-ref="12stop">stop</a>;		<i>/* P/Q right side optimization */</i></td></tr>
<tr><th id="100">100</th><td>	<a class="local col6 ref" href="#16p" title='p' data-ref="16p">p</a> = <a class="local col5 ref" href="#15dptr" title='dptr' data-ref="15dptr">dptr</a>[<a class="local col0 ref" href="#10disks" title='disks' data-ref="10disks">disks</a>-<var>2</var>];	<i>/* XOR parity */</i></td></tr>
<tr><th id="101">101</th><td>	<a class="local col7 ref" href="#17q" title='q' data-ref="17q">q</a> = <a class="local col5 ref" href="#15dptr" title='dptr' data-ref="15dptr">dptr</a>[<a class="local col0 ref" href="#10disks" title='disks' data-ref="10disks">disks</a>-<var>1</var>];	<i>/* RS syndrome */</i></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>	<a class="ref fn" href="../../arch/x86/include/asm/fpu/api.h.html#kernel_fpu_begin" title='kernel_fpu_begin' data-ref="kernel_fpu_begin">kernel_fpu_begin</a>();</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>	<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm0"</q> : : <q>"m"</q> (<a class="tu ref" href="#raid6_sse_constants" title='raid6_sse_constants' data-use='m' data-ref="raid6_sse_constants">raid6_sse_constants</a>.<a class="tu ref field" href="#raid6_sse_constants::x1d" title='raid6_sse_constants::x1d' data-ref="raid6_sse_constants::x1d">x1d</a>[<var>0</var>]));</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>	<b>for</b> ( <a class="local col8 ref" href="#18d" title='d' data-ref="18d">d</a> = <var>0</var> ; <a class="local col8 ref" href="#18d" title='d' data-ref="18d">d</a> &lt; <a class="local col3 ref" href="#13bytes" title='bytes' data-ref="13bytes">bytes</a> ; <a class="local col8 ref" href="#18d" title='d' data-ref="18d">d</a> += <var>16</var> ) {</td></tr>
<tr><th id="108">108</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm4"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#15dptr" title='dptr' data-ref="15dptr">dptr</a>[<a class="local col0 ref" href="#20z0" title='z0' data-ref="20z0">z0</a>][<a class="local col8 ref" href="#18d" title='d' data-ref="18d">d</a>]));</td></tr>
<tr><th id="109">109</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm2"</q> : : <q>"m"</q> (<a class="local col6 ref" href="#16p" title='p' data-ref="16p">p</a>[<a class="local col8 ref" href="#18d" title='d' data-ref="18d">d</a>]));</td></tr>
<tr><th id="110">110</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm4,%xmm2"</q>);</td></tr>
<tr><th id="111">111</th><td>		<i>/* P/Q data pages */</i></td></tr>
<tr><th id="112">112</th><td>		<b>for</b> ( <a class="local col9 ref" href="#19z" title='z' data-ref="19z">z</a> = <a class="local col0 ref" href="#20z0" title='z0' data-ref="20z0">z0</a>-<var>1</var> ; <a class="local col9 ref" href="#19z" title='z' data-ref="19z">z</a> &gt;= <a class="local col1 ref" href="#11start" title='start' data-ref="11start">start</a> ; <a class="local col9 ref" href="#19z" title='z' data-ref="19z">z</a>-- ) {</td></tr>
<tr><th id="113">113</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm5"</q>);</td></tr>
<tr><th id="114">114</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm4,%xmm5"</q>);</td></tr>
<tr><th id="115">115</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm4,%xmm4"</q>);</td></tr>
<tr><th id="116">116</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm5"</q>);</td></tr>
<tr><th id="117">117</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm4"</q>);</td></tr>
<tr><th id="118">118</th><td>			<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm5"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#15dptr" title='dptr' data-ref="15dptr">dptr</a>[<a class="local col9 ref" href="#19z" title='z' data-ref="19z">z</a>][<a class="local col8 ref" href="#18d" title='d' data-ref="18d">d</a>]));</td></tr>
<tr><th id="119">119</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm2"</q>);</td></tr>
<tr><th id="120">120</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm4"</q>);</td></tr>
<tr><th id="121">121</th><td>		}</td></tr>
<tr><th id="122">122</th><td>		<i>/* P/Q left side optimization */</i></td></tr>
<tr><th id="123">123</th><td>		<b>for</b> ( <a class="local col9 ref" href="#19z" title='z' data-ref="19z">z</a> = <a class="local col1 ref" href="#11start" title='start' data-ref="11start">start</a>-<var>1</var> ; <a class="local col9 ref" href="#19z" title='z' data-ref="19z">z</a> &gt;= <var>0</var> ; <a class="local col9 ref" href="#19z" title='z' data-ref="19z">z</a>-- ) {</td></tr>
<tr><th id="124">124</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm5"</q>);</td></tr>
<tr><th id="125">125</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm4,%xmm5"</q>);</td></tr>
<tr><th id="126">126</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm4,%xmm4"</q>);</td></tr>
<tr><th id="127">127</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm5"</q>);</td></tr>
<tr><th id="128">128</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm4"</q>);</td></tr>
<tr><th id="129">129</th><td>		}</td></tr>
<tr><th id="130">130</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %0,%%xmm4"</q> : : <q>"m"</q> (<a class="local col7 ref" href="#17q" title='q' data-ref="17q">q</a>[<a class="local col8 ref" href="#18d" title='d' data-ref="18d">d</a>]));</td></tr>
<tr><th id="131">131</th><td>		<i>/* Don't use movntdq for r/w memory area &lt; cache line */</i></td></tr>
<tr><th id="132">132</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %%xmm4,%0"</q> : <q>"=m"</q> (<a class="local col7 ref" href="#17q" title='q' data-ref="17q">q</a>[<a class="local col8 ref" href="#18d" title='d' data-ref="18d">d</a>]));</td></tr>
<tr><th id="133">133</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %%xmm2,%0"</q> : <q>"=m"</q> (<a class="local col6 ref" href="#16p" title='p' data-ref="16p">p</a>[<a class="local col8 ref" href="#18d" title='d' data-ref="18d">d</a>]));</td></tr>
<tr><th id="134">134</th><td>	}</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>	<b>asm</b> <em>volatile</em>(<q>"sfence"</q> : : : <q>"memory"</q>);</td></tr>
<tr><th id="137">137</th><td>	<a class="ref fn" href="../../arch/x86/include/asm/fpu/api.h.html#kernel_fpu_end" title='kernel_fpu_end' data-ref="kernel_fpu_end">kernel_fpu_end</a>();</td></tr>
<tr><th id="138">138</th><td>}</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><em>const</em> <b>struct</b> <a class="type" href="../../include/linux/raid/pq.h.html#raid6_calls" title='raid6_calls' data-ref="raid6_calls">raid6_calls</a> <dfn class="decl def" id="raid6_sse2x1" title='raid6_sse2x1' data-ref="raid6_sse2x1">raid6_sse2x1</dfn> = {</td></tr>
<tr><th id="141">141</th><td>	<a class="tu ref fn" href="#raid6_sse21_gen_syndrome" title='raid6_sse21_gen_syndrome' data-ref="raid6_sse21_gen_syndrome">raid6_sse21_gen_syndrome</a>,</td></tr>
<tr><th id="142">142</th><td>	<a class="tu ref fn" href="#raid6_sse21_xor_syndrome" title='raid6_sse21_xor_syndrome' data-ref="raid6_sse21_xor_syndrome">raid6_sse21_xor_syndrome</a>,</td></tr>
<tr><th id="143">143</th><td>	<a class="tu ref fn" href="#raid6_have_sse2" title='raid6_have_sse2' data-ref="raid6_have_sse2">raid6_have_sse2</a>,</td></tr>
<tr><th id="144">144</th><td>	<q>"sse2x1"</q>,</td></tr>
<tr><th id="145">145</th><td>	<var>1</var>			<i>/* Has cache hints */</i></td></tr>
<tr><th id="146">146</th><td>};</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i  data-doc="raid6_sse22_gen_syndrome">/*</i></td></tr>
<tr><th id="149">149</th><td><i  data-doc="raid6_sse22_gen_syndrome"> * Unrolled-by-2 SSE2 implementation</i></td></tr>
<tr><th id="150">150</th><td><i  data-doc="raid6_sse22_gen_syndrome"> */</i></td></tr>
<tr><th id="151">151</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="raid6_sse22_gen_syndrome" title='raid6_sse22_gen_syndrome' data-type='void raid6_sse22_gen_syndrome(int disks, size_t bytes, void ** ptrs)' data-ref="raid6_sse22_gen_syndrome">raid6_sse22_gen_syndrome</dfn>(<em>int</em> <dfn class="local col1 decl" id="21disks" title='disks' data-type='int' data-ref="21disks">disks</dfn>, <a class="typedef" href="../../include/linux/types.h.html#size_t" title='size_t' data-type='__kernel_size_t' data-ref="size_t">size_t</a> <dfn class="local col2 decl" id="22bytes" title='bytes' data-type='size_t' data-ref="22bytes">bytes</dfn>, <em>void</em> **<dfn class="local col3 decl" id="23ptrs" title='ptrs' data-type='void **' data-ref="23ptrs">ptrs</dfn>)</td></tr>
<tr><th id="152">152</th><td>{</td></tr>
<tr><th id="153">153</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> **<dfn class="local col4 decl" id="24dptr" title='dptr' data-type='u8 **' data-ref="24dptr">dptr</dfn> = (<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> **)<a class="local col3 ref" href="#23ptrs" title='ptrs' data-ref="23ptrs">ptrs</a>;</td></tr>
<tr><th id="154">154</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col5 decl" id="25p" title='p' data-type='u8 *' data-ref="25p">p</dfn>, *<dfn class="local col6 decl" id="26q" title='q' data-type='u8 *' data-ref="26q">q</dfn>;</td></tr>
<tr><th id="155">155</th><td>	<em>int</em> <dfn class="local col7 decl" id="27d" title='d' data-type='int' data-ref="27d">d</dfn>, <dfn class="local col8 decl" id="28z" title='z' data-type='int' data-ref="28z">z</dfn>, <dfn class="local col9 decl" id="29z0" title='z0' data-type='int' data-ref="29z0">z0</dfn>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>	<a class="local col9 ref" href="#29z0" title='z0' data-ref="29z0">z0</a> = <a class="local col1 ref" href="#21disks" title='disks' data-ref="21disks">disks</a> - <var>3</var>;		<i>/* Highest data disk */</i></td></tr>
<tr><th id="158">158</th><td>	<a class="local col5 ref" href="#25p" title='p' data-ref="25p">p</a> = <a class="local col4 ref" href="#24dptr" title='dptr' data-ref="24dptr">dptr</a>[<a class="local col9 ref" href="#29z0" title='z0' data-ref="29z0">z0</a>+<var>1</var>];		<i>/* XOR parity */</i></td></tr>
<tr><th id="159">159</th><td>	<a class="local col6 ref" href="#26q" title='q' data-ref="26q">q</a> = <a class="local col4 ref" href="#24dptr" title='dptr' data-ref="24dptr">dptr</a>[<a class="local col9 ref" href="#29z0" title='z0' data-ref="29z0">z0</a>+<var>2</var>];		<i>/* RS syndrome */</i></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>	<a class="ref fn" href="../../arch/x86/include/asm/fpu/api.h.html#kernel_fpu_begin" title='kernel_fpu_begin' data-ref="kernel_fpu_begin">kernel_fpu_begin</a>();</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>	<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm0"</q> : : <q>"m"</q> (<a class="tu ref" href="#raid6_sse_constants" title='raid6_sse_constants' data-use='m' data-ref="raid6_sse_constants">raid6_sse_constants</a>.<a class="tu ref field" href="#raid6_sse_constants::x1d" title='raid6_sse_constants::x1d' data-ref="raid6_sse_constants::x1d">x1d</a>[<var>0</var>]));</td></tr>
<tr><th id="164">164</th><td>	<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm5"</q>); <i>/* Zero temp */</i></td></tr>
<tr><th id="165">165</th><td>	<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm7"</q>); <i>/* Zero temp */</i></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>	<i>/* We uniformly assume a single prefetch covers at least 32 bytes */</i></td></tr>
<tr><th id="168">168</th><td>	<b>for</b> ( <a class="local col7 ref" href="#27d" title='d' data-ref="27d">d</a> = <var>0</var> ; <a class="local col7 ref" href="#27d" title='d' data-ref="27d">d</a> &lt; <a class="local col2 ref" href="#22bytes" title='bytes' data-ref="22bytes">bytes</a> ; <a class="local col7 ref" href="#27d" title='d' data-ref="27d">d</a> += <var>32</var> ) {</td></tr>
<tr><th id="169">169</th><td>		<b>asm</b> <em>volatile</em>(<q>"prefetchnta %0"</q> : : <q>"m"</q> (<a class="local col4 ref" href="#24dptr" title='dptr' data-ref="24dptr">dptr</a>[<a class="local col9 ref" href="#29z0" title='z0' data-ref="29z0">z0</a>][<a class="local col7 ref" href="#27d" title='d' data-ref="27d">d</a>]));</td></tr>
<tr><th id="170">170</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm2"</q> : : <q>"m"</q> (<a class="local col4 ref" href="#24dptr" title='dptr' data-ref="24dptr">dptr</a>[<a class="local col9 ref" href="#29z0" title='z0' data-ref="29z0">z0</a>][<a class="local col7 ref" href="#27d" title='d' data-ref="27d">d</a>]));    <i>/* P[0] */</i></td></tr>
<tr><th id="171">171</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm3"</q> : : <q>"m"</q> (<a class="local col4 ref" href="#24dptr" title='dptr' data-ref="24dptr">dptr</a>[<a class="local col9 ref" href="#29z0" title='z0' data-ref="29z0">z0</a>][<a class="local col7 ref" href="#27d" title='d' data-ref="27d">d</a>+<var>16</var>])); <i>/* P[1] */</i></td></tr>
<tr><th id="172">172</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %xmm2,%xmm4"</q>); <i>/* Q[0] */</i></td></tr>
<tr><th id="173">173</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %xmm3,%xmm6"</q>); <i>/* Q[1] */</i></td></tr>
<tr><th id="174">174</th><td>		<b>for</b> ( <a class="local col8 ref" href="#28z" title='z' data-ref="28z">z</a> = <a class="local col9 ref" href="#29z0" title='z0' data-ref="29z0">z0</a>-<var>1</var> ; <a class="local col8 ref" href="#28z" title='z' data-ref="28z">z</a> &gt;= <var>0</var> ; <a class="local col8 ref" href="#28z" title='z' data-ref="28z">z</a>-- ) {</td></tr>
<tr><th id="175">175</th><td>			<b>asm</b> <em>volatile</em>(<q>"prefetchnta %0"</q> : : <q>"m"</q> (<a class="local col4 ref" href="#24dptr" title='dptr' data-ref="24dptr">dptr</a>[<a class="local col8 ref" href="#28z" title='z' data-ref="28z">z</a>][<a class="local col7 ref" href="#27d" title='d' data-ref="27d">d</a>]));</td></tr>
<tr><th id="176">176</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm4,%xmm5"</q>);</td></tr>
<tr><th id="177">177</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm6,%xmm7"</q>);</td></tr>
<tr><th id="178">178</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm4,%xmm4"</q>);</td></tr>
<tr><th id="179">179</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm6,%xmm6"</q>);</td></tr>
<tr><th id="180">180</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm5"</q>);</td></tr>
<tr><th id="181">181</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm7"</q>);</td></tr>
<tr><th id="182">182</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm4"</q>);</td></tr>
<tr><th id="183">183</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm6"</q>);</td></tr>
<tr><th id="184">184</th><td>			<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm5"</q> : : <q>"m"</q> (<a class="local col4 ref" href="#24dptr" title='dptr' data-ref="24dptr">dptr</a>[<a class="local col8 ref" href="#28z" title='z' data-ref="28z">z</a>][<a class="local col7 ref" href="#27d" title='d' data-ref="27d">d</a>]));</td></tr>
<tr><th id="185">185</th><td>			<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm7"</q> : : <q>"m"</q> (<a class="local col4 ref" href="#24dptr" title='dptr' data-ref="24dptr">dptr</a>[<a class="local col8 ref" href="#28z" title='z' data-ref="28z">z</a>][<a class="local col7 ref" href="#27d" title='d' data-ref="27d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="186">186</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm2"</q>);</td></tr>
<tr><th id="187">187</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm3"</q>);</td></tr>
<tr><th id="188">188</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm4"</q>);</td></tr>
<tr><th id="189">189</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm6"</q>);</td></tr>
<tr><th id="190">190</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm5"</q>);</td></tr>
<tr><th id="191">191</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm7"</q>);</td></tr>
<tr><th id="192">192</th><td>		}</td></tr>
<tr><th id="193">193</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm2,%0"</q> : <q>"=m"</q> (<a class="local col5 ref" href="#25p" title='p' data-ref="25p">p</a>[<a class="local col7 ref" href="#27d" title='d' data-ref="27d">d</a>]));</td></tr>
<tr><th id="194">194</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm3,%0"</q> : <q>"=m"</q> (<a class="local col5 ref" href="#25p" title='p' data-ref="25p">p</a>[<a class="local col7 ref" href="#27d" title='d' data-ref="27d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="195">195</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm4,%0"</q> : <q>"=m"</q> (<a class="local col6 ref" href="#26q" title='q' data-ref="26q">q</a>[<a class="local col7 ref" href="#27d" title='d' data-ref="27d">d</a>]));</td></tr>
<tr><th id="196">196</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm6,%0"</q> : <q>"=m"</q> (<a class="local col6 ref" href="#26q" title='q' data-ref="26q">q</a>[<a class="local col7 ref" href="#27d" title='d' data-ref="27d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="197">197</th><td>	}</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>	<b>asm</b> <em>volatile</em>(<q>"sfence"</q> : : : <q>"memory"</q>);</td></tr>
<tr><th id="200">200</th><td>	<a class="ref fn" href="../../arch/x86/include/asm/fpu/api.h.html#kernel_fpu_end" title='kernel_fpu_end' data-ref="kernel_fpu_end">kernel_fpu_end</a>();</td></tr>
<tr><th id="201">201</th><td>}</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td> <em>static</em> <em>void</em> <dfn class="tu decl def fn" id="raid6_sse22_xor_syndrome" title='raid6_sse22_xor_syndrome' data-type='void raid6_sse22_xor_syndrome(int disks, int start, int stop, size_t bytes, void ** ptrs)' data-ref="raid6_sse22_xor_syndrome">raid6_sse22_xor_syndrome</dfn>(<em>int</em> <dfn class="local col0 decl" id="30disks" title='disks' data-type='int' data-ref="30disks">disks</dfn>, <em>int</em> <dfn class="local col1 decl" id="31start" title='start' data-type='int' data-ref="31start">start</dfn>, <em>int</em> <dfn class="local col2 decl" id="32stop" title='stop' data-type='int' data-ref="32stop">stop</dfn>,</td></tr>
<tr><th id="204">204</th><td>				     <a class="typedef" href="../../include/linux/types.h.html#size_t" title='size_t' data-type='__kernel_size_t' data-ref="size_t">size_t</a> <dfn class="local col3 decl" id="33bytes" title='bytes' data-type='size_t' data-ref="33bytes">bytes</dfn>, <em>void</em> **<dfn class="local col4 decl" id="34ptrs" title='ptrs' data-type='void **' data-ref="34ptrs">ptrs</dfn>)</td></tr>
<tr><th id="205">205</th><td> {</td></tr>
<tr><th id="206">206</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> **<dfn class="local col5 decl" id="35dptr" title='dptr' data-type='u8 **' data-ref="35dptr">dptr</dfn> = (<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> **)<a class="local col4 ref" href="#34ptrs" title='ptrs' data-ref="34ptrs">ptrs</a>;</td></tr>
<tr><th id="207">207</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col6 decl" id="36p" title='p' data-type='u8 *' data-ref="36p">p</dfn>, *<dfn class="local col7 decl" id="37q" title='q' data-type='u8 *' data-ref="37q">q</dfn>;</td></tr>
<tr><th id="208">208</th><td>	<em>int</em> <dfn class="local col8 decl" id="38d" title='d' data-type='int' data-ref="38d">d</dfn>, <dfn class="local col9 decl" id="39z" title='z' data-type='int' data-ref="39z">z</dfn>, <dfn class="local col0 decl" id="40z0" title='z0' data-type='int' data-ref="40z0">z0</dfn>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>	<a class="local col0 ref" href="#40z0" title='z0' data-ref="40z0">z0</a> = <a class="local col2 ref" href="#32stop" title='stop' data-ref="32stop">stop</a>;		<i>/* P/Q right side optimization */</i></td></tr>
<tr><th id="211">211</th><td>	<a class="local col6 ref" href="#36p" title='p' data-ref="36p">p</a> = <a class="local col5 ref" href="#35dptr" title='dptr' data-ref="35dptr">dptr</a>[<a class="local col0 ref" href="#30disks" title='disks' data-ref="30disks">disks</a>-<var>2</var>];	<i>/* XOR parity */</i></td></tr>
<tr><th id="212">212</th><td>	<a class="local col7 ref" href="#37q" title='q' data-ref="37q">q</a> = <a class="local col5 ref" href="#35dptr" title='dptr' data-ref="35dptr">dptr</a>[<a class="local col0 ref" href="#30disks" title='disks' data-ref="30disks">disks</a>-<var>1</var>];	<i>/* RS syndrome */</i></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>	<a class="ref fn" href="../../arch/x86/include/asm/fpu/api.h.html#kernel_fpu_begin" title='kernel_fpu_begin' data-ref="kernel_fpu_begin">kernel_fpu_begin</a>();</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>	<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm0"</q> : : <q>"m"</q> (<a class="tu ref" href="#raid6_sse_constants" title='raid6_sse_constants' data-use='m' data-ref="raid6_sse_constants">raid6_sse_constants</a>.<a class="tu ref field" href="#raid6_sse_constants::x1d" title='raid6_sse_constants::x1d' data-ref="raid6_sse_constants::x1d">x1d</a>[<var>0</var>]));</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>	<b>for</b> ( <a class="local col8 ref" href="#38d" title='d' data-ref="38d">d</a> = <var>0</var> ; <a class="local col8 ref" href="#38d" title='d' data-ref="38d">d</a> &lt; <a class="local col3 ref" href="#33bytes" title='bytes' data-ref="33bytes">bytes</a> ; <a class="local col8 ref" href="#38d" title='d' data-ref="38d">d</a> += <var>32</var> ) {</td></tr>
<tr><th id="219">219</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm4"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#35dptr" title='dptr' data-ref="35dptr">dptr</a>[<a class="local col0 ref" href="#40z0" title='z0' data-ref="40z0">z0</a>][<a class="local col8 ref" href="#38d" title='d' data-ref="38d">d</a>]));</td></tr>
<tr><th id="220">220</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm6"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#35dptr" title='dptr' data-ref="35dptr">dptr</a>[<a class="local col0 ref" href="#40z0" title='z0' data-ref="40z0">z0</a>][<a class="local col8 ref" href="#38d" title='d' data-ref="38d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="221">221</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm2"</q> : : <q>"m"</q> (<a class="local col6 ref" href="#36p" title='p' data-ref="36p">p</a>[<a class="local col8 ref" href="#38d" title='d' data-ref="38d">d</a>]));</td></tr>
<tr><th id="222">222</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm3"</q> : : <q>"m"</q> (<a class="local col6 ref" href="#36p" title='p' data-ref="36p">p</a>[<a class="local col8 ref" href="#38d" title='d' data-ref="38d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="223">223</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm4,%xmm2"</q>);</td></tr>
<tr><th id="224">224</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm6,%xmm3"</q>);</td></tr>
<tr><th id="225">225</th><td>		<i>/* P/Q data pages */</i></td></tr>
<tr><th id="226">226</th><td>		<b>for</b> ( <a class="local col9 ref" href="#39z" title='z' data-ref="39z">z</a> = <a class="local col0 ref" href="#40z0" title='z0' data-ref="40z0">z0</a>-<var>1</var> ; <a class="local col9 ref" href="#39z" title='z' data-ref="39z">z</a> &gt;= <a class="local col1 ref" href="#31start" title='start' data-ref="31start">start</a> ; <a class="local col9 ref" href="#39z" title='z' data-ref="39z">z</a>-- ) {</td></tr>
<tr><th id="227">227</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm5"</q>);</td></tr>
<tr><th id="228">228</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm7"</q>);</td></tr>
<tr><th id="229">229</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm4,%xmm5"</q>);</td></tr>
<tr><th id="230">230</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm6,%xmm7"</q>);</td></tr>
<tr><th id="231">231</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm4,%xmm4"</q>);</td></tr>
<tr><th id="232">232</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm6,%xmm6"</q>);</td></tr>
<tr><th id="233">233</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm5"</q>);</td></tr>
<tr><th id="234">234</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm7"</q>);</td></tr>
<tr><th id="235">235</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm4"</q>);</td></tr>
<tr><th id="236">236</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm6"</q>);</td></tr>
<tr><th id="237">237</th><td>			<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm5"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#35dptr" title='dptr' data-ref="35dptr">dptr</a>[<a class="local col9 ref" href="#39z" title='z' data-ref="39z">z</a>][<a class="local col8 ref" href="#38d" title='d' data-ref="38d">d</a>]));</td></tr>
<tr><th id="238">238</th><td>			<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm7"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#35dptr" title='dptr' data-ref="35dptr">dptr</a>[<a class="local col9 ref" href="#39z" title='z' data-ref="39z">z</a>][<a class="local col8 ref" href="#38d" title='d' data-ref="38d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="239">239</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm2"</q>);</td></tr>
<tr><th id="240">240</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm3"</q>);</td></tr>
<tr><th id="241">241</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm4"</q>);</td></tr>
<tr><th id="242">242</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm6"</q>);</td></tr>
<tr><th id="243">243</th><td>		}</td></tr>
<tr><th id="244">244</th><td>		<i>/* P/Q left side optimization */</i></td></tr>
<tr><th id="245">245</th><td>		<b>for</b> ( <a class="local col9 ref" href="#39z" title='z' data-ref="39z">z</a> = <a class="local col1 ref" href="#31start" title='start' data-ref="31start">start</a>-<var>1</var> ; <a class="local col9 ref" href="#39z" title='z' data-ref="39z">z</a> &gt;= <var>0</var> ; <a class="local col9 ref" href="#39z" title='z' data-ref="39z">z</a>-- ) {</td></tr>
<tr><th id="246">246</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm5"</q>);</td></tr>
<tr><th id="247">247</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm7"</q>);</td></tr>
<tr><th id="248">248</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm4,%xmm5"</q>);</td></tr>
<tr><th id="249">249</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm6,%xmm7"</q>);</td></tr>
<tr><th id="250">250</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm4,%xmm4"</q>);</td></tr>
<tr><th id="251">251</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm6,%xmm6"</q>);</td></tr>
<tr><th id="252">252</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm5"</q>);</td></tr>
<tr><th id="253">253</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm7"</q>);</td></tr>
<tr><th id="254">254</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm4"</q>);</td></tr>
<tr><th id="255">255</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm6"</q>);</td></tr>
<tr><th id="256">256</th><td>		}</td></tr>
<tr><th id="257">257</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %0,%%xmm4"</q> : : <q>"m"</q> (<a class="local col7 ref" href="#37q" title='q' data-ref="37q">q</a>[<a class="local col8 ref" href="#38d" title='d' data-ref="38d">d</a>]));</td></tr>
<tr><th id="258">258</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %0,%%xmm6"</q> : : <q>"m"</q> (<a class="local col7 ref" href="#37q" title='q' data-ref="37q">q</a>[<a class="local col8 ref" href="#38d" title='d' data-ref="38d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="259">259</th><td>		<i>/* Don't use movntdq for r/w memory area &lt; cache line */</i></td></tr>
<tr><th id="260">260</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %%xmm4,%0"</q> : <q>"=m"</q> (<a class="local col7 ref" href="#37q" title='q' data-ref="37q">q</a>[<a class="local col8 ref" href="#38d" title='d' data-ref="38d">d</a>]));</td></tr>
<tr><th id="261">261</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %%xmm6,%0"</q> : <q>"=m"</q> (<a class="local col7 ref" href="#37q" title='q' data-ref="37q">q</a>[<a class="local col8 ref" href="#38d" title='d' data-ref="38d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="262">262</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %%xmm2,%0"</q> : <q>"=m"</q> (<a class="local col6 ref" href="#36p" title='p' data-ref="36p">p</a>[<a class="local col8 ref" href="#38d" title='d' data-ref="38d">d</a>]));</td></tr>
<tr><th id="263">263</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %%xmm3,%0"</q> : <q>"=m"</q> (<a class="local col6 ref" href="#36p" title='p' data-ref="36p">p</a>[<a class="local col8 ref" href="#38d" title='d' data-ref="38d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="264">264</th><td>	}</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>	<b>asm</b> <em>volatile</em>(<q>"sfence"</q> : : : <q>"memory"</q>);</td></tr>
<tr><th id="267">267</th><td>	<a class="ref fn" href="../../arch/x86/include/asm/fpu/api.h.html#kernel_fpu_end" title='kernel_fpu_end' data-ref="kernel_fpu_end">kernel_fpu_end</a>();</td></tr>
<tr><th id="268">268</th><td> }</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><em>const</em> <b>struct</b> <a class="type" href="../../include/linux/raid/pq.h.html#raid6_calls" title='raid6_calls' data-ref="raid6_calls">raid6_calls</a> <dfn class="decl def" id="raid6_sse2x2" title='raid6_sse2x2' data-ref="raid6_sse2x2">raid6_sse2x2</dfn> = {</td></tr>
<tr><th id="271">271</th><td>	<a class="tu ref fn" href="#raid6_sse22_gen_syndrome" title='raid6_sse22_gen_syndrome' data-ref="raid6_sse22_gen_syndrome">raid6_sse22_gen_syndrome</a>,</td></tr>
<tr><th id="272">272</th><td>	<a class="tu ref fn" href="#raid6_sse22_xor_syndrome" title='raid6_sse22_xor_syndrome' data-ref="raid6_sse22_xor_syndrome">raid6_sse22_xor_syndrome</a>,</td></tr>
<tr><th id="273">273</th><td>	<a class="tu ref fn" href="#raid6_have_sse2" title='raid6_have_sse2' data-ref="raid6_have_sse2">raid6_have_sse2</a>,</td></tr>
<tr><th id="274">274</th><td>	<q>"sse2x2"</q>,</td></tr>
<tr><th id="275">275</th><td>	<var>1</var>			<i>/* Has cache hints */</i></td></tr>
<tr><th id="276">276</th><td>};</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><u>#<span data-ppcond="278">ifdef</span> <a class="macro" href="../../include/generated/autoconf.h.html#828" data-ref="_M/CONFIG_X86_64">CONFIG_X86_64</a></u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i  data-doc="raid6_sse24_gen_syndrome">/*</i></td></tr>
<tr><th id="281">281</th><td><i  data-doc="raid6_sse24_gen_syndrome"> * Unrolled-by-4 SSE2 implementation</i></td></tr>
<tr><th id="282">282</th><td><i  data-doc="raid6_sse24_gen_syndrome"> */</i></td></tr>
<tr><th id="283">283</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="raid6_sse24_gen_syndrome" title='raid6_sse24_gen_syndrome' data-type='void raid6_sse24_gen_syndrome(int disks, size_t bytes, void ** ptrs)' data-ref="raid6_sse24_gen_syndrome">raid6_sse24_gen_syndrome</dfn>(<em>int</em> <dfn class="local col1 decl" id="41disks" title='disks' data-type='int' data-ref="41disks">disks</dfn>, <a class="typedef" href="../../include/linux/types.h.html#size_t" title='size_t' data-type='__kernel_size_t' data-ref="size_t">size_t</a> <dfn class="local col2 decl" id="42bytes" title='bytes' data-type='size_t' data-ref="42bytes">bytes</dfn>, <em>void</em> **<dfn class="local col3 decl" id="43ptrs" title='ptrs' data-type='void **' data-ref="43ptrs">ptrs</dfn>)</td></tr>
<tr><th id="284">284</th><td>{</td></tr>
<tr><th id="285">285</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> **<dfn class="local col4 decl" id="44dptr" title='dptr' data-type='u8 **' data-ref="44dptr">dptr</dfn> = (<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> **)<a class="local col3 ref" href="#43ptrs" title='ptrs' data-ref="43ptrs">ptrs</a>;</td></tr>
<tr><th id="286">286</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col5 decl" id="45p" title='p' data-type='u8 *' data-ref="45p">p</dfn>, *<dfn class="local col6 decl" id="46q" title='q' data-type='u8 *' data-ref="46q">q</dfn>;</td></tr>
<tr><th id="287">287</th><td>	<em>int</em> <dfn class="local col7 decl" id="47d" title='d' data-type='int' data-ref="47d">d</dfn>, <dfn class="local col8 decl" id="48z" title='z' data-type='int' data-ref="48z">z</dfn>, <dfn class="local col9 decl" id="49z0" title='z0' data-type='int' data-ref="49z0">z0</dfn>;</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>	<a class="local col9 ref" href="#49z0" title='z0' data-ref="49z0">z0</a> = <a class="local col1 ref" href="#41disks" title='disks' data-ref="41disks">disks</a> - <var>3</var>;		<i>/* Highest data disk */</i></td></tr>
<tr><th id="290">290</th><td>	<a class="local col5 ref" href="#45p" title='p' data-ref="45p">p</a> = <a class="local col4 ref" href="#44dptr" title='dptr' data-ref="44dptr">dptr</a>[<a class="local col9 ref" href="#49z0" title='z0' data-ref="49z0">z0</a>+<var>1</var>];		<i>/* XOR parity */</i></td></tr>
<tr><th id="291">291</th><td>	<a class="local col6 ref" href="#46q" title='q' data-ref="46q">q</a> = <a class="local col4 ref" href="#44dptr" title='dptr' data-ref="44dptr">dptr</a>[<a class="local col9 ref" href="#49z0" title='z0' data-ref="49z0">z0</a>+<var>2</var>];		<i>/* RS syndrome */</i></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>	<a class="ref fn" href="../../arch/x86/include/asm/fpu/api.h.html#kernel_fpu_begin" title='kernel_fpu_begin' data-ref="kernel_fpu_begin">kernel_fpu_begin</a>();</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>	<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm0"</q> :: <q>"m"</q> (<a class="tu ref" href="#raid6_sse_constants" title='raid6_sse_constants' data-use='m' data-ref="raid6_sse_constants">raid6_sse_constants</a>.<a class="tu ref field" href="#raid6_sse_constants::x1d" title='raid6_sse_constants::x1d' data-ref="raid6_sse_constants::x1d">x1d</a>[<var>0</var>]));</td></tr>
<tr><th id="296">296</th><td>	<b>asm</b> <em>volatile</em>(<q>"pxor %xmm2,%xmm2"</q>);	<i>/* P[0] */</i></td></tr>
<tr><th id="297">297</th><td>	<b>asm</b> <em>volatile</em>(<q>"pxor %xmm3,%xmm3"</q>);	<i>/* P[1] */</i></td></tr>
<tr><th id="298">298</th><td>	<b>asm</b> <em>volatile</em>(<q>"pxor %xmm4,%xmm4"</q>); 	<i>/* Q[0] */</i></td></tr>
<tr><th id="299">299</th><td>	<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm5"</q>);	<i>/* Zero temp */</i></td></tr>
<tr><th id="300">300</th><td>	<b>asm</b> <em>volatile</em>(<q>"pxor %xmm6,%xmm6"</q>); 	<i>/* Q[1] */</i></td></tr>
<tr><th id="301">301</th><td>	<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm7"</q>); 	<i>/* Zero temp */</i></td></tr>
<tr><th id="302">302</th><td>	<b>asm</b> <em>volatile</em>(<q>"pxor %xmm10,%xmm10"</q>);	<i>/* P[2] */</i></td></tr>
<tr><th id="303">303</th><td>	<b>asm</b> <em>volatile</em>(<q>"pxor %xmm11,%xmm11"</q>);	<i>/* P[3] */</i></td></tr>
<tr><th id="304">304</th><td>	<b>asm</b> <em>volatile</em>(<q>"pxor %xmm12,%xmm12"</q>); 	<i>/* Q[2] */</i></td></tr>
<tr><th id="305">305</th><td>	<b>asm</b> <em>volatile</em>(<q>"pxor %xmm13,%xmm13"</q>);	<i>/* Zero temp */</i></td></tr>
<tr><th id="306">306</th><td>	<b>asm</b> <em>volatile</em>(<q>"pxor %xmm14,%xmm14"</q>); 	<i>/* Q[3] */</i></td></tr>
<tr><th id="307">307</th><td>	<b>asm</b> <em>volatile</em>(<q>"pxor %xmm15,%xmm15"</q>); 	<i>/* Zero temp */</i></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>	<b>for</b> ( <a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a> = <var>0</var> ; <a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a> &lt; <a class="local col2 ref" href="#42bytes" title='bytes' data-ref="42bytes">bytes</a> ; <a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a> += <var>64</var> ) {</td></tr>
<tr><th id="310">310</th><td>		<b>for</b> ( <a class="local col8 ref" href="#48z" title='z' data-ref="48z">z</a> = <a class="local col9 ref" href="#49z0" title='z0' data-ref="49z0">z0</a> ; <a class="local col8 ref" href="#48z" title='z' data-ref="48z">z</a> &gt;= <var>0</var> ; <a class="local col8 ref" href="#48z" title='z' data-ref="48z">z</a>-- ) {</td></tr>
<tr><th id="311">311</th><td>			<i>/* The second prefetch seems to improve performance... */</i></td></tr>
<tr><th id="312">312</th><td>			<b>asm</b> <em>volatile</em>(<q>"prefetchnta %0"</q> :: <q>"m"</q> (<a class="local col4 ref" href="#44dptr" title='dptr' data-ref="44dptr">dptr</a>[<a class="local col8 ref" href="#48z" title='z' data-ref="48z">z</a>][<a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a>]));</td></tr>
<tr><th id="313">313</th><td>			<b>asm</b> <em>volatile</em>(<q>"prefetchnta %0"</q> :: <q>"m"</q> (<a class="local col4 ref" href="#44dptr" title='dptr' data-ref="44dptr">dptr</a>[<a class="local col8 ref" href="#48z" title='z' data-ref="48z">z</a>][<a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a>+<var>32</var>]));</td></tr>
<tr><th id="314">314</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm4,%xmm5"</q>);</td></tr>
<tr><th id="315">315</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm6,%xmm7"</q>);</td></tr>
<tr><th id="316">316</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm12,%xmm13"</q>);</td></tr>
<tr><th id="317">317</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm14,%xmm15"</q>);</td></tr>
<tr><th id="318">318</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm4,%xmm4"</q>);</td></tr>
<tr><th id="319">319</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm6,%xmm6"</q>);</td></tr>
<tr><th id="320">320</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm12,%xmm12"</q>);</td></tr>
<tr><th id="321">321</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm14,%xmm14"</q>);</td></tr>
<tr><th id="322">322</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm5"</q>);</td></tr>
<tr><th id="323">323</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm7"</q>);</td></tr>
<tr><th id="324">324</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm13"</q>);</td></tr>
<tr><th id="325">325</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm15"</q>);</td></tr>
<tr><th id="326">326</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm4"</q>);</td></tr>
<tr><th id="327">327</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm6"</q>);</td></tr>
<tr><th id="328">328</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm13,%xmm12"</q>);</td></tr>
<tr><th id="329">329</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm15,%xmm14"</q>);</td></tr>
<tr><th id="330">330</th><td>			<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm5"</q> :: <q>"m"</q> (<a class="local col4 ref" href="#44dptr" title='dptr' data-ref="44dptr">dptr</a>[<a class="local col8 ref" href="#48z" title='z' data-ref="48z">z</a>][<a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a>]));</td></tr>
<tr><th id="331">331</th><td>			<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm7"</q> :: <q>"m"</q> (<a class="local col4 ref" href="#44dptr" title='dptr' data-ref="44dptr">dptr</a>[<a class="local col8 ref" href="#48z" title='z' data-ref="48z">z</a>][<a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="332">332</th><td>			<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm13"</q> :: <q>"m"</q> (<a class="local col4 ref" href="#44dptr" title='dptr' data-ref="44dptr">dptr</a>[<a class="local col8 ref" href="#48z" title='z' data-ref="48z">z</a>][<a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a>+<var>32</var>]));</td></tr>
<tr><th id="333">333</th><td>			<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm15"</q> :: <q>"m"</q> (<a class="local col4 ref" href="#44dptr" title='dptr' data-ref="44dptr">dptr</a>[<a class="local col8 ref" href="#48z" title='z' data-ref="48z">z</a>][<a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a>+<var>48</var>]));</td></tr>
<tr><th id="334">334</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm2"</q>);</td></tr>
<tr><th id="335">335</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm3"</q>);</td></tr>
<tr><th id="336">336</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm13,%xmm10"</q>);</td></tr>
<tr><th id="337">337</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm15,%xmm11"</q>);</td></tr>
<tr><th id="338">338</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm4"</q>);</td></tr>
<tr><th id="339">339</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm6"</q>);</td></tr>
<tr><th id="340">340</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm13,%xmm12"</q>);</td></tr>
<tr><th id="341">341</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm15,%xmm14"</q>);</td></tr>
<tr><th id="342">342</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm5"</q>);</td></tr>
<tr><th id="343">343</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm7"</q>);</td></tr>
<tr><th id="344">344</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm13,%xmm13"</q>);</td></tr>
<tr><th id="345">345</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm15,%xmm15"</q>);</td></tr>
<tr><th id="346">346</th><td>		}</td></tr>
<tr><th id="347">347</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm2,%0"</q> : <q>"=m"</q> (<a class="local col5 ref" href="#45p" title='p' data-ref="45p">p</a>[<a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a>]));</td></tr>
<tr><th id="348">348</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm2,%xmm2"</q>);</td></tr>
<tr><th id="349">349</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm3,%0"</q> : <q>"=m"</q> (<a class="local col5 ref" href="#45p" title='p' data-ref="45p">p</a>[<a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="350">350</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm3,%xmm3"</q>);</td></tr>
<tr><th id="351">351</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm10,%0"</q> : <q>"=m"</q> (<a class="local col5 ref" href="#45p" title='p' data-ref="45p">p</a>[<a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a>+<var>32</var>]));</td></tr>
<tr><th id="352">352</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm10,%xmm10"</q>);</td></tr>
<tr><th id="353">353</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm11,%0"</q> : <q>"=m"</q> (<a class="local col5 ref" href="#45p" title='p' data-ref="45p">p</a>[<a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a>+<var>48</var>]));</td></tr>
<tr><th id="354">354</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm11,%xmm11"</q>);</td></tr>
<tr><th id="355">355</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm4,%0"</q> : <q>"=m"</q> (<a class="local col6 ref" href="#46q" title='q' data-ref="46q">q</a>[<a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a>]));</td></tr>
<tr><th id="356">356</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm4,%xmm4"</q>);</td></tr>
<tr><th id="357">357</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm6,%0"</q> : <q>"=m"</q> (<a class="local col6 ref" href="#46q" title='q' data-ref="46q">q</a>[<a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="358">358</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm6,%xmm6"</q>);</td></tr>
<tr><th id="359">359</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm12,%0"</q> : <q>"=m"</q> (<a class="local col6 ref" href="#46q" title='q' data-ref="46q">q</a>[<a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a>+<var>32</var>]));</td></tr>
<tr><th id="360">360</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm12,%xmm12"</q>);</td></tr>
<tr><th id="361">361</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm14,%0"</q> : <q>"=m"</q> (<a class="local col6 ref" href="#46q" title='q' data-ref="46q">q</a>[<a class="local col7 ref" href="#47d" title='d' data-ref="47d">d</a>+<var>48</var>]));</td></tr>
<tr><th id="362">362</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm14,%xmm14"</q>);</td></tr>
<tr><th id="363">363</th><td>	}</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>	<b>asm</b> <em>volatile</em>(<q>"sfence"</q> : : : <q>"memory"</q>);</td></tr>
<tr><th id="366">366</th><td>	<a class="ref fn" href="../../arch/x86/include/asm/fpu/api.h.html#kernel_fpu_end" title='kernel_fpu_end' data-ref="kernel_fpu_end">kernel_fpu_end</a>();</td></tr>
<tr><th id="367">367</th><td>}</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td> <em>static</em> <em>void</em> <dfn class="tu decl def fn" id="raid6_sse24_xor_syndrome" title='raid6_sse24_xor_syndrome' data-type='void raid6_sse24_xor_syndrome(int disks, int start, int stop, size_t bytes, void ** ptrs)' data-ref="raid6_sse24_xor_syndrome">raid6_sse24_xor_syndrome</dfn>(<em>int</em> <dfn class="local col0 decl" id="50disks" title='disks' data-type='int' data-ref="50disks">disks</dfn>, <em>int</em> <dfn class="local col1 decl" id="51start" title='start' data-type='int' data-ref="51start">start</dfn>, <em>int</em> <dfn class="local col2 decl" id="52stop" title='stop' data-type='int' data-ref="52stop">stop</dfn>,</td></tr>
<tr><th id="370">370</th><td>				     <a class="typedef" href="../../include/linux/types.h.html#size_t" title='size_t' data-type='__kernel_size_t' data-ref="size_t">size_t</a> <dfn class="local col3 decl" id="53bytes" title='bytes' data-type='size_t' data-ref="53bytes">bytes</dfn>, <em>void</em> **<dfn class="local col4 decl" id="54ptrs" title='ptrs' data-type='void **' data-ref="54ptrs">ptrs</dfn>)</td></tr>
<tr><th id="371">371</th><td> {</td></tr>
<tr><th id="372">372</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> **<dfn class="local col5 decl" id="55dptr" title='dptr' data-type='u8 **' data-ref="55dptr">dptr</dfn> = (<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> **)<a class="local col4 ref" href="#54ptrs" title='ptrs' data-ref="54ptrs">ptrs</a>;</td></tr>
<tr><th id="373">373</th><td>	<a class="typedef" href="../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col6 decl" id="56p" title='p' data-type='u8 *' data-ref="56p">p</dfn>, *<dfn class="local col7 decl" id="57q" title='q' data-type='u8 *' data-ref="57q">q</dfn>;</td></tr>
<tr><th id="374">374</th><td>	<em>int</em> <dfn class="local col8 decl" id="58d" title='d' data-type='int' data-ref="58d">d</dfn>, <dfn class="local col9 decl" id="59z" title='z' data-type='int' data-ref="59z">z</dfn>, <dfn class="local col0 decl" id="60z0" title='z0' data-type='int' data-ref="60z0">z0</dfn>;</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>	<a class="local col0 ref" href="#60z0" title='z0' data-ref="60z0">z0</a> = <a class="local col2 ref" href="#52stop" title='stop' data-ref="52stop">stop</a>;		<i>/* P/Q right side optimization */</i></td></tr>
<tr><th id="377">377</th><td>	<a class="local col6 ref" href="#56p" title='p' data-ref="56p">p</a> = <a class="local col5 ref" href="#55dptr" title='dptr' data-ref="55dptr">dptr</a>[<a class="local col0 ref" href="#50disks" title='disks' data-ref="50disks">disks</a>-<var>2</var>];	<i>/* XOR parity */</i></td></tr>
<tr><th id="378">378</th><td>	<a class="local col7 ref" href="#57q" title='q' data-ref="57q">q</a> = <a class="local col5 ref" href="#55dptr" title='dptr' data-ref="55dptr">dptr</a>[<a class="local col0 ref" href="#50disks" title='disks' data-ref="50disks">disks</a>-<var>1</var>];	<i>/* RS syndrome */</i></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>	<a class="ref fn" href="../../arch/x86/include/asm/fpu/api.h.html#kernel_fpu_begin" title='kernel_fpu_begin' data-ref="kernel_fpu_begin">kernel_fpu_begin</a>();</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>	<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm0"</q> :: <q>"m"</q> (<a class="tu ref" href="#raid6_sse_constants" title='raid6_sse_constants' data-use='m' data-ref="raid6_sse_constants">raid6_sse_constants</a>.<a class="tu ref field" href="#raid6_sse_constants::x1d" title='raid6_sse_constants::x1d' data-ref="raid6_sse_constants::x1d">x1d</a>[<var>0</var>]));</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>	<b>for</b> ( <a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a> = <var>0</var> ; <a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a> &lt; <a class="local col3 ref" href="#53bytes" title='bytes' data-ref="53bytes">bytes</a> ; <a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a> += <var>64</var> ) {</td></tr>
<tr><th id="385">385</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm4"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#55dptr" title='dptr' data-ref="55dptr">dptr</a>[<a class="local col0 ref" href="#60z0" title='z0' data-ref="60z0">z0</a>][<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>]));</td></tr>
<tr><th id="386">386</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm6"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#55dptr" title='dptr' data-ref="55dptr">dptr</a>[<a class="local col0 ref" href="#60z0" title='z0' data-ref="60z0">z0</a>][<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="387">387</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm12"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#55dptr" title='dptr' data-ref="55dptr">dptr</a>[<a class="local col0 ref" href="#60z0" title='z0' data-ref="60z0">z0</a>][<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>32</var>]));</td></tr>
<tr><th id="388">388</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm14"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#55dptr" title='dptr' data-ref="55dptr">dptr</a>[<a class="local col0 ref" href="#60z0" title='z0' data-ref="60z0">z0</a>][<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>48</var>]));</td></tr>
<tr><th id="389">389</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm2"</q> : : <q>"m"</q> (<a class="local col6 ref" href="#56p" title='p' data-ref="56p">p</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>]));</td></tr>
<tr><th id="390">390</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm3"</q> : : <q>"m"</q> (<a class="local col6 ref" href="#56p" title='p' data-ref="56p">p</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="391">391</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm10"</q> : : <q>"m"</q> (<a class="local col6 ref" href="#56p" title='p' data-ref="56p">p</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>32</var>]));</td></tr>
<tr><th id="392">392</th><td>		<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm11"</q> : : <q>"m"</q> (<a class="local col6 ref" href="#56p" title='p' data-ref="56p">p</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>48</var>]));</td></tr>
<tr><th id="393">393</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm4,%xmm2"</q>);</td></tr>
<tr><th id="394">394</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm6,%xmm3"</q>);</td></tr>
<tr><th id="395">395</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm12,%xmm10"</q>);</td></tr>
<tr><th id="396">396</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %xmm14,%xmm11"</q>);</td></tr>
<tr><th id="397">397</th><td>		<i>/* P/Q data pages */</i></td></tr>
<tr><th id="398">398</th><td>		<b>for</b> ( <a class="local col9 ref" href="#59z" title='z' data-ref="59z">z</a> = <a class="local col0 ref" href="#60z0" title='z0' data-ref="60z0">z0</a>-<var>1</var> ; <a class="local col9 ref" href="#59z" title='z' data-ref="59z">z</a> &gt;= <a class="local col1 ref" href="#51start" title='start' data-ref="51start">start</a> ; <a class="local col9 ref" href="#59z" title='z' data-ref="59z">z</a>-- ) {</td></tr>
<tr><th id="399">399</th><td>			<b>asm</b> <em>volatile</em>(<q>"prefetchnta %0"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#55dptr" title='dptr' data-ref="55dptr">dptr</a>[<a class="local col9 ref" href="#59z" title='z' data-ref="59z">z</a>][<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>]));</td></tr>
<tr><th id="400">400</th><td>			<b>asm</b> <em>volatile</em>(<q>"prefetchnta %0"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#55dptr" title='dptr' data-ref="55dptr">dptr</a>[<a class="local col9 ref" href="#59z" title='z' data-ref="59z">z</a>][<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>32</var>]));</td></tr>
<tr><th id="401">401</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm5"</q>);</td></tr>
<tr><th id="402">402</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm7"</q>);</td></tr>
<tr><th id="403">403</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm13,%xmm13"</q>);</td></tr>
<tr><th id="404">404</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm15,%xmm15"</q>);</td></tr>
<tr><th id="405">405</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm4,%xmm5"</q>);</td></tr>
<tr><th id="406">406</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm6,%xmm7"</q>);</td></tr>
<tr><th id="407">407</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm12,%xmm13"</q>);</td></tr>
<tr><th id="408">408</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm14,%xmm15"</q>);</td></tr>
<tr><th id="409">409</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm4,%xmm4"</q>);</td></tr>
<tr><th id="410">410</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm6,%xmm6"</q>);</td></tr>
<tr><th id="411">411</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm12,%xmm12"</q>);</td></tr>
<tr><th id="412">412</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm14,%xmm14"</q>);</td></tr>
<tr><th id="413">413</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm5"</q>);</td></tr>
<tr><th id="414">414</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm7"</q>);</td></tr>
<tr><th id="415">415</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm13"</q>);</td></tr>
<tr><th id="416">416</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm15"</q>);</td></tr>
<tr><th id="417">417</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm4"</q>);</td></tr>
<tr><th id="418">418</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm6"</q>);</td></tr>
<tr><th id="419">419</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm13,%xmm12"</q>);</td></tr>
<tr><th id="420">420</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm15,%xmm14"</q>);</td></tr>
<tr><th id="421">421</th><td>			<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm5"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#55dptr" title='dptr' data-ref="55dptr">dptr</a>[<a class="local col9 ref" href="#59z" title='z' data-ref="59z">z</a>][<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>]));</td></tr>
<tr><th id="422">422</th><td>			<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm7"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#55dptr" title='dptr' data-ref="55dptr">dptr</a>[<a class="local col9 ref" href="#59z" title='z' data-ref="59z">z</a>][<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="423">423</th><td>			<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm13"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#55dptr" title='dptr' data-ref="55dptr">dptr</a>[<a class="local col9 ref" href="#59z" title='z' data-ref="59z">z</a>][<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>32</var>]));</td></tr>
<tr><th id="424">424</th><td>			<b>asm</b> <em>volatile</em>(<q>"movdqa %0,%%xmm15"</q> :: <q>"m"</q> (<a class="local col5 ref" href="#55dptr" title='dptr' data-ref="55dptr">dptr</a>[<a class="local col9 ref" href="#59z" title='z' data-ref="59z">z</a>][<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>48</var>]));</td></tr>
<tr><th id="425">425</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm2"</q>);</td></tr>
<tr><th id="426">426</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm3"</q>);</td></tr>
<tr><th id="427">427</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm13,%xmm10"</q>);</td></tr>
<tr><th id="428">428</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm15,%xmm11"</q>);</td></tr>
<tr><th id="429">429</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm4"</q>);</td></tr>
<tr><th id="430">430</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm6"</q>);</td></tr>
<tr><th id="431">431</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm13,%xmm12"</q>);</td></tr>
<tr><th id="432">432</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm15,%xmm14"</q>);</td></tr>
<tr><th id="433">433</th><td>		}</td></tr>
<tr><th id="434">434</th><td>		<b>asm</b> <em>volatile</em>(<q>"prefetchnta %0"</q> :: <q>"m"</q> (<a class="local col7 ref" href="#57q" title='q' data-ref="57q">q</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>]));</td></tr>
<tr><th id="435">435</th><td>		<b>asm</b> <em>volatile</em>(<q>"prefetchnta %0"</q> :: <q>"m"</q> (<a class="local col7 ref" href="#57q" title='q' data-ref="57q">q</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>32</var>]));</td></tr>
<tr><th id="436">436</th><td>		<i>/* P/Q left side optimization */</i></td></tr>
<tr><th id="437">437</th><td>		<b>for</b> ( <a class="local col9 ref" href="#59z" title='z' data-ref="59z">z</a> = <a class="local col1 ref" href="#51start" title='start' data-ref="51start">start</a>-<var>1</var> ; <a class="local col9 ref" href="#59z" title='z' data-ref="59z">z</a> &gt;= <var>0</var> ; <a class="local col9 ref" href="#59z" title='z' data-ref="59z">z</a>-- ) {</td></tr>
<tr><th id="438">438</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm5"</q>);</td></tr>
<tr><th id="439">439</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm7"</q>);</td></tr>
<tr><th id="440">440</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm13,%xmm13"</q>);</td></tr>
<tr><th id="441">441</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm15,%xmm15"</q>);</td></tr>
<tr><th id="442">442</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm4,%xmm5"</q>);</td></tr>
<tr><th id="443">443</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm6,%xmm7"</q>);</td></tr>
<tr><th id="444">444</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm12,%xmm13"</q>);</td></tr>
<tr><th id="445">445</th><td>			<b>asm</b> <em>volatile</em>(<q>"pcmpgtb %xmm14,%xmm15"</q>);</td></tr>
<tr><th id="446">446</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm4,%xmm4"</q>);</td></tr>
<tr><th id="447">447</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm6,%xmm6"</q>);</td></tr>
<tr><th id="448">448</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm12,%xmm12"</q>);</td></tr>
<tr><th id="449">449</th><td>			<b>asm</b> <em>volatile</em>(<q>"paddb %xmm14,%xmm14"</q>);</td></tr>
<tr><th id="450">450</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm5"</q>);</td></tr>
<tr><th id="451">451</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm7"</q>);</td></tr>
<tr><th id="452">452</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm13"</q>);</td></tr>
<tr><th id="453">453</th><td>			<b>asm</b> <em>volatile</em>(<q>"pand %xmm0,%xmm15"</q>);</td></tr>
<tr><th id="454">454</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm5,%xmm4"</q>);</td></tr>
<tr><th id="455">455</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm7,%xmm6"</q>);</td></tr>
<tr><th id="456">456</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm13,%xmm12"</q>);</td></tr>
<tr><th id="457">457</th><td>			<b>asm</b> <em>volatile</em>(<q>"pxor %xmm15,%xmm14"</q>);</td></tr>
<tr><th id="458">458</th><td>		}</td></tr>
<tr><th id="459">459</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm2,%0"</q> : <q>"=m"</q> (<a class="local col6 ref" href="#56p" title='p' data-ref="56p">p</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>]));</td></tr>
<tr><th id="460">460</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm3,%0"</q> : <q>"=m"</q> (<a class="local col6 ref" href="#56p" title='p' data-ref="56p">p</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="461">461</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm10,%0"</q> : <q>"=m"</q> (<a class="local col6 ref" href="#56p" title='p' data-ref="56p">p</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>32</var>]));</td></tr>
<tr><th id="462">462</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm11,%0"</q> : <q>"=m"</q> (<a class="local col6 ref" href="#56p" title='p' data-ref="56p">p</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>48</var>]));</td></tr>
<tr><th id="463">463</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %0,%%xmm4"</q> : : <q>"m"</q> (<a class="local col7 ref" href="#57q" title='q' data-ref="57q">q</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>]));</td></tr>
<tr><th id="464">464</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %0,%%xmm6"</q> : : <q>"m"</q> (<a class="local col7 ref" href="#57q" title='q' data-ref="57q">q</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="465">465</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %0,%%xmm12"</q> : : <q>"m"</q> (<a class="local col7 ref" href="#57q" title='q' data-ref="57q">q</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>32</var>]));</td></tr>
<tr><th id="466">466</th><td>		<b>asm</b> <em>volatile</em>(<q>"pxor %0,%%xmm14"</q> : : <q>"m"</q> (<a class="local col7 ref" href="#57q" title='q' data-ref="57q">q</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>48</var>]));</td></tr>
<tr><th id="467">467</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm4,%0"</q> : <q>"=m"</q> (<a class="local col7 ref" href="#57q" title='q' data-ref="57q">q</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>]));</td></tr>
<tr><th id="468">468</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm6,%0"</q> : <q>"=m"</q> (<a class="local col7 ref" href="#57q" title='q' data-ref="57q">q</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>16</var>]));</td></tr>
<tr><th id="469">469</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm12,%0"</q> : <q>"=m"</q> (<a class="local col7 ref" href="#57q" title='q' data-ref="57q">q</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>32</var>]));</td></tr>
<tr><th id="470">470</th><td>		<b>asm</b> <em>volatile</em>(<q>"movntdq %%xmm14,%0"</q> : <q>"=m"</q> (<a class="local col7 ref" href="#57q" title='q' data-ref="57q">q</a>[<a class="local col8 ref" href="#58d" title='d' data-ref="58d">d</a>+<var>48</var>]));</td></tr>
<tr><th id="471">471</th><td>	}</td></tr>
<tr><th id="472">472</th><td>	<b>asm</b> <em>volatile</em>(<q>"sfence"</q> : : : <q>"memory"</q>);</td></tr>
<tr><th id="473">473</th><td>	<a class="ref fn" href="../../arch/x86/include/asm/fpu/api.h.html#kernel_fpu_end" title='kernel_fpu_end' data-ref="kernel_fpu_end">kernel_fpu_end</a>();</td></tr>
<tr><th id="474">474</th><td> }</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><em>const</em> <b>struct</b> <a class="type" href="../../include/linux/raid/pq.h.html#raid6_calls" title='raid6_calls' data-ref="raid6_calls">raid6_calls</a> <dfn class="decl def" id="raid6_sse2x4" title='raid6_sse2x4' data-ref="raid6_sse2x4">raid6_sse2x4</dfn> = {</td></tr>
<tr><th id="478">478</th><td>	<a class="tu ref fn" href="#raid6_sse24_gen_syndrome" title='raid6_sse24_gen_syndrome' data-ref="raid6_sse24_gen_syndrome">raid6_sse24_gen_syndrome</a>,</td></tr>
<tr><th id="479">479</th><td>	<a class="tu ref fn" href="#raid6_sse24_xor_syndrome" title='raid6_sse24_xor_syndrome' data-ref="raid6_sse24_xor_syndrome">raid6_sse24_xor_syndrome</a>,</td></tr>
<tr><th id="480">480</th><td>	<a class="tu ref fn" href="#raid6_have_sse2" title='raid6_have_sse2' data-ref="raid6_have_sse2">raid6_have_sse2</a>,</td></tr>
<tr><th id="481">481</th><td>	<q>"sse2x4"</q>,</td></tr>
<tr><th id="482">482</th><td>	<var>1</var>			<i>/* Has cache hints */</i></td></tr>
<tr><th id="483">483</th><td>};</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><u>#<span data-ppcond="278">endif</span> /* CONFIG_X86_64 */</u></td></tr>
<tr><th id="486">486</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Jul-31</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
