# SimpleOS
OS Project for Senior Thesis

## Build tools required:
- CMake and related dependences
- RISCV-Unknown-Elf Toolchain
- Tools for imaging the VisionFive 2 via UART from (Zyedidia)[https://github.com/zyedidia/blog-code/tree/master/2-baremetal-visionfive]
## Hardware Required
- VisionFive 2 SoC
- USB to UART Connector
- LEDs
- Dupont Lines M/F, M/M, F/F
- JTAG Probe (In this case, JLink Mini EDU was used)

## References and Resources

https://docs.u-boot.org/en/latest/board/starfive/visionfive2.html

https://github.com/riscv/riscv-plic-spec/blob/master/riscv-plic.adoc#interrupt-targets-and-hart-contexts

https://starfivetech.com/uploads/sifive-interrupt-cookbook-v1p2.pdf

https://doc-en.rvspace.org/JH7110/Datasheet/JH7110_DS/c_u74_quad_core.html

https://doc-en.rvspace.org/VisionFive2/40-Pin_GPIO_Header_UG/VisionFive2_40pin_UG/hardware_setup3%20-%20vf2.html

https://doc-en.rvspace.org/JH7110/PDF/JH7110_TRM_StarFive_Preliminary_V2.pdf

https://www.cs.fsu.edu/~cop4610t/assignments/project3/spec/fatspec.pdf

https://starfivetech.com/uploads/u74mc_core_complex_manual_21G1.pdf

https://doc-en.rvspace.org/JH7110/TRM/JH7110_TRM/interrupt_connections.html

https://zyedidia.github.io/blog/posts/1-d-baremetal/

https://github.com/yhzhang0128/egos-2000

https://osblog.stephenmarz.com/
