// Seed: 4277574751
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  assign id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0
);
  wire id_2;
  wire id_3;
  wire id_4;
  id_5 :
  assert property (@(negedge 1) 1)
  else;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wand id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_1,
      id_6
  );
  assign modCall_1.id_5 = 0;
  assign id_2 = 1'b0;
  always disable id_8;
  wire id_9;
  initial begin : LABEL_0
    id_8 = id_4;
  end
  assign id_7 = 1;
endmodule
