ISim log file
Running: C:\Users\ECE\Documents\PR_Project\pcores\ring_oscillator_v1_00_a\devl\projnav\user_logic_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/ECE/Documents/PR_Project/pcores/ring_oscillator_v1_00_a/devl/projnav/user_logic_isim_beh.wdb 
ISim P.68d (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /user_logic/Bus2IP_Clk 1 -radix bin -value 0 -radix bin -time 1 us -repeat 2 us
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /user_logic/Bus2IP_Clk 1 -radix bin -value 0 -radix bin -time 1 us -repeat 2 us
# isim force add /user_logic/Bus2IP_Clk 1 -radix bin -value 0 -radix bin -time 1 us -repeat 2 us
# run all
Stopped at time : 230409034100 ns : File "C:/Users/ECE/Documents/PR_Project/pcores/ring_oscillator_v1_00_a/hdl/verilog/user_logic.v" Line 179
# isim force add /user_logic/slv_reg0 8AAAAAAA -radix hex
# isim force add /user_logic/slv_reg0 8AAAAAAA -radix hex
ISim P.68d (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /user_logic/Bus2IP_Clk 1 -radix bin -value 0 -radix bin -time 1 us -repeat 2 us
# isim force add /user_logic/Bus2IP_Clk 1 -radix bin -value 0 -radix bin -time 1 us -repeat 2 us
# isim force add /user_logic/slv_reg0 8AAAAAAA -radix hex
# isim force add /user_logic/slv_reg0 8AAAAAAA -radix hex
# run all
Stopped at time : 277601677 us : File "C:/Users/ECE/Documents/PR_Project/pcores/ring_oscillator_v1_00_a/hdl/verilog/user_logic.v" Line 164
# isim force add /user_logic/slv_reg0 80000005 -radix hex
# isim force add /user_logic/slv_reg0 80000005 -radix hex
# restart
# restart
ISim P.68d (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /user_logic/Bus2IP_Clk 1 -radix bin -value 0 -radix bin -time 1 us -repeat 2 us
# isim force add /user_logic/Bus2IP_Clk 1 -radix bin -value 0 -radix bin -time 1 us -repeat 2 us
# isim force add /user_logic/slv_reg0 80000005 -radix hex
# isim force add /user_logic/slv_reg0 80000005 -radix hex
# run all
Stopped at time : 66076465 us : File "C:/Users/ECE/Documents/PR_Project/pcores/ring_oscillator_v1_00_a/hdl/verilog/user_logic.v" Line 164
# restart
# isim force add /user_logic/slv_reg0 80000005 -radix hex
# isim force add /user_logic/slv_reg0 80000005 -radix hex
# isim force add /user_logic/Bus2IP_Clk 1 -radix bin -value 0 -radix bin -time 1 us -repeat 2 us
# isim force add /user_logic/Bus2IP_Clk 1 -radix bin -value 0 -radix bin -time 1 us -repeat 2 us
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 450085126 us : File "C:/Users/ECE/Documents/PR_Project/pcores/ring_oscillator_v1_00_a/hdl/verilog/user_logic.v" Line 164
# isim force add /user_logic/Bus2IP_Resetn 1 -radix bin
# isim force add /user_logic/Bus2IP_Resetn 1 -radix bin
# run all
Stopped at time : 584097356 us : File "C:/Users/ECE/Documents/PR_Project/pcores/ring_oscillator_v1_00_a/hdl/verilog/user_logic.v" Line 164
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
