("Adder_32bit_nlogic:/\tAdder_32bit_nlogic ECE555 schematic" (("open" (nil hierarchy "/{ECE555 Adder_32bit_nlogic schematic }:a"))) (((-36.725 -24.2125) (27.35625 -3.2375)) "a" "NC-Verilog" 0))("INV_2bit_540_270:/\tINV_2bit_540_270 ECE555 schematic" (("open" (nil hierarchy "/{ECE555 INV_2bit_540_270 schematic }:a"))) (((-1.81875 -1.0125) (1.24375 1.325)) "a" "Schematics" 0))("Prop_Gen:/\tProp_Gen ECE555 symbol" (("open" (nil hierarchy "/{ECE555 Prop_Gen symbol }:a"))) (((-0.125 -0.3625) (1.75 0.2375)) "a" "Symbol" 0))("GREY_CELL:/\tGREY_CELL ECE555 schematic" (("open" (nil hierarchy "/{ECE555 GREY_CELL schematic }:a"))) (((-2.21875 -1.9625) (8.725 1.525)) "a" "Schematics" 0))("Prop_Gen:/\tProp_Gen ECE555 schematic" (("open" (nil hierarchy "/{ECE555 Prop_Gen schematic }:a"))) (((-2.85 -0.8375) (7.50625 2.4625)) "a" "Schematics" 0))("n_BLACK_CELL:/\tn_BLACK_CELL ECE555 schematic" (("open" (nil hierarchy "/{ECE555 n_BLACK_CELL schematic }:a"))) (((-2.7 -3.2375) (2.8875 1.0375)) "a" "Schematics" 0))("n_BLACK_CELL:/\tn_BLACK_CELL ECE555 symbol" (("open" (nil hierarchy "/{ECE555 n_BLACK_CELL symbol }:a"))) (((-0.14375 -1.0875) (2.20625 0.7125)) "a" "Symbol" 1))("BLACK_CELL_n:/\tBLACK_CELL_n ECE555 symbol" (("open" (nil hierarchy "/{ECE555 BLACK_CELL_n symbol }:a"))) (((-0.14375 -1.0875) (2.20625 0.7125)) "a" "Symbol" 1))("BLACK_CELL_n:/\tBLACK_CELL_n ECE555 schematic" (("open" (nil hierarchy "/{ECE555 BLACK_CELL_n schematic }:a"))) (((1.40625 -4.93125) (10.35625 1.58125)) "a" "Schematics" 6))("n_GREY_CELL:/\tn_GREY_CELL ECE555 schematic" (("open" (nil hierarchy "/{ECE555 n_GREY_CELL schematic }:a"))) (((-2.825 -4.775) (5.9 1.98125)) "a" "Schematics" 5))