// Seed: 822078363
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7 = id_2;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input uwire id_6,
    output tri1 id_7,
    output uwire id_8
    , id_11,
    input supply1 id_9
);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_3 = 1;
  id_12 :
  assert property (@(posedge 1) 1)
  else $display(id_6);
endmodule
