#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov 10 12:37:54 2021
# Process ID: 15788
# Current directory: C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9984 C:\Users\giaco\Documents\Universit\PoD\MaPD\lab\multiplexer2_1\multiplexer2_1.xpr
# Log file: C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/vivado.log
# Journal file: C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/multiplexer2_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
file mkdir C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/multiplexer2_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/multiplexer2_1.srcs/sim_1/new/tb_mux21.vhd w ]
add_files -fileset sim_1 C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/multiplexer2_1.srcs/sim_1/new/tb_mux21.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/multiplexer2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mux21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/multiplexer2_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mux21_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/multiplexer2_1.srcs/sources_1/new/mux21.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux21'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/multiplexer2_1.srcs/sim_1/new/tb_mux21.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mux21'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/multiplexer2_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d1c7a3bd655a48c6a3e448d069892b16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mux21_behav xil_defaultlib.tb_mux21 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.mux21 [mux21_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_mux21
Built simulation snapshot tb_mux21_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/multiplexer2_1.sim/sim_1/behav/xsim/xsim.dir/tb_mux21_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 10 12:49:47 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/multiplexer2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mux21_behav -key {Behavioral:sim_1:Functional:tb_mux21} -tclbatch {tb_mux21.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_mux21.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mux21_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 772.633 ; gain = 16.039
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1151.715 ; gain = 368.328
save_project_as multiplexer4_1 C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1 -force
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sim_1/new/tb_mux41.vhd w ]
add_files -fileset sim_1 C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sim_1/new/tb_mux41.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sim_1/new/tb_mux41.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sim_1/new/tb_mux41.vhd
close [ open C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sources_1/new/mux41.vhd w ]
add_files C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sources_1/new/mux41.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sources_1/new/mux21.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sources_1/new/mux21.vhd
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/multiplexer2_1.srcs/sources_1/new/mux21.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 10 13:13:38 2021] Launched synth_1...
Run output will be captured here: C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1650.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 10 13:15:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1953.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mux21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mux21_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/multiplexer2_1.srcs/sources_1/new/mux21.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux21'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sim_1/new/tb_mux21.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mux21'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 781a96217aca42bb85dc1f9185ab6003 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mux21_behav xil_defaultlib.tb_mux21 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.mux21 [mux21_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_mux21
Built simulation snapshot tb_mux21_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.sim/sim_1/behav/xsim/xsim.dir/tb_mux21_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 10 13:21:37 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mux21_behav -key {Behavioral:sim_1:Functional:tb_mux21} -tclbatch {tb_mux21.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_mux21.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mux21_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2061.523 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sim_1/new/tb_mux21.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sources_1/new/mux21.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sources_1/new/mux41.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/multiplexer2_1.srcs/sources_1/new/mux21.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sim_1/new/tb_mux41.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sim_1/new/tb_mux21.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sources_1/new/mux21.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sources_1/new/mux41.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer2_1/multiplexer2_1.srcs/sources_1/new/mux21.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/sim_1/new/tb_mux41.vhd:]
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a35tcsg324-1
current_run [get_runs synth_2]
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_2]
close_design
launch_runs synth_2 -jobs 4
[Wed Nov 10 13:27:03 2021] Launched synth_2...
Run output will be captured here: C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

file mkdir C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/constrs_1
file mkdir C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/constrs_1/new
close [ open C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/constrs_1/new/mapping.xdc w ]
add_files -fileset constrs_1 C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/constrs_1/new/mapping.xdc
reset_run synth_2
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY rebuilt [get_runs synth_2]
launch_runs synth_2 -jobs 4
[Wed Nov 10 13:34:43 2021] Launched synth_2...
Run output will be captured here: C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Wed Nov 10 13:35:18 2021] Launched impl_2...
Run output will be captured here: C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Wed Nov 10 13:36:19 2021] Launched impl_2...
Run output will be captured here: C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A4332CA
set_property PROGRAM.FILE {C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.runs/impl_2/mux41.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.runs/impl_2/mux41.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 10 13:40:31 2021...
create_project adder C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder -part xc7a35tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
file mkdir C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.srcs/sources_1/new
close [ open C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.srcs/sources_1/new/adder.vhd w ]
add_files C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.srcs/sources_1/new/adder.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Nov 10 13:46:14 2021] Launched synth_1...
Run output will be captured here: C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.runs/synth_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/constrs_1/new/mapping.xdc
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/constrs_1/new/mapping.xdc]
WARNING: [Vivado 12-584] No ports matched 'd_in'. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/constrs_1/new/mapping.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/constrs_1/new/mapping.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel_in[0]'. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/constrs_1/new/mapping.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/constrs_1/new/mapping.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sel_in[1]'. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/constrs_1/new/mapping.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/constrs_1/new/mapping.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/constrs_1/new/mapping.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/constrs_1/new/mapping.xdc]
Finished Parsing XDC File [C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/multiplexer4_1/multiplexer4_1.srcs/constrs_1/new/mapping.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov 10 13:51:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.runs/synth_1/runme.log
[Wed Nov 10 13:51:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 10 13:53:21 2021] Launched impl_1...
Run output will be captured here: C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A4332CA
set_property PROGRAM.FILE {C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.runs/impl_1/adder.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.runs/impl_1/adder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file mkdir C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.srcs/sim_1/new/tb_adder.vhd w ]
add_files -fileset sim_1 C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.srcs/sim_1/new/tb_adder.vhd
update_compile_order -fileset sim_1
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj adder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 900c68f257bc405a8009173ce1cb1650 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_behav xil_defaultlib.adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.adder
Built simulation snapshot adder_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.sim/sim_1/behav/xsim/xsim.dir/adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 10 14:02:26 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_behav -key {Behavioral:sim_1:Functional:adder} -tclbatch {adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3065.602 ; gain = 2.711
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj adder_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 900c68f257bc405a8009173ce1cb1650 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_behav xil_defaultlib.adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_behav -key {Behavioral:sim_1:Functional:adder} -tclbatch {adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3067.867 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_adder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.srcs/sim_1/new/tb_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_adder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 900c68f257bc405a8009173ce1cb1650 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_adder
Built simulation snapshot tb_adder_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.sim/sim_1/behav/xsim/xsim.dir/tb_adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 10 14:04:59 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/giaco/Documents/Universit/PoD/MaPD/lab/adder/adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3078.535 ; gain = 10.332
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 10 14:08:58 2021...
