{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 14:24:13 2018 " "Info: Processing started: Wed May 23 14:24:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CONG4BIT -c CONG4BIT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CONG4BIT -c CONG4BIT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[1\] S\[4\] 10.295 ns Longest " "Info: Longest tpd from source pin \"A\[1\]\" to destination pin \"S\[4\]\" is 10.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns A\[1\] 1 PIN PIN_G5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_G5; Fanout = 2; PIN Node = 'A\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "CONG4BIT.bdf" "" { Schematic "D:/CONG4BIT/CONG4BIT.bdf" { { 176 88 256 192 "A\[3..0\]" "" } { 168 256 328 184 "A\[3..0\]" "" } { 184 648 664 232 "A\[0\]" "" } { 184 536 552 232 "A\[1\]" "" } { 184 424 440 232 "A\[2\]" "" } { 184 312 328 232 "A\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.497 ns) + CELL(0.437 ns) 5.776 ns FA:inst1\|inst5~0 2 COMB LCCOMB_X1_Y48_N0 3 " "Info: 2: + IC(4.497 ns) + CELL(0.437 ns) = 5.776 ns; Loc. = LCCOMB_X1_Y48_N0; Fanout = 3; COMB Node = 'FA:inst1\|inst5~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { A[1] FA:inst1|inst5~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "D:/CONG4BIT/FA.bdf" { { 320 432 496 368 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 6.194 ns FA:inst2\|inst5~1 3 COMB LCCOMB_X1_Y48_N12 2 " "Info: 3: + IC(0.268 ns) + CELL(0.150 ns) = 6.194 ns; Loc. = LCCOMB_X1_Y48_N12; Fanout = 2; COMB Node = 'FA:inst2\|inst5~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { FA:inst1|inst5~0 FA:inst2|inst5~1 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "D:/CONG4BIT/FA.bdf" { { 320 432 496 368 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 6.900 ns FA:inst3\|inst5~0 4 COMB LCCOMB_X1_Y48_N22 1 " "Info: 4: + IC(0.268 ns) + CELL(0.438 ns) = 6.900 ns; Loc. = LCCOMB_X1_Y48_N22; Fanout = 1; COMB Node = 'FA:inst3\|inst5~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { FA:inst2|inst5~1 FA:inst3|inst5~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "D:/CONG4BIT/FA.bdf" { { 320 432 496 368 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(2.652 ns) 10.295 ns S\[4\] 5 PIN PIN_G3 0 " "Info: 5: + IC(0.743 ns) + CELL(2.652 ns) = 10.295 ns; Loc. = PIN_G3; Fanout = 0; PIN Node = 'S\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.395 ns" { FA:inst3|inst5~0 S[4] } "NODE_NAME" } } { "CONG4BIT.bdf" "" { Schematic "D:/CONG4BIT/CONG4BIT.bdf" { { 352 736 912 368 "S\[4..0\]" "" } { 344 322 440 360 "S\[4..0\]" "" } { 328 296 312 360 "S\[4\]" "" } { 328 312 328 360 "S\[3\]" "" } { 328 424 440 360 "S\[2\]" "" } { 328 536 552 360 "S\[1\]" "" } { 328 648 664 360 "S\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.519 ns ( 43.90 % ) " "Info: Total cell delay = 4.519 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.776 ns ( 56.10 % ) " "Info: Total interconnect delay = 5.776 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.295 ns" { A[1] FA:inst1|inst5~0 FA:inst2|inst5~1 FA:inst3|inst5~0 S[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.295 ns" { A[1] {} A[1]~combout {} FA:inst1|inst5~0 {} FA:inst2|inst5~1 {} FA:inst3|inst5~0 {} S[4] {} } { 0.000ns 0.000ns 4.497ns 0.268ns 0.268ns 0.743ns } { 0.000ns 0.842ns 0.437ns 0.150ns 0.438ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 23 14:24:13 2018 " "Info: Processing ended: Wed May 23 14:24:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
