#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12ac450 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12ac5e0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x12b6f30 .functor NOT 1, L_0x12e14c0, C4<0>, C4<0>, C4<0>;
L_0x12e1250 .functor XOR 1, L_0x12e10f0, L_0x12e11b0, C4<0>, C4<0>;
L_0x12e13b0 .functor XOR 1, L_0x12e1250, L_0x12e1310, C4<0>, C4<0>;
v0x12dda90_0 .net *"_ivl_10", 0 0, L_0x12e1310;  1 drivers
v0x12ddb90_0 .net *"_ivl_12", 0 0, L_0x12e13b0;  1 drivers
v0x12ddc70_0 .net *"_ivl_2", 0 0, L_0x12e07e0;  1 drivers
v0x12ddd30_0 .net *"_ivl_4", 0 0, L_0x12e10f0;  1 drivers
v0x12dde10_0 .net *"_ivl_6", 0 0, L_0x12e11b0;  1 drivers
v0x12ddf40_0 .net *"_ivl_8", 0 0, L_0x12e1250;  1 drivers
v0x12de020_0 .net "a", 0 0, v0x12db4a0_0;  1 drivers
v0x12de0c0_0 .net "b", 0 0, v0x12db540_0;  1 drivers
v0x12de160_0 .net "c", 0 0, v0x12db5e0_0;  1 drivers
v0x12de200_0 .var "clk", 0 0;
v0x12de2a0_0 .net "d", 0 0, v0x12db750_0;  1 drivers
v0x12de340_0 .net "out_dut", 0 0, L_0x12e0f90;  1 drivers
v0x12de3e0_0 .net "out_ref", 0 0, L_0x12df3b0;  1 drivers
v0x12de480_0 .var/2u "stats1", 159 0;
v0x12de520_0 .var/2u "strobe", 0 0;
v0x12de5c0_0 .net "tb_match", 0 0, L_0x12e14c0;  1 drivers
v0x12de680_0 .net "tb_mismatch", 0 0, L_0x12b6f30;  1 drivers
v0x12de850_0 .net "wavedrom_enable", 0 0, v0x12db840_0;  1 drivers
v0x12de8f0_0 .net "wavedrom_title", 511 0, v0x12db8e0_0;  1 drivers
L_0x12e07e0 .concat [ 1 0 0 0], L_0x12df3b0;
L_0x12e10f0 .concat [ 1 0 0 0], L_0x12df3b0;
L_0x12e11b0 .concat [ 1 0 0 0], L_0x12e0f90;
L_0x12e1310 .concat [ 1 0 0 0], L_0x12df3b0;
L_0x12e14c0 .cmp/eeq 1, L_0x12e07e0, L_0x12e13b0;
S_0x12ac770 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x12ac5e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x12acef0 .functor NOT 1, v0x12db5e0_0, C4<0>, C4<0>, C4<0>;
L_0x12b77f0 .functor NOT 1, v0x12db540_0, C4<0>, C4<0>, C4<0>;
L_0x12deb00 .functor AND 1, L_0x12acef0, L_0x12b77f0, C4<1>, C4<1>;
L_0x12deba0 .functor NOT 1, v0x12db750_0, C4<0>, C4<0>, C4<0>;
L_0x12decd0 .functor NOT 1, v0x12db4a0_0, C4<0>, C4<0>, C4<0>;
L_0x12dedd0 .functor AND 1, L_0x12deba0, L_0x12decd0, C4<1>, C4<1>;
L_0x12deeb0 .functor OR 1, L_0x12deb00, L_0x12dedd0, C4<0>, C4<0>;
L_0x12def70 .functor AND 1, v0x12db4a0_0, v0x12db5e0_0, C4<1>, C4<1>;
L_0x12df030 .functor AND 1, L_0x12def70, v0x12db750_0, C4<1>, C4<1>;
L_0x12df0f0 .functor OR 1, L_0x12deeb0, L_0x12df030, C4<0>, C4<0>;
L_0x12df260 .functor AND 1, v0x12db540_0, v0x12db5e0_0, C4<1>, C4<1>;
L_0x12df2d0 .functor AND 1, L_0x12df260, v0x12db750_0, C4<1>, C4<1>;
L_0x12df3b0 .functor OR 1, L_0x12df0f0, L_0x12df2d0, C4<0>, C4<0>;
v0x12b71a0_0 .net *"_ivl_0", 0 0, L_0x12acef0;  1 drivers
v0x12b7240_0 .net *"_ivl_10", 0 0, L_0x12dedd0;  1 drivers
v0x12d9c90_0 .net *"_ivl_12", 0 0, L_0x12deeb0;  1 drivers
v0x12d9d50_0 .net *"_ivl_14", 0 0, L_0x12def70;  1 drivers
v0x12d9e30_0 .net *"_ivl_16", 0 0, L_0x12df030;  1 drivers
v0x12d9f60_0 .net *"_ivl_18", 0 0, L_0x12df0f0;  1 drivers
v0x12da040_0 .net *"_ivl_2", 0 0, L_0x12b77f0;  1 drivers
v0x12da120_0 .net *"_ivl_20", 0 0, L_0x12df260;  1 drivers
v0x12da200_0 .net *"_ivl_22", 0 0, L_0x12df2d0;  1 drivers
v0x12da2e0_0 .net *"_ivl_4", 0 0, L_0x12deb00;  1 drivers
v0x12da3c0_0 .net *"_ivl_6", 0 0, L_0x12deba0;  1 drivers
v0x12da4a0_0 .net *"_ivl_8", 0 0, L_0x12decd0;  1 drivers
v0x12da580_0 .net "a", 0 0, v0x12db4a0_0;  alias, 1 drivers
v0x12da640_0 .net "b", 0 0, v0x12db540_0;  alias, 1 drivers
v0x12da700_0 .net "c", 0 0, v0x12db5e0_0;  alias, 1 drivers
v0x12da7c0_0 .net "d", 0 0, v0x12db750_0;  alias, 1 drivers
v0x12da880_0 .net "out", 0 0, L_0x12df3b0;  alias, 1 drivers
S_0x12da9e0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x12ac5e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x12db4a0_0 .var "a", 0 0;
v0x12db540_0 .var "b", 0 0;
v0x12db5e0_0 .var "c", 0 0;
v0x12db6b0_0 .net "clk", 0 0, v0x12de200_0;  1 drivers
v0x12db750_0 .var "d", 0 0;
v0x12db840_0 .var "wavedrom_enable", 0 0;
v0x12db8e0_0 .var "wavedrom_title", 511 0;
S_0x12dac80 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x12da9e0;
 .timescale -12 -12;
v0x12daee0_0 .var/2s "count", 31 0;
E_0x12a73a0/0 .event negedge, v0x12db6b0_0;
E_0x12a73a0/1 .event posedge, v0x12db6b0_0;
E_0x12a73a0 .event/or E_0x12a73a0/0, E_0x12a73a0/1;
E_0x12a75f0 .event negedge, v0x12db6b0_0;
E_0x12919f0 .event posedge, v0x12db6b0_0;
S_0x12dafe0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x12da9e0;
 .timescale -12 -12;
v0x12db1e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12db2c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x12da9e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12dba40 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x12ac5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x12df510 .functor NOT 1, v0x12db4a0_0, C4<0>, C4<0>, C4<0>;
L_0x12df580 .functor NOT 1, v0x12db540_0, C4<0>, C4<0>, C4<0>;
L_0x12df610 .functor AND 1, L_0x12df510, L_0x12df580, C4<1>, C4<1>;
L_0x12df720 .functor AND 1, L_0x12df610, v0x12db5e0_0, C4<1>, C4<1>;
L_0x12df810 .functor AND 1, L_0x12df720, v0x12db750_0, C4<1>, C4<1>;
L_0x12df8d0 .functor NOT 1, v0x12db4a0_0, C4<0>, C4<0>, C4<0>;
L_0x12df980 .functor AND 1, L_0x12df8d0, v0x12db540_0, C4<1>, C4<1>;
L_0x12dfa40 .functor NOT 1, v0x12db5e0_0, C4<0>, C4<0>, C4<0>;
L_0x12dfc10 .functor AND 1, L_0x12df980, L_0x12dfa40, C4<1>, C4<1>;
L_0x12dfd20 .functor AND 1, L_0x12dfc10, v0x12db750_0, C4<1>, C4<1>;
L_0x12dff50 .functor OR 1, L_0x12df810, L_0x12dfd20, C4<0>, C4<0>;
L_0x12e0010 .functor AND 1, v0x12db4a0_0, v0x12db540_0, C4<1>, C4<1>;
L_0x12e0310 .functor AND 1, L_0x12e0010, v0x12db5e0_0, C4<1>, C4<1>;
L_0x12e03d0 .functor OR 1, L_0x12dff50, L_0x12e0310, C4<0>, C4<0>;
L_0x12e02a0 .functor NOT 1, v0x12db540_0, C4<0>, C4<0>, C4<0>;
L_0x12e0560 .functor AND 1, v0x12db4a0_0, L_0x12e02a0, C4<1>, C4<1>;
L_0x12e06b0 .functor AND 1, L_0x12e0560, v0x12db5e0_0, C4<1>, C4<1>;
L_0x12e0770 .functor NOT 1, v0x12db750_0, C4<0>, C4<0>, C4<0>;
L_0x12e0880 .functor AND 1, L_0x12e06b0, L_0x12e0770, C4<1>, C4<1>;
L_0x12e0990 .functor OR 1, L_0x12e03d0, L_0x12e0880, C4<0>, C4<0>;
L_0x12e0b50 .functor AND 1, v0x12db4a0_0, v0x12db540_0, C4<1>, C4<1>;
L_0x12e0bc0 .functor NOT 1, v0x12db5e0_0, C4<0>, C4<0>, C4<0>;
L_0x12e0cf0 .functor AND 1, L_0x12e0b50, L_0x12e0bc0, C4<1>, C4<1>;
L_0x12e0e00 .functor AND 1, L_0x12e0cf0, v0x12db750_0, C4<1>, C4<1>;
L_0x12e0f90 .functor OR 1, L_0x12e0990, L_0x12e0e00, C4<0>, C4<0>;
v0x12dbd30_0 .net *"_ivl_0", 0 0, L_0x12df510;  1 drivers
v0x12dbe10_0 .net *"_ivl_10", 0 0, L_0x12df8d0;  1 drivers
v0x12dbef0_0 .net *"_ivl_12", 0 0, L_0x12df980;  1 drivers
v0x12dbfe0_0 .net *"_ivl_14", 0 0, L_0x12dfa40;  1 drivers
v0x12dc0c0_0 .net *"_ivl_16", 0 0, L_0x12dfc10;  1 drivers
v0x12dc1f0_0 .net *"_ivl_18", 0 0, L_0x12dfd20;  1 drivers
v0x12dc2d0_0 .net *"_ivl_2", 0 0, L_0x12df580;  1 drivers
v0x12dc3b0_0 .net *"_ivl_20", 0 0, L_0x12dff50;  1 drivers
v0x12dc490_0 .net *"_ivl_22", 0 0, L_0x12e0010;  1 drivers
v0x12dc570_0 .net *"_ivl_24", 0 0, L_0x12e0310;  1 drivers
v0x12dc650_0 .net *"_ivl_26", 0 0, L_0x12e03d0;  1 drivers
v0x12dc730_0 .net *"_ivl_28", 0 0, L_0x12e02a0;  1 drivers
v0x12dc810_0 .net *"_ivl_30", 0 0, L_0x12e0560;  1 drivers
v0x12dc8f0_0 .net *"_ivl_32", 0 0, L_0x12e06b0;  1 drivers
v0x12dc9d0_0 .net *"_ivl_34", 0 0, L_0x12e0770;  1 drivers
v0x12dcab0_0 .net *"_ivl_36", 0 0, L_0x12e0880;  1 drivers
v0x12dcb90_0 .net *"_ivl_38", 0 0, L_0x12e0990;  1 drivers
v0x12dcd80_0 .net *"_ivl_4", 0 0, L_0x12df610;  1 drivers
v0x12dce60_0 .net *"_ivl_40", 0 0, L_0x12e0b50;  1 drivers
v0x12dcf40_0 .net *"_ivl_42", 0 0, L_0x12e0bc0;  1 drivers
v0x12dd020_0 .net *"_ivl_44", 0 0, L_0x12e0cf0;  1 drivers
v0x12dd100_0 .net *"_ivl_46", 0 0, L_0x12e0e00;  1 drivers
v0x12dd1e0_0 .net *"_ivl_6", 0 0, L_0x12df720;  1 drivers
v0x12dd2c0_0 .net *"_ivl_8", 0 0, L_0x12df810;  1 drivers
v0x12dd3a0_0 .net "a", 0 0, v0x12db4a0_0;  alias, 1 drivers
v0x12dd440_0 .net "b", 0 0, v0x12db540_0;  alias, 1 drivers
v0x12dd530_0 .net "c", 0 0, v0x12db5e0_0;  alias, 1 drivers
v0x12dd620_0 .net "d", 0 0, v0x12db750_0;  alias, 1 drivers
v0x12dd710_0 .net "out", 0 0, L_0x12e0f90;  alias, 1 drivers
S_0x12dd870 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x12ac5e0;
 .timescale -12 -12;
E_0x12a7140 .event anyedge, v0x12de520_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12de520_0;
    %nor/r;
    %assign/vec4 v0x12de520_0, 0;
    %wait E_0x12a7140;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12da9e0;
T_3 ;
    %fork t_1, S_0x12dac80;
    %jmp t_0;
    .scope S_0x12dac80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12daee0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12db750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12db5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12db540_0, 0;
    %assign/vec4 v0x12db4a0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12919f0;
    %load/vec4 v0x12daee0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12daee0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12db750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12db5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12db540_0, 0;
    %assign/vec4 v0x12db4a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x12a75f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12db2c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12a73a0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x12db4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12db540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12db5e0_0, 0;
    %assign/vec4 v0x12db750_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x12da9e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x12ac5e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de520_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12ac5e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12de200_0;
    %inv;
    %store/vec4 v0x12de200_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12ac5e0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12db6b0_0, v0x12de680_0, v0x12de020_0, v0x12de0c0_0, v0x12de160_0, v0x12de2a0_0, v0x12de3e0_0, v0x12de340_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12ac5e0;
T_7 ;
    %load/vec4 v0x12de480_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12de480_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12de480_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12de480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12de480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12de480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12de480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12ac5e0;
T_8 ;
    %wait E_0x12a73a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12de480_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12de480_0, 4, 32;
    %load/vec4 v0x12de5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12de480_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12de480_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12de480_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12de480_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12de3e0_0;
    %load/vec4 v0x12de3e0_0;
    %load/vec4 v0x12de340_0;
    %xor;
    %load/vec4 v0x12de3e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12de480_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12de480_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12de480_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12de480_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/kmap2/iter0/response4/top_module.sv";
