v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
C {ipin.sym} -1400 -220 0 0 {name=p_st lab=start}
C {ipin.sym} -1400 -180 0 0 {name=p_cop lab=comp_out_p}
C {ipin.sym} -1400 -140 0 0 {name=p_cd lab=comp_done}
C {iopin.sym} -1400 -100 0 0 {name=p_vdd lab=vdd}
C {iopin.sym} -1400 -60 0 0 {name=p_vss lab=vss}
C {opin.sym} 1550 -300 0 0 {name=p_se lab=sample_en}
C {opin.sym} 1550 -260 0 0 {name=p_rstl lab=rst_latch}
C {opin.sym} 1550 -220 0 0 {name=p_dn lab=done}
C {opin.sym} 1550 -180 0 0 {name=p_do7 lab=dout[7]}
C {opin.sym} 1550 -160 0 0 {name=p_do6 lab=dout[6]}
C {opin.sym} 1550 -140 0 0 {name=p_do5 lab=dout[5]}
C {opin.sym} 1550 -120 0 0 {name=p_do4 lab=dout[4]}
C {opin.sym} 1550 -100 0 0 {name=p_do3 lab=dout[3]}
C {opin.sym} 1550 -80 0 0 {name=p_do2 lab=dout[2]}
C {opin.sym} 1550 -60 0 0 {name=p_do1 lab=dout[1]}
C {opin.sym} 1550 -40 0 0 {name=p_do0 lab=dout[0]}
C {opin.sym} 1550 20 0 0 {name=p_daci7 lab=dac_in[7]}
C {opin.sym} 1550 40 0 0 {name=p_daci6 lab=dac_in[6]}
C {opin.sym} 1550 60 0 0 {name=p_daci5 lab=dac_in[5]}
C {opin.sym} 1550 80 0 0 {name=p_daci4 lab=dac_in[4]}
C {opin.sym} 1550 100 0 0 {name=p_daci3 lab=dac_in[3]}
C {opin.sym} 1550 120 0 0 {name=p_daci2 lab=dac_in[2]}
C {opin.sym} 1550 140 0 0 {name=p_daci1 lab=dac_in[1]}
C {opin.sym} 1550 160 0 0 {name=p_daci0 lab=dac_in[0]}
C {sar_adc/blocks/async_sar/async_inverter.sym} -850 -170 0 0 {name=x_inv_srclk}
C {lab_wire.sym} -1000 -190 0 0 {name=l_isrc_in lab=comp_done}
C {lab_wire.sym} -700 -190 2 0 {name=l_isrc_vdd lab=vdd}
C {lab_wire.sym} -700 -170 2 0 {name=l_isrc_out lab=comp_done_b}
C {lab_wire.sym} -700 -150 2 0 {name=l_isrc_vss lab=vss}
C {sar_adc/blocks/async_sar/shift_reg_8bit.sym} -850 0 0 0 {name=x_sr8}
C {lab_wire.sym} -1000 -100 0 0 {name=l_sr_si lab=vss}
C {lab_wire.sym} -1000 -80 0 0 {name=l_sr_clk lab=comp_done_b}
C {lab_wire.sym} -1000 -60 0 0 {name=l_sr_rst lab=rst_n_int}
C {lab_wire.sym} -700 -100 2 0 {name=l_sr_vdd lab=vdd}
C {lab_wire.sym} -700 -80 2 0 {name=l_sr_vss lab=vss}
C {lab_wire.sym} -700 -60 2 0 {name=l_sr_q0 lab=Q0}
C {lab_wire.sym} -700 -40 2 0 {name=l_sr_q1 lab=Q1}
C {lab_wire.sym} -700 -20 2 0 {name=l_sr_q2 lab=Q2}
C {lab_wire.sym} -700 0 2 0 {name=l_sr_q3 lab=Q3}
C {lab_wire.sym} -700 20 2 0 {name=l_sr_q4 lab=Q4}
C {lab_wire.sym} -700 40 2 0 {name=l_sr_q5 lab=Q5}
C {lab_wire.sym} -700 60 2 0 {name=l_sr_q6 lab=Q6}
C {lab_wire.sym} -700 80 2 0 {name=l_sr_q7 lab=Q7}
C {lab_wire.sym} -700 100 2 0 {name=l_sr_done lab=sr_done}
C {sar_adc/blocks/async_sar/async_inverter.sym} -850 190 0 0 {name=x_inv_se1}
C {lab_wire.sym} -1000 170 0 0 {name=l_se1_in lab=start}
C {lab_wire.sym} -700 170 2 0 {name=l_se1_vdd lab=vdd}
C {lab_wire.sym} -700 190 2 0 {name=l_se1_out lab=start_inv}
C {lab_wire.sym} -700 210 2 0 {name=l_se1_vss lab=vss}
C {sar_adc/blocks/async_sar/async_inverter.sym} -850 280 0 0 {name=x_inv_se2}
C {lab_wire.sym} -1000 260 0 0 {name=l_se2_in lab=start_inv}
C {lab_wire.sym} -700 260 2 0 {name=l_se2_vdd lab=vdd}
C {lab_wire.sym} -700 280 2 0 {name=l_se2_out lab=sample_en}
C {lab_wire.sym} -700 300 2 0 {name=l_se2_vss lab=vss}
C {sar_adc/blocks/async_sar/async_inverter.sym} -850 370 0 0 {name=x_inv_rst_n_int}
C {lab_wire.sym} -1000 350 0 0 {name=l_ir_in lab=start}
C {lab_wire.sym} -700 350 2 0 {name=l_ir_vdd lab=vdd}
C {lab_wire.sym} -700 370 2 0 {name=l_ir_out lab=rst_n_int}
C {lab_wire.sym} -700 390 2 0 {name=l_ir_vss lab=vss}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 630 0 0 {name=x_bit0}
C {lab_wire.sym} -150 600 0 0 {name=l_br0_co lab=comp_out_p}
C {lab_wire.sym} -150 620 0 0 {name=l_br0_en lab=Q7}
C {lab_wire.sym} -150 660 0 0 {name=l_br0_rst lab=rst_n_int}
C {lab_wire.sym} 150 600 2 0 {name=l_br0_vdd lab=vdd}
C {lab_wire.sym} 150 620 2 0 {name=l_br0_vss lab=vss}
C {lab_wire.sym} 150 640 2 0 {name=l_br0_bo lab=dout[0]}
C {sar_adc/blocks/async_sar/async_nor2.sym} 500 630 0 0 {name=x_nor_dq0}
C {lab_wire.sym} 350 610 0 0 {name=l_ndq0_a lab=dout[0]}
C {lab_wire.sym} 350 650 0 0 {name=l_ndq0_b lab=Q7}
C {lab_wire.sym} 650 610 2 0 {name=l_ndq0_vdd lab=vdd}
C {lab_wire.sym} 650 630 2 0 {name=l_ndq0_out lab=dac_n0}
C {lab_wire.sym} 650 650 2 0 {name=l_ndq0_vss lab=vss}
C {sar_adc/blocks/async_sar/async_nor2.sym} 950 630 0 0 {name=x_nor_st0}
C {lab_wire.sym} 800 610 0 0 {name=l_nst0_a lab=dac_n0}
C {lab_wire.sym} 800 650 0 0 {name=l_nst0_b lab=start}
C {lab_wire.sym} 1100 610 2 0 {name=l_nst0_vdd lab=vdd}
C {lab_wire.sym} 1100 630 2 0 {name=l_nst0_out lab=dac_in[0]}
C {lab_wire.sym} 1100 650 2 0 {name=l_nst0_vss lab=vss}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 450 0 0 {name=x_bit1}
C {lab_wire.sym} -150 420 0 0 {name=l_br1_co lab=comp_out_p}
C {lab_wire.sym} -150 440 0 0 {name=l_br1_en lab=Q6}
C {lab_wire.sym} -150 480 0 0 {name=l_br1_rst lab=rst_n_int}
C {lab_wire.sym} 150 420 2 0 {name=l_br1_vdd lab=vdd}
C {lab_wire.sym} 150 440 2 0 {name=l_br1_vss lab=vss}
C {lab_wire.sym} 150 460 2 0 {name=l_br1_bo lab=dout[1]}
C {sar_adc/blocks/async_sar/async_nor2.sym} 500 450 0 0 {name=x_nor_dq1}
C {lab_wire.sym} 350 430 0 0 {name=l_ndq1_a lab=dout[1]}
C {lab_wire.sym} 350 470 0 0 {name=l_ndq1_b lab=Q6}
C {lab_wire.sym} 650 430 2 0 {name=l_ndq1_vdd lab=vdd}
C {lab_wire.sym} 650 450 2 0 {name=l_ndq1_out lab=dac_n1}
C {lab_wire.sym} 650 470 2 0 {name=l_ndq1_vss lab=vss}
C {sar_adc/blocks/async_sar/async_nor2.sym} 950 450 0 0 {name=x_nor_st1}
C {lab_wire.sym} 800 430 0 0 {name=l_nst1_a lab=dac_n1}
C {lab_wire.sym} 800 470 0 0 {name=l_nst1_b lab=start}
C {lab_wire.sym} 1100 430 2 0 {name=l_nst1_vdd lab=vdd}
C {lab_wire.sym} 1100 450 2 0 {name=l_nst1_out lab=dac_in[1]}
C {lab_wire.sym} 1100 470 2 0 {name=l_nst1_vss lab=vss}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 270 0 0 {name=x_bit2}
C {lab_wire.sym} -150 240 0 0 {name=l_br2_co lab=comp_out_p}
C {lab_wire.sym} -150 260 0 0 {name=l_br2_en lab=Q5}
C {lab_wire.sym} -150 300 0 0 {name=l_br2_rst lab=rst_n_int}
C {lab_wire.sym} 150 240 2 0 {name=l_br2_vdd lab=vdd}
C {lab_wire.sym} 150 260 2 0 {name=l_br2_vss lab=vss}
C {lab_wire.sym} 150 280 2 0 {name=l_br2_bo lab=dout[2]}
C {sar_adc/blocks/async_sar/async_nor2.sym} 500 270 0 0 {name=x_nor_dq2}
C {lab_wire.sym} 350 250 0 0 {name=l_ndq2_a lab=dout[2]}
C {lab_wire.sym} 350 290 0 0 {name=l_ndq2_b lab=Q5}
C {lab_wire.sym} 650 250 2 0 {name=l_ndq2_vdd lab=vdd}
C {lab_wire.sym} 650 270 2 0 {name=l_ndq2_out lab=dac_n2}
C {lab_wire.sym} 650 290 2 0 {name=l_ndq2_vss lab=vss}
C {sar_adc/blocks/async_sar/async_nor2.sym} 950 270 0 0 {name=x_nor_st2}
C {lab_wire.sym} 800 250 0 0 {name=l_nst2_a lab=dac_n2}
C {lab_wire.sym} 800 290 0 0 {name=l_nst2_b lab=start}
C {lab_wire.sym} 1100 250 2 0 {name=l_nst2_vdd lab=vdd}
C {lab_wire.sym} 1100 270 2 0 {name=l_nst2_out lab=dac_in[2]}
C {lab_wire.sym} 1100 290 2 0 {name=l_nst2_vss lab=vss}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 90 0 0 {name=x_bit3}
C {lab_wire.sym} -150 60 0 0 {name=l_br3_co lab=comp_out_p}
C {lab_wire.sym} -150 80 0 0 {name=l_br3_en lab=Q4}
C {lab_wire.sym} -150 120 0 0 {name=l_br3_rst lab=rst_n_int}
C {lab_wire.sym} 150 60 2 0 {name=l_br3_vdd lab=vdd}
C {lab_wire.sym} 150 80 2 0 {name=l_br3_vss lab=vss}
C {lab_wire.sym} 150 100 2 0 {name=l_br3_bo lab=dout[3]}
C {sar_adc/blocks/async_sar/async_nor2.sym} 500 90 0 0 {name=x_nor_dq3}
C {lab_wire.sym} 350 70 0 0 {name=l_ndq3_a lab=dout[3]}
C {lab_wire.sym} 350 110 0 0 {name=l_ndq3_b lab=Q4}
C {lab_wire.sym} 650 70 2 0 {name=l_ndq3_vdd lab=vdd}
C {lab_wire.sym} 650 90 2 0 {name=l_ndq3_out lab=dac_n3}
C {lab_wire.sym} 650 110 2 0 {name=l_ndq3_vss lab=vss}
C {sar_adc/blocks/async_sar/async_nor2.sym} 950 90 0 0 {name=x_nor_st3}
C {lab_wire.sym} 800 70 0 0 {name=l_nst3_a lab=dac_n3}
C {lab_wire.sym} 800 110 0 0 {name=l_nst3_b lab=start}
C {lab_wire.sym} 1100 70 2 0 {name=l_nst3_vdd lab=vdd}
C {lab_wire.sym} 1100 90 2 0 {name=l_nst3_out lab=dac_in[3]}
C {lab_wire.sym} 1100 110 2 0 {name=l_nst3_vss lab=vss}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -90 0 0 {name=x_bit4}
C {lab_wire.sym} -150 -120 0 0 {name=l_br4_co lab=comp_out_p}
C {lab_wire.sym} -150 -100 0 0 {name=l_br4_en lab=Q3}
C {lab_wire.sym} -150 -60 0 0 {name=l_br4_rst lab=rst_n_int}
C {lab_wire.sym} 150 -120 2 0 {name=l_br4_vdd lab=vdd}
C {lab_wire.sym} 150 -100 2 0 {name=l_br4_vss lab=vss}
C {lab_wire.sym} 150 -80 2 0 {name=l_br4_bo lab=dout[4]}
C {sar_adc/blocks/async_sar/async_nor2.sym} 500 -90 0 0 {name=x_nor_dq4}
C {lab_wire.sym} 350 -110 0 0 {name=l_ndq4_a lab=dout[4]}
C {lab_wire.sym} 350 -70 0 0 {name=l_ndq4_b lab=Q3}
C {lab_wire.sym} 650 -110 2 0 {name=l_ndq4_vdd lab=vdd}
C {lab_wire.sym} 650 -90 2 0 {name=l_ndq4_out lab=dac_n4}
C {lab_wire.sym} 650 -70 2 0 {name=l_ndq4_vss lab=vss}
C {sar_adc/blocks/async_sar/async_nor2.sym} 950 -90 0 0 {name=x_nor_st4}
C {lab_wire.sym} 800 -110 0 0 {name=l_nst4_a lab=dac_n4}
C {lab_wire.sym} 800 -70 0 0 {name=l_nst4_b lab=start}
C {lab_wire.sym} 1100 -110 2 0 {name=l_nst4_vdd lab=vdd}
C {lab_wire.sym} 1100 -90 2 0 {name=l_nst4_out lab=dac_in[4]}
C {lab_wire.sym} 1100 -70 2 0 {name=l_nst4_vss lab=vss}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -270 0 0 {name=x_bit5}
C {lab_wire.sym} -150 -300 0 0 {name=l_br5_co lab=comp_out_p}
C {lab_wire.sym} -150 -280 0 0 {name=l_br5_en lab=Q2}
C {lab_wire.sym} -150 -240 0 0 {name=l_br5_rst lab=rst_n_int}
C {lab_wire.sym} 150 -300 2 0 {name=l_br5_vdd lab=vdd}
C {lab_wire.sym} 150 -280 2 0 {name=l_br5_vss lab=vss}
C {lab_wire.sym} 150 -260 2 0 {name=l_br5_bo lab=dout[5]}
C {sar_adc/blocks/async_sar/async_nor2.sym} 500 -270 0 0 {name=x_nor_dq5}
C {lab_wire.sym} 350 -290 0 0 {name=l_ndq5_a lab=dout[5]}
C {lab_wire.sym} 350 -250 0 0 {name=l_ndq5_b lab=Q2}
C {lab_wire.sym} 650 -290 2 0 {name=l_ndq5_vdd lab=vdd}
C {lab_wire.sym} 650 -270 2 0 {name=l_ndq5_out lab=dac_n5}
C {lab_wire.sym} 650 -250 2 0 {name=l_ndq5_vss lab=vss}
C {sar_adc/blocks/async_sar/async_nor2.sym} 950 -270 0 0 {name=x_nor_st5}
C {lab_wire.sym} 800 -290 0 0 {name=l_nst5_a lab=dac_n5}
C {lab_wire.sym} 800 -250 0 0 {name=l_nst5_b lab=start}
C {lab_wire.sym} 1100 -290 2 0 {name=l_nst5_vdd lab=vdd}
C {lab_wire.sym} 1100 -270 2 0 {name=l_nst5_out lab=dac_in[5]}
C {lab_wire.sym} 1100 -250 2 0 {name=l_nst5_vss lab=vss}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -450 0 0 {name=x_bit6}
C {lab_wire.sym} -150 -480 0 0 {name=l_br6_co lab=comp_out_p}
C {lab_wire.sym} -150 -460 0 0 {name=l_br6_en lab=Q1}
C {lab_wire.sym} -150 -420 0 0 {name=l_br6_rst lab=rst_n_int}
C {lab_wire.sym} 150 -480 2 0 {name=l_br6_vdd lab=vdd}
C {lab_wire.sym} 150 -460 2 0 {name=l_br6_vss lab=vss}
C {lab_wire.sym} 150 -440 2 0 {name=l_br6_bo lab=dout[6]}
C {sar_adc/blocks/async_sar/async_nor2.sym} 500 -450 0 0 {name=x_nor_dq6}
C {lab_wire.sym} 350 -470 0 0 {name=l_ndq6_a lab=dout[6]}
C {lab_wire.sym} 350 -430 0 0 {name=l_ndq6_b lab=Q1}
C {lab_wire.sym} 650 -470 2 0 {name=l_ndq6_vdd lab=vdd}
C {lab_wire.sym} 650 -450 2 0 {name=l_ndq6_out lab=dac_n6}
C {lab_wire.sym} 650 -430 2 0 {name=l_ndq6_vss lab=vss}
C {sar_adc/blocks/async_sar/async_nor2.sym} 950 -450 0 0 {name=x_nor_st6}
C {lab_wire.sym} 800 -470 0 0 {name=l_nst6_a lab=dac_n6}
C {lab_wire.sym} 800 -430 0 0 {name=l_nst6_b lab=start}
C {lab_wire.sym} 1100 -470 2 0 {name=l_nst6_vdd lab=vdd}
C {lab_wire.sym} 1100 -450 2 0 {name=l_nst6_out lab=dac_in[6]}
C {lab_wire.sym} 1100 -430 2 0 {name=l_nst6_vss lab=vss}
C {sar_adc/blocks/async_sar/bit_reg.sym} 0 -630 0 0 {name=x_bit7}
C {lab_wire.sym} -150 -660 0 0 {name=l_br7_co lab=comp_out_p}
C {lab_wire.sym} -150 -640 0 0 {name=l_br7_en lab=Q0}
C {lab_wire.sym} -150 -600 0 0 {name=l_br7_rst lab=rst_n_int}
C {lab_wire.sym} 150 -660 2 0 {name=l_br7_vdd lab=vdd}
C {lab_wire.sym} 150 -640 2 0 {name=l_br7_vss lab=vss}
C {lab_wire.sym} 150 -620 2 0 {name=l_br7_bo lab=dout[7]}
C {sar_adc/blocks/async_sar/async_nor2.sym} 500 -630 0 0 {name=x_nor_dq7}
C {lab_wire.sym} 350 -650 0 0 {name=l_ndq7_a lab=dout[7]}
C {lab_wire.sym} 350 -610 0 0 {name=l_ndq7_b lab=Q0}
C {lab_wire.sym} 650 -650 2 0 {name=l_ndq7_vdd lab=vdd}
C {lab_wire.sym} 650 -630 2 0 {name=l_ndq7_out lab=dac_n7}
C {lab_wire.sym} 650 -610 2 0 {name=l_ndq7_vss lab=vss}
C {sar_adc/blocks/async_sar/async_nor2.sym} 950 -630 0 0 {name=x_nor_st7}
C {lab_wire.sym} 800 -650 0 0 {name=l_nst7_a lab=dac_n7}
C {lab_wire.sym} 800 -610 0 0 {name=l_nst7_b lab=start}
C {lab_wire.sym} 1100 -650 2 0 {name=l_nst7_vdd lab=vdd}
C {lab_wire.sym} 1100 -630 2 0 {name=l_nst7_out lab=dac_in[7]}
C {lab_wire.sym} 1100 -610 2 0 {name=l_nst7_vss lab=vss}
C {sar_adc/blocks/async_sar/async_pulse_settle.sym} -450 700 0 0 {name=x_psettle}
C {lab_wire.sym} -600 680 0 0 {name=l_ps_in lab=comp_done}
C {lab_wire.sym} -300 680 2 0 {name=l_ps_vd lab=vdd}
C {lab_wire.sym} -300 700 2 0 {name=l_ps_vs lab=vss}
C {lab_wire.sym} -300 720 2 0 {name=l_ps_out lab=gate_settle}
C {sar_adc/blocks/async_sar/async_start_delay.sym} -840 850 0 0 {name=x_start_del}
C {lab_wire.sym} -990 830 0 0 {name=l_ist_in lab=start}
C {lab_wire.sym} -690 830 2 0 {name=l_ist_vdd lab=vdd}
C {lab_wire.sym} -690 850 2 0 {name=l_ist_vss lab=vss}
C {lab_wire.sym} -690 870 2 0 {name=l_ist_out lab=start_n}
C {sar_adc/blocks/async_sar/async_inverter.sym} -850 570 0 0 {name=x_inv_dn}
C {lab_wire.sym} -1000 550 0 0 {name=l_idn_in lab=done}
C {lab_wire.sym} -700 550 2 0 {name=l_idn_vdd lab=vdd}
C {lab_wire.sym} -700 570 2 0 {name=l_idn_out lab=done_n}
C {lab_wire.sym} -700 590 2 0 {name=l_idn_vss lab=vss}
C {sar_adc/blocks/async_sar/async_nand2.sym} -150 1060 0 0 {name=x_nand_ctrl}
C {lab_wire.sym} -300 1040 0 0 {name=l_nc_a lab=start_n}
C {lab_wire.sym} -300 1060 0 0 {name=l_nc_b lab=done_n}
C {lab_wire.sym} 0 1040 2 0 {name=l_nctrl_vdd lab=vdd}
C {lab_wire.sym} 0 1060 2 0 {name=l_nctrl_vss lab=vss}
C {lab_wire.sym} 0 1080 2 0 {name=l_nc_out lab=gate_ctrl}
C {sar_adc/blocks/async_sar/async_nor2.sym} 360 1030 0 0 {name=x_nor_rstl}
C {lab_wire.sym} 210 1010 0 0 {name=l_nr_a lab=gate_settle}
C {lab_wire.sym} 210 1050 0 0 {name=l_nr_b lab=gate_ctrl}
C {lab_wire.sym} 510 1010 2 0 {name=l_nr_vdd lab=vdd}
C {lab_wire.sym} 510 1030 2 0 {name=l_nr_out lab=rst_latch}
C {lab_wire.sym} 510 1050 2 0 {name=l_nr_vss lab=vss}
C {sar_adc/blocks/async_sar/async_nand2.sym} 810 1030 0 0 {name=x_nand_done}
C {lab_wire.sym} 660 1010 0 0 {name=l_nd_a lab=Q7}
C {lab_wire.sym} 660 1030 0 0 {name=l_nd_b lab=comp_done}
C {lab_wire.sym} 960 1010 2 0 {name=l_nd_vdd lab=vdd}
C {lab_wire.sym} 960 1030 2 0 {name=l_nd_vss lab=vss}
C {lab_wire.sym} 960 1050 2 0 {name=l_nd_out lab=done_nand}
C {sar_adc/blocks/async_sar/async_inverter.sym} 1260 1030 0 0 {name=x_inv_done}
C {lab_wire.sym} 1110 1010 0 0 {name=l_id_in lab=done_nand}
C {lab_wire.sym} 1410 1010 2 0 {name=l_id_vdd lab=vdd}
C {lab_wire.sym} 1410 1030 2 0 {name=l_id_out lab=done}
C {lab_wire.sym} 1410 1050 2 0 {name=l_id_vss lab=vss}
C {title.sym} 100 1200 0 0 {name=l_title author="Berkah Saluyu"}
