Start time: 09:28:59 on Aug 09,2022
qverilog -f .\filelist.f 
-- Compiling module ram_dut
-- Compiling interface simple_bus
-- Compiling program testbench
-- Compiling module top

Top level modules:
	top
# vsim -lib work work.top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.testbench(fast)
# run -all
# [Testbench] Reset applied to DUT
# [Testbench] Reset completed
# [Rdata]Rdata=10 at mem address=0
# [Rdata]Rdata=20 at mem address=1
# [Rdata]Rdata=30 at mem address=3
# [Rdata]Rdata=40 at mem address=4
# [Golden Values]Data=10 20 30 40
# [DUT values]Data=10 20 30 40
# *************************
# ******Test Passed********
# Matched=4 Mis_matched=0
# *************************
# ** Note: $finish    : testbench.sv(96)
#    Time: 95 ns  Iteration: 1  Instance: /top/tb_inst
# End time: 09:29:12 on Aug 09,2022, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
