#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 14 23:46:47 2018
# Process ID: 26461
# Current directory: /home/tao/DCE/lab8/lab8_1_2/lab8_1_2.runs/synth_1
# Command line: vivado -log lab8_1_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab8_1_2.tcl
# Log file: /home/tao/DCE/lab8/lab8_1_2/lab8_1_2.runs/synth_1/lab8_1_2.vds
# Journal file: /home/tao/DCE/lab8/lab8_1_2/lab8_1_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab8_1_2.tcl -notrace
Command: synth_design -top lab8_1_2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26467 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1241.824 ; gain = 79.812 ; free physical = 1092 ; free virtual = 1672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab8_1_2' [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/new/lab8_1_2.v:4]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/new/clock_divider.v:4]
	Parameter cp bound to: 2500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/new/clock_divider.v:4]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1' [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1.v:4]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1_partA' [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1_partA.v:4]
INFO: [Synth 8-6157] synthesizing module 'comparator_dataflow' [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/comparator_dataflow.v:4]
INFO: [Synth 8-6155] done synthesizing module 'comparator_dataflow' (2#1) [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/comparator_dataflow.v:4]
INFO: [Synth 8-6157] synthesizing module 'lab2_circuitA_dataflow' [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_circuitA_dataflow.v:4]
INFO: [Synth 8-6155] done synthesizing module 'lab2_circuitA_dataflow' (3#1) [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_circuitA_dataflow.v:4]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1_partA' (4#1) [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1_partA.v:4]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab1_4_2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (5#1) [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab1_4_2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1' (6#1) [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1.v:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.runs/synth_1/.Xil/Vivado-26461-tao-linux-vmware/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (7#1) [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.runs/synth_1/.Xil/Vivado-26461-tao-linux-vmware/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lab8_1_2' (8#1) [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/new/lab8_1_2.v:4]
WARNING: [Synth 8-3331] design comparator_dataflow has unconnected port v[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1286.449 ; gain = 124.438 ; free physical = 1104 ; free virtual = 1685
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1286.449 ; gain = 124.438 ; free physical = 1104 ; free virtual = 1684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1286.449 ; gain = 124.438 ; free physical = 1104 ; free virtual = 1684
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CW0'
Finished Parsing XDC File [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CW0'
Parsing XDC File [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_1_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_1_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1599.230 ; gain = 0.000 ; free physical = 773 ; free virtual = 1356
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1599.230 ; gain = 437.219 ; free physical = 851 ; free virtual = 1434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1599.230 ; gain = 437.219 ; free physical = 851 ; free virtual = 1434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  /home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  /home/tao/DCE/lab8/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CW0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1599.230 ; gain = 437.219 ; free physical = 851 ; free virtual = 1433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1599.230 ; gain = 437.219 ; free physical = 843 ; free virtual = 1426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab8_1_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1599.230 ; gain = 437.219 ; free physical = 832 ; free virtual = 1417
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CW0/clk_out1' to pin 'CW0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1599.230 ; gain = 437.219 ; free physical = 708 ; free virtual = 1293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1599.230 ; gain = 437.219 ; free physical = 708 ; free virtual = 1292
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1599.230 ; gain = 437.219 ; free physical = 707 ; free virtual = 1291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1599.230 ; gain = 437.219 ; free physical = 707 ; free virtual = 1292
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1599.230 ; gain = 437.219 ; free physical = 707 ; free virtual = 1291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1599.230 ; gain = 437.219 ; free physical = 707 ; free virtual = 1291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1599.230 ; gain = 437.219 ; free physical = 707 ; free virtual = 1291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1599.230 ; gain = 437.219 ; free physical = 707 ; free virtual = 1291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1599.230 ; gain = 437.219 ; free physical = 707 ; free virtual = 1291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    12|
|3     |LUT1      |     3|
|4     |LUT2      |    19|
|5     |LUT5      |     7|
|6     |FDRE      |    34|
|7     |IBUF      |     4|
|8     |OBUF      |    15|
+------+----------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    96|
|2     |  CD     |clock_divider |    66|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1599.230 ; gain = 437.219 ; free physical = 707 ; free virtual = 1291
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1599.230 ; gain = 124.438 ; free physical = 760 ; free virtual = 1344
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1599.238 ; gain = 437.219 ; free physical = 771 ; free virtual = 1356
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1599.238 ; gain = 443.141 ; free physical = 756 ; free virtual = 1340
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tao/DCE/lab8/lab8_1_2/lab8_1_2.runs/synth_1/lab8_1_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab8_1_2_utilization_synth.rpt -pb lab8_1_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1623.242 ; gain = 0.000 ; free physical = 755 ; free virtual = 1340
INFO: [Common 17-206] Exiting Vivado at Wed Nov 14 23:47:36 2018...
