{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/subt_dec.html", "content": "<html><head><meta http-equiv=\"Content-Type\" content=\"text/html; charset=us-ascii\">\n<!-- base href=\"http://www.vdlande.com/VHDL/subt_dec.html\" --><title>VHDL Reference Guide - Subtype Declaration</title></head><body bgcolor=\"mintcream\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: -1px -1px 0pt; padding: 0pt; background: rgb(255, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial;\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: 12px; padding: 8px; background: rgb(221, 221, 221) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; font-family: arial,sans-serif; font-style: normal; font-variant: normal; font-size: 13px; line-height: normal; font-size-adjust: none; font-stretch: normal; -x-system-font: none; color: rgb(0, 0, 0); font-weight: normal; text-align: left;\">This is Google's cache of <a href=\"http://www.vdlande.com/VHDL/subt_dec.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">http://www.vdlande.com/VHDL/subt_dec.html</a>. It is a snapshot of the page as it appeared on Sep 16, 2009 09:40:25 GMT. The <a href=\"http://www.vdlande.com/VHDL/subt_dec.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Learn more</a><br><br><div style=\"float: right;\"><a href=\"http://74.125.155.132/search?q=cache:uPP_MEnv2QIJ:www.vdlande.com/VHDL/subt_dec.html+site:www.vdlande.com+VHDL+reference+guide+vdlande&amp;hl=en&amp;client=firefox-a&amp;gl=us&amp;strip=1\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background: rgb(255, 255, 102) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight: bold;\">reference</span>&nbsp;<span style=\"font-weight: bold;\">guide</span>&nbsp;<span style=\"font-weight: bold;\">vdlande</span>&nbsp;&nbsp;</div></div></div><div style=\"position: relative;\">\n\n\n\n\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\">\n<caption><b>Subtype Declaration</b></caption>\n<tbody><tr><td colspan=\"3\"><hr></td></tr>\n<tr>\n<td bgcolor=\"lightcyan\">Declaration</td>\n<td>---- used in ----&gt;</td>\n<td bgcolor=\"lightgreen\">Package<br>Entity<br>Architecture<br>Process<br>Procedure<br>Function</td>\n</tr>\n</tbody></table>\n\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Syntax</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"40%\">\n<tbody><tr>\n<td><pre><b>subtype</b> subtype_name <b>is</b> base_type <b>range</b> range_constraint;\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n\n\n<div align=\"center\">\nSee LRM section 4.2\n\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Rules and Examples</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"left\">\n<table border=\"1\" cellpadding=\"5\" width=\"80%\">\n<tbody><tr>\n<td>Assignments may not be made between objects of different types even\nthough they may be similar.\n<pre>type BUS_VAL is range 0 to 255;\ntype MY_LOGIC is ('0','1');\n\nvariable X_INT : integer := 22;\nvariable X_BUS : BUS_VAL := 22;\nvariable X_BIT : bit := '0';\nvariable X_MY  : MY_LOGIC := '0';\n...\nX_BUS := X_INT; --illegal\nX_MY  := X_BIT; --illegal</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"80%\">\n<tbody><tr>\n<td>Since a subtype is the <b>same type</b> as its base type,\nassignments between subtype and base type onjects can be made without\nconversion:\n<pre>subtype BUS_VAL is integer\n                range 0 to 255;\nsubtype MY_LOGIC is std_ulogic\n                range 'X' to 'Z';\nvariable X_INT : integer    := 22;\nvariable X_BUS : BUS_VAL;\nvariable X_STD : std_ulogic := '0';\nvariable X_MY  : MY_LOGIC;\n...\nX_BUS := X_INT; --legal\nX_MY  := X_STD; --legal\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"60%\">\n<tbody><tr>\n<td>Subtypes <b>natural</b> and <b>positive</b> are predefined subtypes\nof <b>integer</b>\n<pre>subtype NATURAL is integer range 0 to integer'high;\nsubtype POSITIVE is integer range 1 to integer'high;\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"right\">\n<table border=\"1\" cellpadding=\"5\" width=\"60%\">\n<tbody><tr>\n<td>The std_logic_1164 package defines the following subtypes of\n<b>std_logic</b>:\n<pre>subtype XO1  is std_ulogic range 'X' to '1';\nsubtype XO1Z is std_ulogic range 'X' to 'Z';\nsubtype UXO1 is std_ulogic range 'U' to '1';\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Synthesis Issues</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>Most logic synthesis tools support subtypes of types that they\nrecognise.\n<p>\nSynthesis tools will infer an appropriate number of bits for enumerated\nand integer subtypes, depending on the range.\n</p></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n\n\n<div align=\"center\">\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Whats New in '93</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n\nIn <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93, a new predefined subtype <b>delay_length</b> is defined,\nwhich can only take on positive values.\n</p><pre>subtype delay_length is time range 0 fs to time'high;</pre>\n\n</div>\n\n<hr width=\"80%\">\n</div></body></html>", "encoding": "ascii"}