0.6
2019.1
May 24 2019
15:06:07
C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.sim/sim_1/synth/timing/xsim/tb_processor_time_synth.v,1652735404,verilog,,C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/imports/memory_model/mem_model.v,,ADD;ADD_0;ADD_1;ALU;PC;RegisterFile;glbl;processor,,,../../../../../113_MP1.srcs/sim_1/new,,,,,
C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/imports/memory_model/mem_model.v,1652642362,verilog,,C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/imports/memory_model/mem_prog.v,C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/new/defines.v;C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/new/defines.h,mem_model,,,../../../../../113_MP1.srcs/sim_1/new,,,,,
C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/imports/memory_model/mem_prog.v,1652698079,verilog,,C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/new/tb_processor.v,C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/new/defines.v;C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/new/defines.h,mem_prog,,,../../../../../113_MP1.srcs/sim_1/new,,,,,
C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/new/defines.h,1652728003,verilog,,,,,,,,,,,,
C:/Users/macas/Documents/Xilinx/113_MP1/113_MP1.srcs/sim_1/new/tb_processor.v,1652706107,verilog,,,,tb_processor,,,../../../../../113_MP1.srcs/sim_1/new,,,,,
