#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 12 15:33:51 2021
# Process ID: 14740
# Current directory: C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3372 C:\Users\ASUS\Desktop\OExp_RISCV\OExp02\IP\Supplementary\RAM_B\RAM_B.xpr
# Log file: C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/vivado.log
# Journal file: C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/asus/desktop/oexp_riscv/oexp02/ip/supplementary/ram_b'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VIVADO/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RAM_B_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RAM_B_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.srcs/sources_1/new/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.srcs/sim_1/new/RAM_B_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 237c1d24239d4f678add19904fb1b3b7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RAM_B_tb_behav xil_defaultlib.RAM_B_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.RAM_B_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RAM_B_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim/xsim.dir/RAM_B_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 12 15:40:55 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RAM_B_tb_behav -key {Behavioral:sim_1:Functional:RAM_B_tb} -tclbatch {RAM_B_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source RAM_B_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RAM_B_tb.RAM_B_U.RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RAM_B_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 877.680 ; gain = 24.531
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VIVADO/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RAM_B_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RAM_B_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.srcs/sources_1/new/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.srcs/sim_1/new/RAM_B_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 237c1d24239d4f678add19904fb1b3b7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RAM_B_tb_behav xil_defaultlib.RAM_B_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.RAM_B_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RAM_B_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RAM_B_tb_behav -key {Behavioral:sim_1:Functional:RAM_B_tb} -tclbatch {RAM_B_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source RAM_B_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RAM_B_tb.RAM_B_U.RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RAM_B_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips RAM]
generate_target all [get_files  C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
export_ip_user_files -of_objects [get_files C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.srcs/sources_1/ip/RAM/RAM.xci] -directory C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.ip_user_files -ipstatic_source_dir C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.cache/compile_simlib/questa} {riviera=C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VIVADO/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RAM_B_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RAM_B_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.srcs/sources_1/new/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.srcs/sim_1/new/RAM_B_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 237c1d24239d4f678add19904fb1b3b7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RAM_B_tb_behav xil_defaultlib.RAM_B_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.RAM_B_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RAM_B_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/RAM_B/RAM_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RAM_B_tb_behav -key {Behavioral:sim_1:Functional:RAM_B_tb} -tclbatch {RAM_B_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source RAM_B_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RAM_B_tb.RAM_B_U.RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RAM_B_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
ipx::package_project -root_dir c:/users/asus/desktop/oexp_riscv/oexp02/ip/supplementary/ram_b -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property description RAM_B [ipx::current_core]
set_property display_name RAM_B [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/asus/desktop/oexp_riscv/oexp02/ip/supplementary/ram_b
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/asus/desktop/oexp_riscv/oexp02/ip/supplementary/ram_b'
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 12 16:47:53 2021...
