
I2C_1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002ffc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000032  00800060  00002ffc  00003090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000a  00800092  00800092  000030c2  2**0
                  ALLOC
  3 .stab         00004164  00000000  00000000  000030c4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002957  00000000  00000000  00007228  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00009b7f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00009cbf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00009e2f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000ba78  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000c963  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000d710  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000d870  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000dafd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000e2cb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 15 0b 	jmp	0x162a	; 0x162a <__vector_1>
       8:	0c 94 48 0b 	jmp	0x1690	; 0x1690 <__vector_2>
       c:	0c 94 7b 0b 	jmp	0x16f6	; 0x16f6 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 64 0f 	jmp	0x1ec8	; 0x1ec8 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec ef       	ldi	r30, 0xFC	; 252
      68:	ff e2       	ldi	r31, 0x2F	; 47
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 39       	cpi	r26, 0x92	; 146
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a2 e9       	ldi	r26, 0x92	; 146
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ac 39       	cpi	r26, 0x9C	; 156
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 c3 16 	call	0x2d86	; 0x2d86 <main>
      8a:	0c 94 fc 17 	jmp	0x2ff8	; 0x2ff8 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 c5 17 	jmp	0x2f8a	; 0x2f8a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	aa e6       	ldi	r26, 0x6A	; 106
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 e1 17 	jmp	0x2fc2	; 0x2fc2 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 d1 17 	jmp	0x2fa2	; 0x2fa2 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 ed 17 	jmp	0x2fda	; 0x2fda <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 d1 17 	jmp	0x2fa2	; 0x2fa2 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 ed 17 	jmp	0x2fda	; 0x2fda <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 c5 17 	jmp	0x2f8a	; 0x2f8a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8a e6       	ldi	r24, 0x6A	; 106
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 e1 17 	jmp	0x2fc2	; 0x2fc2 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 d1 17 	jmp	0x2fa2	; 0x2fa2 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 ed 17 	jmp	0x2fda	; 0x2fda <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 d1 17 	jmp	0x2fa2	; 0x2fa2 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 ed 17 	jmp	0x2fda	; 0x2fda <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 d1 17 	jmp	0x2fa2	; 0x2fa2 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 ed 17 	jmp	0x2fda	; 0x2fda <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 d5 17 	jmp	0x2faa	; 0x2faa <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 f1 17 	jmp	0x2fe2	; 0x2fe2 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <UART_VoidInit>:

/*--------------------------------------------------------------------------------------------*/
/*   FUNCTION BODY   */
/*--------------------------------------------------------------------------------------------*/
void UART_VoidInit(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	0f 92       	push	r0
     b4c:	cd b7       	in	r28, 0x3d	; 61
     b4e:	de b7       	in	r29, 0x3e	; 62

	//u8 UCSRC_Data =0;
	UCSRC_REG_Data DATA ;
	DIO_voidSetPinDirection(PORTD_ID,PIN0,PIN_INPUT);
     b50:	83 e0       	ldi	r24, 0x03	; 3
     b52:	60 e0       	ldi	r22, 0x00	; 0
     b54:	40 e0       	ldi	r20, 0x00	; 0
     b56:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTD_ID,PIN1,PIN_OUTPUT);
     b5a:	83 e0       	ldi	r24, 0x03	; 3
     b5c:	61 e0       	ldi	r22, 0x01	; 1
     b5e:	41 e0       	ldi	r20, 0x01	; 1
     b60:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>

	/*   TO SELECT BAUD RATE   */
	UBRRL_REG = ( (u32)(F_OSC * 1000000) /((u32)16 * UART_BAUD_RATE)) - 1 ;
     b64:	e9 e2       	ldi	r30, 0x29	; 41
     b66:	f0 e0       	ldi	r31, 0x00	; 0
     b68:	83 e3       	ldi	r24, 0x33	; 51
     b6a:	80 83       	st	Z, r24

	DATA.UCSRC_UPM =UART_PARITY_MODE ;
     b6c:	89 81       	ldd	r24, Y+1	; 0x01
     b6e:	87 7e       	andi	r24, 0xE7	; 231
     b70:	89 83       	std	Y+1, r24	; 0x01
	DATA.UCSRC_UCPOL=UART_NUM_STOP_BIT ;
     b72:	89 81       	ldd	r24, Y+1	; 0x01
     b74:	8e 7f       	andi	r24, 0xFE	; 254
     b76:	89 83       	std	Y+1, r24	; 0x01
	/***********************************************/

	/***********************************************/

	/* TO SELECT CHARACTER SIZE -> 8 BITS */
	DATA.UCSRC_UCSZ=0b11 ;
     b78:	89 81       	ldd	r24, Y+1	; 0x01
     b7a:	86 60       	ori	r24, 0x06	; 6
     b7c:	89 83       	std	Y+1, r24	; 0x01
	UCSRB_REG->UCSRB_UCSZ2=0b0 ;
     b7e:	ea e2       	ldi	r30, 0x2A	; 42
     b80:	f0 e0       	ldi	r31, 0x00	; 0
     b82:	80 81       	ld	r24, Z
     b84:	8b 7f       	andi	r24, 0xFB	; 251
     b86:	80 83       	st	Z, r24


	/***** Write data in UCSRC_REG in one time ***********/
	DATA.UCSRC_URSEL=ONE ;
     b88:	89 81       	ldd	r24, Y+1	; 0x01
     b8a:	80 64       	ori	r24, 0x40	; 64
     b8c:	89 83       	std	Y+1, r24	; 0x01
	UCSRC_REG  = DATA.BYTE ;
     b8e:	e0 e4       	ldi	r30, 0x40	; 64
     b90:	f0 e0       	ldi	r31, 0x00	; 0
     b92:	89 81       	ldd	r24, Y+1	; 0x01
     b94:	80 83       	st	Z, r24

	/* TO ENABLE RX CIRCUIT */
	UCSRB_REG->UCSRB_RXEN =ONE  ;
     b96:	ea e2       	ldi	r30, 0x2A	; 42
     b98:	f0 e0       	ldi	r31, 0x00	; 0
     b9a:	80 81       	ld	r24, Z
     b9c:	80 61       	ori	r24, 0x10	; 16
     b9e:	80 83       	st	Z, r24


	/* TO ENABLE TX CIRCUIT */
	UCSRB_REG->UCSRB_TXEN =ONE  ;
     ba0:	ea e2       	ldi	r30, 0x2A	; 42
     ba2:	f0 e0       	ldi	r31, 0x00	; 0
     ba4:	80 81       	ld	r24, Z
     ba6:	88 60       	ori	r24, 0x08	; 8
     ba8:	80 83       	st	Z, r24

}
     baa:	0f 90       	pop	r0
     bac:	cf 91       	pop	r28
     bae:	df 91       	pop	r29
     bb0:	08 95       	ret

00000bb2 <UART_VoidSendChar>:

/*--------------------------------------------------------------------------------------------*/
/*   FUNCTION BODY   */
/*--------------------------------------------------------------------------------------------*/
UART_ERROR UART_VoidSendChar(u8 Copy_U8_Data)
{
     bb2:	df 93       	push	r29
     bb4:	cf 93       	push	r28
     bb6:	00 d0       	rcall	.+0      	; 0xbb8 <UART_VoidSendChar+0x6>
     bb8:	00 d0       	rcall	.+0      	; 0xbba <UART_VoidSendChar+0x8>
     bba:	00 d0       	rcall	.+0      	; 0xbbc <UART_VoidSendChar+0xa>
     bbc:	cd b7       	in	r28, 0x3d	; 61
     bbe:	de b7       	in	r29, 0x3e	; 62
     bc0:	8e 83       	std	Y+6, r24	; 0x06
	/* while(GET_BIT(UCSRA_REG,UCSRA_UDRE_BIT) ==0);
			UDR_REG = Copy_U8_Data; */
	u32 Local_U32_Counter = 0;
     bc2:	1a 82       	std	Y+2, r1	; 0x02
     bc4:	1b 82       	std	Y+3, r1	; 0x03
     bc6:	1c 82       	std	Y+4, r1	; 0x04
     bc8:	1d 82       	std	Y+5, r1	; 0x05
	UART_ERROR Send_check_ERROR=UART_NO_ERROR ;
     bca:	19 82       	std	Y+1, r1	; 0x01
     bcc:	16 c0       	rjmp	.+44     	; 0xbfa <UART_VoidSendChar+0x48>

	while(Local_U32_Counter <= UART_POLLING_TIME)
	{
		Local_U32_Counter++;
     bce:	8a 81       	ldd	r24, Y+2	; 0x02
     bd0:	9b 81       	ldd	r25, Y+3	; 0x03
     bd2:	ac 81       	ldd	r26, Y+4	; 0x04
     bd4:	bd 81       	ldd	r27, Y+5	; 0x05
     bd6:	01 96       	adiw	r24, 0x01	; 1
     bd8:	a1 1d       	adc	r26, r1
     bda:	b1 1d       	adc	r27, r1
     bdc:	8a 83       	std	Y+2, r24	; 0x02
     bde:	9b 83       	std	Y+3, r25	; 0x03
     be0:	ac 83       	std	Y+4, r26	; 0x04
     be2:	bd 83       	std	Y+5, r27	; 0x05
		if( (UCSRA_REG->UCSRA_UDRE) == UART_FINISHED_TRANSMITTING)
     be4:	eb e2       	ldi	r30, 0x2B	; 43
     be6:	f0 e0       	ldi	r31, 0x00	; 0
     be8:	80 81       	ld	r24, Z
     bea:	80 72       	andi	r24, 0x20	; 32
     bec:	88 23       	and	r24, r24
     bee:	29 f0       	breq	.+10     	; 0xbfa <UART_VoidSendChar+0x48>
		{
			UDR_REG = Copy_U8_Data;
     bf0:	ec e2       	ldi	r30, 0x2C	; 44
     bf2:	f0 e0       	ldi	r31, 0x00	; 0
     bf4:	8e 81       	ldd	r24, Y+6	; 0x06
     bf6:	80 83       	st	Z, r24
     bf8:	0c c0       	rjmp	.+24     	; 0xc12 <UART_VoidSendChar+0x60>
	/* while(GET_BIT(UCSRA_REG,UCSRA_UDRE_BIT) ==0);
			UDR_REG = Copy_U8_Data; */
	u32 Local_U32_Counter = 0;
	UART_ERROR Send_check_ERROR=UART_NO_ERROR ;

	while(Local_U32_Counter <= UART_POLLING_TIME)
     bfa:	8a 81       	ldd	r24, Y+2	; 0x02
     bfc:	9b 81       	ldd	r25, Y+3	; 0x03
     bfe:	ac 81       	ldd	r26, Y+4	; 0x04
     c00:	bd 81       	ldd	r27, Y+5	; 0x05
     c02:	81 3d       	cpi	r24, 0xD1	; 209
     c04:	27 e0       	ldi	r18, 0x07	; 7
     c06:	92 07       	cpc	r25, r18
     c08:	20 e0       	ldi	r18, 0x00	; 0
     c0a:	a2 07       	cpc	r26, r18
     c0c:	20 e0       	ldi	r18, 0x00	; 0
     c0e:	b2 07       	cpc	r27, r18
     c10:	f0 f2       	brcs	.-68     	; 0xbce <UART_VoidSendChar+0x1c>
		{
			UDR_REG = Copy_U8_Data;
			break;
		}
	}
	if(Local_U32_Counter == UART_POLLING_TIME)
     c12:	8a 81       	ldd	r24, Y+2	; 0x02
     c14:	9b 81       	ldd	r25, Y+3	; 0x03
     c16:	ac 81       	ldd	r26, Y+4	; 0x04
     c18:	bd 81       	ldd	r27, Y+5	; 0x05
     c1a:	80 3d       	cpi	r24, 0xD0	; 208
     c1c:	27 e0       	ldi	r18, 0x07	; 7
     c1e:	92 07       	cpc	r25, r18
     c20:	20 e0       	ldi	r18, 0x00	; 0
     c22:	a2 07       	cpc	r26, r18
     c24:	20 e0       	ldi	r18, 0x00	; 0
     c26:	b2 07       	cpc	r27, r18
     c28:	11 f4       	brne	.+4      	; 0xc2e <UART_VoidSendChar+0x7c>
	{
		Send_check_ERROR=UART_TIME_OUT_ERROR ;
     c2a:	81 e0       	ldi	r24, 0x01	; 1
     c2c:	89 83       	std	Y+1, r24	; 0x01
	}

	return  Send_check_ERROR ;
     c2e:	89 81       	ldd	r24, Y+1	; 0x01


}
     c30:	26 96       	adiw	r28, 0x06	; 6
     c32:	0f b6       	in	r0, 0x3f	; 63
     c34:	f8 94       	cli
     c36:	de bf       	out	0x3e, r29	; 62
     c38:	0f be       	out	0x3f, r0	; 63
     c3a:	cd bf       	out	0x3d, r28	; 61
     c3c:	cf 91       	pop	r28
     c3e:	df 91       	pop	r29
     c40:	08 95       	ret

00000c42 <UART_VoidSendString>:
void UART_VoidSendString(u8* PO_U8_Data)
{
     c42:	df 93       	push	r29
     c44:	cf 93       	push	r28
     c46:	00 d0       	rcall	.+0      	; 0xc48 <UART_VoidSendString+0x6>
     c48:	0f 92       	push	r0
     c4a:	cd b7       	in	r28, 0x3d	; 61
     c4c:	de b7       	in	r29, 0x3e	; 62
     c4e:	9b 83       	std	Y+3, r25	; 0x03
     c50:	8a 83       	std	Y+2, r24	; 0x02
	u8 count=0 ;
     c52:	19 82       	std	Y+1, r1	; 0x01
     c54:	0e c0       	rjmp	.+28     	; 0xc72 <UART_VoidSendString+0x30>

	while(PO_U8_Data[count] !='\0')
	{
		UART_VoidSendChar(PO_U8_Data[count]);
     c56:	89 81       	ldd	r24, Y+1	; 0x01
     c58:	28 2f       	mov	r18, r24
     c5a:	30 e0       	ldi	r19, 0x00	; 0
     c5c:	8a 81       	ldd	r24, Y+2	; 0x02
     c5e:	9b 81       	ldd	r25, Y+3	; 0x03
     c60:	fc 01       	movw	r30, r24
     c62:	e2 0f       	add	r30, r18
     c64:	f3 1f       	adc	r31, r19
     c66:	80 81       	ld	r24, Z
     c68:	0e 94 d9 05 	call	0xbb2	; 0xbb2 <UART_VoidSendChar>
		count ++ ;
     c6c:	89 81       	ldd	r24, Y+1	; 0x01
     c6e:	8f 5f       	subi	r24, 0xFF	; 255
     c70:	89 83       	std	Y+1, r24	; 0x01
}
void UART_VoidSendString(u8* PO_U8_Data)
{
	u8 count=0 ;

	while(PO_U8_Data[count] !='\0')
     c72:	89 81       	ldd	r24, Y+1	; 0x01
     c74:	28 2f       	mov	r18, r24
     c76:	30 e0       	ldi	r19, 0x00	; 0
     c78:	8a 81       	ldd	r24, Y+2	; 0x02
     c7a:	9b 81       	ldd	r25, Y+3	; 0x03
     c7c:	fc 01       	movw	r30, r24
     c7e:	e2 0f       	add	r30, r18
     c80:	f3 1f       	adc	r31, r19
     c82:	80 81       	ld	r24, Z
     c84:	88 23       	and	r24, r24
     c86:	39 f7       	brne	.-50     	; 0xc56 <UART_VoidSendString+0x14>
		UART_VoidSendChar(PO_U8_Data[count]);
		count ++ ;
	}


}
     c88:	0f 90       	pop	r0
     c8a:	0f 90       	pop	r0
     c8c:	0f 90       	pop	r0
     c8e:	cf 91       	pop	r28
     c90:	df 91       	pop	r29
     c92:	08 95       	ret

00000c94 <UART_VoidReceiveString>:

void UART_VoidReceiveString(u8* PO_U8_Data)
{
     c94:	df 93       	push	r29
     c96:	cf 93       	push	r28
     c98:	00 d0       	rcall	.+0      	; 0xc9a <UART_VoidReceiveString+0x6>
     c9a:	00 d0       	rcall	.+0      	; 0xc9c <UART_VoidReceiveString+0x8>
     c9c:	cd b7       	in	r28, 0x3d	; 61
     c9e:	de b7       	in	r29, 0x3e	; 62
     ca0:	9c 83       	std	Y+4, r25	; 0x04
     ca2:	8b 83       	std	Y+3, r24	; 0x03
	s8 count= -1 ;
     ca4:	8f ef       	ldi	r24, 0xFF	; 255
     ca6:	8a 83       	std	Y+2, r24	; 0x02

	u8 c=0 ;
     ca8:	19 82       	std	Y+1, r1	; 0x01
     caa:	0c c0       	rjmp	.+24     	; 0xcc4 <UART_VoidReceiveString+0x30>
	for( ; c!=10 ; c++)
	{
		PO_U8_Data[c]=0 ;
     cac:	89 81       	ldd	r24, Y+1	; 0x01
     cae:	28 2f       	mov	r18, r24
     cb0:	30 e0       	ldi	r19, 0x00	; 0
     cb2:	8b 81       	ldd	r24, Y+3	; 0x03
     cb4:	9c 81       	ldd	r25, Y+4	; 0x04
     cb6:	fc 01       	movw	r30, r24
     cb8:	e2 0f       	add	r30, r18
     cba:	f3 1f       	adc	r31, r19
     cbc:	10 82       	st	Z, r1
void UART_VoidReceiveString(u8* PO_U8_Data)
{
	s8 count= -1 ;

	u8 c=0 ;
	for( ; c!=10 ; c++)
     cbe:	89 81       	ldd	r24, Y+1	; 0x01
     cc0:	8f 5f       	subi	r24, 0xFF	; 255
     cc2:	89 83       	std	Y+1, r24	; 0x01
     cc4:	89 81       	ldd	r24, Y+1	; 0x01
     cc6:	8a 30       	cpi	r24, 0x0A	; 10
     cc8:	89 f7       	brne	.-30     	; 0xcac <UART_VoidReceiveString+0x18>
	{
		PO_U8_Data[c]=0 ;
	}
	do
	{
		count ++ ;
     cca:	8a 81       	ldd	r24, Y+2	; 0x02
     ccc:	8f 5f       	subi	r24, 0xFF	; 255
     cce:	8a 83       	std	Y+2, r24	; 0x02
		UART_U8ReceiveChar(&PO_U8_Data[count]);
     cd0:	8a 81       	ldd	r24, Y+2	; 0x02
     cd2:	28 2f       	mov	r18, r24
     cd4:	33 27       	eor	r19, r19
     cd6:	27 fd       	sbrc	r18, 7
     cd8:	30 95       	com	r19
     cda:	8b 81       	ldd	r24, Y+3	; 0x03
     cdc:	9c 81       	ldd	r25, Y+4	; 0x04
     cde:	82 0f       	add	r24, r18
     ce0:	93 1f       	adc	r25, r19
     ce2:	0e 94 87 06 	call	0xd0e	; 0xd0e <UART_U8ReceiveChar>

	}while(PO_U8_Data[count] !='#');
     ce6:	8a 81       	ldd	r24, Y+2	; 0x02
     ce8:	28 2f       	mov	r18, r24
     cea:	33 27       	eor	r19, r19
     cec:	27 fd       	sbrc	r18, 7
     cee:	30 95       	com	r19
     cf0:	8b 81       	ldd	r24, Y+3	; 0x03
     cf2:	9c 81       	ldd	r25, Y+4	; 0x04
     cf4:	fc 01       	movw	r30, r24
     cf6:	e2 0f       	add	r30, r18
     cf8:	f3 1f       	adc	r31, r19
     cfa:	80 81       	ld	r24, Z
     cfc:	83 32       	cpi	r24, 0x23	; 35
     cfe:	29 f7       	brne	.-54     	; 0xcca <UART_VoidReceiveString+0x36>



}
     d00:	0f 90       	pop	r0
     d02:	0f 90       	pop	r0
     d04:	0f 90       	pop	r0
     d06:	0f 90       	pop	r0
     d08:	cf 91       	pop	r28
     d0a:	df 91       	pop	r29
     d0c:	08 95       	ret

00000d0e <UART_U8ReceiveChar>:
/*------------------------------------------------------------------------------------*/
/*   FUNCTION BODY                                                                    */
/*------------------------------------------------------------------------------------*/

UART_ERROR UART_U8ReceiveChar(u8 *copy_p8_Data )
{
     d0e:	df 93       	push	r29
     d10:	cf 93       	push	r28
     d12:	00 d0       	rcall	.+0      	; 0xd14 <UART_U8ReceiveChar+0x6>
     d14:	0f 92       	push	r0
     d16:	cd b7       	in	r28, 0x3d	; 61
     d18:	de b7       	in	r29, 0x3e	; 62
     d1a:	9b 83       	std	Y+3, r25	; 0x03
     d1c:	8a 83       	std	Y+2, r24	; 0x02
	UART_ERROR Send_check_ERROR=UART_NO_ERROR ;
     d1e:	19 82       	std	Y+1, r1	; 0x01
	//	while( (UCSRA_REG->UCSRA_RXC) == ZERO);
	//	*copy_p8_Data= UDR_REG ;
	//	return Send_check_ERROR;

	if((UCSRA_REG->UCSRA_RXC) == 1)
     d20:	eb e2       	ldi	r30, 0x2B	; 43
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	80 81       	ld	r24, Z
     d26:	80 78       	andi	r24, 0x80	; 128
     d28:	88 23       	and	r24, r24
     d2a:	39 f0       	breq	.+14     	; 0xd3a <UART_U8ReceiveChar+0x2c>
	{
		*copy_p8_Data= UDR_REG ;
     d2c:	ec e2       	ldi	r30, 0x2C	; 44
     d2e:	f0 e0       	ldi	r31, 0x00	; 0
     d30:	80 81       	ld	r24, Z
     d32:	ea 81       	ldd	r30, Y+2	; 0x02
     d34:	fb 81       	ldd	r31, Y+3	; 0x03
     d36:	80 83       	st	Z, r24
     d38:	02 c0       	rjmp	.+4      	; 0xd3e <UART_U8ReceiveChar+0x30>
	}
	else
	{
		Send_check_ERROR=1 ;
     d3a:	81 e0       	ldi	r24, 0x01	; 1
     d3c:	89 83       	std	Y+1, r24	; 0x01
	}
	return Send_check_ERROR;
     d3e:	89 81       	ldd	r24, Y+1	; 0x01

			return  Send_check_ERROR ;
	 */


}
     d40:	0f 90       	pop	r0
     d42:	0f 90       	pop	r0
     d44:	0f 90       	pop	r0
     d46:	cf 91       	pop	r28
     d48:	df 91       	pop	r29
     d4a:	08 95       	ret

00000d4c <TIMER2_VoidInit>:


/**********************************************************************************
 *********************************************************************************/
void TIMER2_VoidInit(void)
{
     d4c:	df 93       	push	r29
     d4e:	cf 93       	push	r28
     d50:	cd b7       	in	r28, 0x3d	; 61
     d52:	de b7       	in	r29, 0x3e	; 62


/**************************************/
#elif  MOOD2==PWM2_MOOD
/**************************************/
	TCCR2_REG->TCCR2_WGM00=1;
     d54:	e5 e4       	ldi	r30, 0x45	; 69
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	80 81       	ld	r24, Z
     d5a:	80 64       	ori	r24, 0x40	; 64
     d5c:	80 83       	st	Z, r24
	TCCR2_REG->TCCR2_WGM01=1;
     d5e:	e5 e4       	ldi	r30, 0x45	; 69
     d60:	f0 e0       	ldi	r31, 0x00	; 0
     d62:	80 81       	ld	r24, Z
     d64:	88 60       	ori	r24, 0x08	; 8
     d66:	80 83       	st	Z, r24

	TCCR2_REG->TCCR2_COM = PWM2_COMPARE_MATCH;
     d68:	e5 e4       	ldi	r30, 0x45	; 69
     d6a:	f0 e0       	ldi	r31, 0x00	; 0
     d6c:	80 81       	ld	r24, Z
     d6e:	8f 7c       	andi	r24, 0xCF	; 207
     d70:	80 62       	ori	r24, 0x20	; 32
     d72:	80 83       	st	Z, r24
#endif /*Related to (#if MOOD==NORMAL_MOOD) and (#elif MOOD==CTC_MOOD) and (#elif MOOD==PWM_MOOD) */
	/**************************************/



}
     d74:	cf 91       	pop	r28
     d76:	df 91       	pop	r29
     d78:	08 95       	ret

00000d7a <TIMER2_VoidStop>:

/*****************************************************************************/
void TIMER2_VoidStop(void)
{
     d7a:	df 93       	push	r29
     d7c:	cf 93       	push	r28
     d7e:	cd b7       	in	r28, 0x3d	; 61
     d80:	de b7       	in	r29, 0x3e	; 62
	TCCR2_REG->TCCR2_CS0=No2_FREQ;
     d82:	e5 e4       	ldi	r30, 0x45	; 69
     d84:	f0 e0       	ldi	r31, 0x00	; 0
     d86:	80 81       	ld	r24, Z
     d88:	88 7f       	andi	r24, 0xF8	; 248
     d8a:	80 83       	st	Z, r24

}
     d8c:	cf 91       	pop	r28
     d8e:	df 91       	pop	r29
     d90:	08 95       	ret

00000d92 <TIMER2_VoidStart>:


/*****************************************************************************/
void TIMER2_VoidStart(void)
{
     d92:	df 93       	push	r29
     d94:	cf 93       	push	r28
     d96:	cd b7       	in	r28, 0x3d	; 61
     d98:	de b7       	in	r29, 0x3e	; 62

	TCCR2_REG->TCCR2_CS0=PRESCALER2;
     d9a:	e5 e4       	ldi	r30, 0x45	; 69
     d9c:	f0 e0       	ldi	r31, 0x00	; 0
     d9e:	80 81       	ld	r24, Z
     da0:	88 7f       	andi	r24, 0xF8	; 248
     da2:	84 60       	ori	r24, 0x04	; 4
     da4:	80 83       	st	Z, r24

}
     da6:	cf 91       	pop	r28
     da8:	df 91       	pop	r29
     daa:	08 95       	ret

00000dac <TIMER2_VoidSetPreload>:

/*****************************************************************************/
void TIMER2_VoidSetPreload(u8 copy_u8PRELOAD )
{
     dac:	df 93       	push	r29
     dae:	cf 93       	push	r28
     db0:	0f 92       	push	r0
     db2:	cd b7       	in	r28, 0x3d	; 61
     db4:	de b7       	in	r29, 0x3e	; 62
     db6:	89 83       	std	Y+1, r24	; 0x01

	TCNT2_REG=copy_u8PRELOAD;
     db8:	e4 e4       	ldi	r30, 0x44	; 68
     dba:	f0 e0       	ldi	r31, 0x00	; 0
     dbc:	89 81       	ldd	r24, Y+1	; 0x01
     dbe:	80 83       	st	Z, r24
}
     dc0:	0f 90       	pop	r0
     dc2:	cf 91       	pop	r28
     dc4:	df 91       	pop	r29
     dc6:	08 95       	ret

00000dc8 <TIMER2_VoidVal>:

/*****************************************************************************/

u8 TIMER2_VoidVal(void )
{
     dc8:	df 93       	push	r29
     dca:	cf 93       	push	r28
     dcc:	cd b7       	in	r28, 0x3d	; 61
     dce:	de b7       	in	r29, 0x3e	; 62

	return  TCNT2_REG ;
     dd0:	e4 e4       	ldi	r30, 0x44	; 68
     dd2:	f0 e0       	ldi	r31, 0x00	; 0
     dd4:	80 81       	ld	r24, Z
}
     dd6:	cf 91       	pop	r28
     dd8:	df 91       	pop	r29
     dda:	08 95       	ret

00000ddc <TIMER2_VoidSetPWMCompareMatch>:

/*****************************************************************************/
void TIMER2_VoidSetPWMCompareMatch(u8 copy_u8Val )
{
     ddc:	0f 93       	push	r16
     dde:	1f 93       	push	r17
     de0:	df 93       	push	r29
     de2:	cf 93       	push	r28
     de4:	0f 92       	push	r0
     de6:	cd b7       	in	r28, 0x3d	; 61
     de8:	de b7       	in	r29, 0x3e	; 62
     dea:	89 83       	std	Y+1, r24	; 0x01
#if PWM_COMPARE_MATCH == CLEAR_ON_COMPARE_MATCH_SET_ON_TOP
	//OCR2_REG =   ( ( (f32)copy_u8Val / 100 ) * (255) );
	  OCR2_REG =   ( ( (u32)copy_u8Val * 255 ) / (100) );
     dec:	03 e4       	ldi	r16, 0x43	; 67
     dee:	10 e0       	ldi	r17, 0x00	; 0
     df0:	89 81       	ldd	r24, Y+1	; 0x01
     df2:	88 2f       	mov	r24, r24
     df4:	90 e0       	ldi	r25, 0x00	; 0
     df6:	a0 e0       	ldi	r26, 0x00	; 0
     df8:	b0 e0       	ldi	r27, 0x00	; 0
     dfa:	2f ef       	ldi	r18, 0xFF	; 255
     dfc:	30 e0       	ldi	r19, 0x00	; 0
     dfe:	40 e0       	ldi	r20, 0x00	; 0
     e00:	50 e0       	ldi	r21, 0x00	; 0
     e02:	bc 01       	movw	r22, r24
     e04:	cd 01       	movw	r24, r26
     e06:	0e 94 84 17 	call	0x2f08	; 0x2f08 <__mulsi3>
     e0a:	dc 01       	movw	r26, r24
     e0c:	cb 01       	movw	r24, r22
     e0e:	24 e6       	ldi	r18, 0x64	; 100
     e10:	30 e0       	ldi	r19, 0x00	; 0
     e12:	40 e0       	ldi	r20, 0x00	; 0
     e14:	50 e0       	ldi	r21, 0x00	; 0
     e16:	bc 01       	movw	r22, r24
     e18:	cd 01       	movw	r24, r26
     e1a:	0e 94 a3 17 	call	0x2f46	; 0x2f46 <__udivmodsi4>
     e1e:	da 01       	movw	r26, r20
     e20:	c9 01       	movw	r24, r18
     e22:	f8 01       	movw	r30, r16
     e24:	80 83       	st	Z, r24

#elif PWM_COMPARE_MATCH == SET_ON_COMPARE_MATCH_CLR_ON_TOP
	//OCR2_REG = (255) - ( ( (f32)copy_u8Val / 100 ) * (255) ) ;
	  OCR2_REG = (255) - ( ( (u32)copy_u8Val * 255 ) / (100) ) ;
#endif
}
     e26:	0f 90       	pop	r0
     e28:	cf 91       	pop	r28
     e2a:	df 91       	pop	r29
     e2c:	1f 91       	pop	r17
     e2e:	0f 91       	pop	r16
     e30:	08 95       	ret

00000e32 <M_TIMER1_voidPwm1Init>:
#include "TIMER1_config.h"



void M_TIMER1_voidPwm1Init(void)
{
     e32:	df 93       	push	r29
     e34:	cf 93       	push	r28
     e36:	cd b7       	in	r28, 0x3d	; 61
     e38:	de b7       	in	r29, 0x3e	; 62
	/* to enable output circuit for PD5 pin */

	DIO_voidSetPinDirection(PORTD_ID,PIN5,PIN_OUTPUT);
     e3a:	83 e0       	ldi	r24, 0x03	; 3
     e3c:	65 e0       	ldi	r22, 0x05	; 5
     e3e:	41 e0       	ldi	r20, 0x01	; 1
     e40:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>

	/* to select mode 14 in table 47 */
	CLR_BIT(TCCR1A_REG,WGM10);
     e44:	af e4       	ldi	r26, 0x4F	; 79
     e46:	b0 e0       	ldi	r27, 0x00	; 0
     e48:	ef e4       	ldi	r30, 0x4F	; 79
     e4a:	f0 e0       	ldi	r31, 0x00	; 0
     e4c:	80 81       	ld	r24, Z
     e4e:	8e 7f       	andi	r24, 0xFE	; 254
     e50:	8c 93       	st	X, r24
	SET_BIT(TCCR1A_REG,WGM11);
     e52:	af e4       	ldi	r26, 0x4F	; 79
     e54:	b0 e0       	ldi	r27, 0x00	; 0
     e56:	ef e4       	ldi	r30, 0x4F	; 79
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	80 81       	ld	r24, Z
     e5c:	82 60       	ori	r24, 0x02	; 2
     e5e:	8c 93       	st	X, r24
	SET_BIT(TCCR1B_REG,WGM12);
     e60:	ae e4       	ldi	r26, 0x4E	; 78
     e62:	b0 e0       	ldi	r27, 0x00	; 0
     e64:	ee e4       	ldi	r30, 0x4E	; 78
     e66:	f0 e0       	ldi	r31, 0x00	; 0
     e68:	80 81       	ld	r24, Z
     e6a:	88 60       	ori	r24, 0x08	; 8
     e6c:	8c 93       	st	X, r24
	SET_BIT(TCCR1B_REG,WGM13);
     e6e:	ae e4       	ldi	r26, 0x4E	; 78
     e70:	b0 e0       	ldi	r27, 0x00	; 0
     e72:	ee e4       	ldi	r30, 0x4E	; 78
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	80 81       	ld	r24, Z
     e78:	80 61       	ori	r24, 0x10	; 16
     e7a:	8c 93       	st	X, r24

	/* to select non inverting mode */
	SET_BIT(TCCR1A_REG,COM1A1);
     e7c:	af e4       	ldi	r26, 0x4F	; 79
     e7e:	b0 e0       	ldi	r27, 0x00	; 0
     e80:	ef e4       	ldi	r30, 0x4F	; 79
     e82:	f0 e0       	ldi	r31, 0x00	; 0
     e84:	80 81       	ld	r24, Z
     e86:	80 68       	ori	r24, 0x80	; 128
     e88:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A_REG,COM1A0);
     e8a:	af e4       	ldi	r26, 0x4F	; 79
     e8c:	b0 e0       	ldi	r27, 0x00	; 0
     e8e:	ef e4       	ldi	r30, 0x4F	; 79
     e90:	f0 e0       	ldi	r31, 0x00	; 0
     e92:	80 81       	ld	r24, Z
     e94:	8f 7b       	andi	r24, 0xBF	; 191
     e96:	8c 93       	st	X, r24
}
     e98:	cf 91       	pop	r28
     e9a:	df 91       	pop	r29
     e9c:	08 95       	ret

00000e9e <M_TIMER1_voidPwm1SetTop>:
void M_TIMER1_voidPwm1SetTop(void)
{
     e9e:	df 93       	push	r29
     ea0:	cf 93       	push	r28
     ea2:	cd b7       	in	r28, 0x3d	; 61
     ea4:	de b7       	in	r29, 0x3e	; 62
	//to make TIMER at 20ms top  when PRESCALER = 256  at  8M F
	ICR1_REG=625;
     ea6:	e6 e4       	ldi	r30, 0x46	; 70
     ea8:	f0 e0       	ldi	r31, 0x00	; 0
     eaa:	81 e7       	ldi	r24, 0x71	; 113
     eac:	92 e0       	ldi	r25, 0x02	; 2
     eae:	91 83       	std	Z+1, r25	; 0x01
     eb0:	80 83       	st	Z, r24
}
     eb2:	cf 91       	pop	r28
     eb4:	df 91       	pop	r29
     eb6:	08 95       	ret

00000eb8 <M_TIMER1_voidPwm1SetDutyCycle>:
void M_TIMER1_voidPwm1SetDutyCycle(u16 Copy_u8DutyCycle)
{
     eb8:	df 93       	push	r29
     eba:	cf 93       	push	r28
     ebc:	00 d0       	rcall	.+0      	; 0xebe <M_TIMER1_voidPwm1SetDutyCycle+0x6>
     ebe:	cd b7       	in	r28, 0x3d	; 61
     ec0:	de b7       	in	r29, 0x3e	; 62
     ec2:	9a 83       	std	Y+2, r25	; 0x02
     ec4:	89 83       	std	Y+1, r24	; 0x01
	// pass num between 25 and 65
	OCR1A_REG=Copy_u8DutyCycle ;
     ec6:	ea e4       	ldi	r30, 0x4A	; 74
     ec8:	f0 e0       	ldi	r31, 0x00	; 0
     eca:	89 81       	ldd	r24, Y+1	; 0x01
     ecc:	9a 81       	ldd	r25, Y+2	; 0x02
     ece:	91 83       	std	Z+1, r25	; 0x01
     ed0:	80 83       	st	Z, r24

}
     ed2:	0f 90       	pop	r0
     ed4:	0f 90       	pop	r0
     ed6:	cf 91       	pop	r28
     ed8:	df 91       	pop	r29
     eda:	08 95       	ret

00000edc <M_TIMER1_voidPwm1Start>:
void M_TIMER1_voidPwm1Start(void)
{
     edc:	df 93       	push	r29
     ede:	cf 93       	push	r28
     ee0:	cd b7       	in	r28, 0x3d	; 61
     ee2:	de b7       	in	r29, 0x3e	; 62
#if   TIMER1_PRESCALER   ==   1024
	SET_BIT(TCCR1B_REG,CS10);
	CLR_BIT(TCCR1B_REG,CS11);
	SET_BIT(TCCR1B_REG,CS12);
#elif TIMER1_PRESCALER   ==   256
	CLR_BIT(TCCR1B_REG,CS10);
     ee4:	ae e4       	ldi	r26, 0x4E	; 78
     ee6:	b0 e0       	ldi	r27, 0x00	; 0
     ee8:	ee e4       	ldi	r30, 0x4E	; 78
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	80 81       	ld	r24, Z
     eee:	8e 7f       	andi	r24, 0xFE	; 254
     ef0:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B_REG,CS11);
     ef2:	ae e4       	ldi	r26, 0x4E	; 78
     ef4:	b0 e0       	ldi	r27, 0x00	; 0
     ef6:	ee e4       	ldi	r30, 0x4E	; 78
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	80 81       	ld	r24, Z
     efc:	8d 7f       	andi	r24, 0xFD	; 253
     efe:	8c 93       	st	X, r24
	SET_BIT(TCCR1B_REG,CS12);
     f00:	ae e4       	ldi	r26, 0x4E	; 78
     f02:	b0 e0       	ldi	r27, 0x00	; 0
     f04:	ee e4       	ldi	r30, 0x4E	; 78
     f06:	f0 e0       	ldi	r31, 0x00	; 0
     f08:	80 81       	ld	r24, Z
     f0a:	84 60       	ori	r24, 0x04	; 4
     f0c:	8c 93       	st	X, r24
#endif
}
     f0e:	cf 91       	pop	r28
     f10:	df 91       	pop	r29
     f12:	08 95       	ret

00000f14 <M_TIMER1_voidPwm1Stop>:
void M_TIMER1_voidPwm1Stop(void)
{
     f14:	df 93       	push	r29
     f16:	cf 93       	push	r28
     f18:	cd b7       	in	r28, 0x3d	; 61
     f1a:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR1B_REG,CS10);
     f1c:	ae e4       	ldi	r26, 0x4E	; 78
     f1e:	b0 e0       	ldi	r27, 0x00	; 0
     f20:	ee e4       	ldi	r30, 0x4E	; 78
     f22:	f0 e0       	ldi	r31, 0x00	; 0
     f24:	80 81       	ld	r24, Z
     f26:	8e 7f       	andi	r24, 0xFE	; 254
     f28:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B_REG,CS11);
     f2a:	ae e4       	ldi	r26, 0x4E	; 78
     f2c:	b0 e0       	ldi	r27, 0x00	; 0
     f2e:	ee e4       	ldi	r30, 0x4E	; 78
     f30:	f0 e0       	ldi	r31, 0x00	; 0
     f32:	80 81       	ld	r24, Z
     f34:	8d 7f       	andi	r24, 0xFD	; 253
     f36:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B_REG,CS12);
     f38:	ae e4       	ldi	r26, 0x4E	; 78
     f3a:	b0 e0       	ldi	r27, 0x00	; 0
     f3c:	ee e4       	ldi	r30, 0x4E	; 78
     f3e:	f0 e0       	ldi	r31, 0x00	; 0
     f40:	80 81       	ld	r24, Z
     f42:	8b 7f       	andi	r24, 0xFB	; 251
     f44:	8c 93       	st	X, r24
}
     f46:	cf 91       	pop	r28
     f48:	df 91       	pop	r29
     f4a:	08 95       	ret

00000f4c <TIMER0_VoidInit>:


/**********************************************************************************
 *********************************************************************************/
void TIMER0_VoidInit(void)
{
     f4c:	df 93       	push	r29
     f4e:	cf 93       	push	r28
     f50:	cd b7       	in	r28, 0x3d	; 61
     f52:	de b7       	in	r29, 0x3e	; 62


/**************************************/
#elif  MOOD==PWM_MOOD
/**************************************/
	DIO_voidSetPinDirection(PORTB_ID,PIN3,PIN_OUTPUT);
     f54:	81 e0       	ldi	r24, 0x01	; 1
     f56:	63 e0       	ldi	r22, 0x03	; 3
     f58:	41 e0       	ldi	r20, 0x01	; 1
     f5a:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>
	TCCR0_REG->TCCR0_WGM00=1;
     f5e:	e3 e5       	ldi	r30, 0x53	; 83
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	80 81       	ld	r24, Z
     f64:	80 64       	ori	r24, 0x40	; 64
     f66:	80 83       	st	Z, r24
	TCCR0_REG->TCCR0_WGM01=1;
     f68:	e3 e5       	ldi	r30, 0x53	; 83
     f6a:	f0 e0       	ldi	r31, 0x00	; 0
     f6c:	80 81       	ld	r24, Z
     f6e:	88 60       	ori	r24, 0x08	; 8
     f70:	80 83       	st	Z, r24

	TCCR0_REG->TCCR0_COM = PWM_COMPARE_MATCH;
     f72:	e3 e5       	ldi	r30, 0x53	; 83
     f74:	f0 e0       	ldi	r31, 0x00	; 0
     f76:	80 81       	ld	r24, Z
     f78:	8f 7c       	andi	r24, 0xCF	; 207
     f7a:	80 62       	ori	r24, 0x20	; 32
     f7c:	80 83       	st	Z, r24
#endif /*Related to (#if MOOD==NORMAL_MOOD) and (#elif MOOD==CTC_MOOD) and (#elif MOOD==PWM_MOOD) */
	/**************************************/



}
     f7e:	cf 91       	pop	r28
     f80:	df 91       	pop	r29
     f82:	08 95       	ret

00000f84 <TIMER0_VoidStop>:

/*****************************************************************************/
void TIMER0_VoidStop(void)
{
     f84:	df 93       	push	r29
     f86:	cf 93       	push	r28
     f88:	cd b7       	in	r28, 0x3d	; 61
     f8a:	de b7       	in	r29, 0x3e	; 62
	TCCR0_REG->TCCR0_CS0=No_FREQ;
     f8c:	e3 e5       	ldi	r30, 0x53	; 83
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	80 81       	ld	r24, Z
     f92:	88 7f       	andi	r24, 0xF8	; 248
     f94:	80 83       	st	Z, r24

}
     f96:	cf 91       	pop	r28
     f98:	df 91       	pop	r29
     f9a:	08 95       	ret

00000f9c <TIMER0_VoidStart>:


/*****************************************************************************/
void TIMER0_VoidStart(void)
{
     f9c:	df 93       	push	r29
     f9e:	cf 93       	push	r28
     fa0:	cd b7       	in	r28, 0x3d	; 61
     fa2:	de b7       	in	r29, 0x3e	; 62

	TCCR0_REG->TCCR0_CS0=PRESCALER;
     fa4:	e3 e5       	ldi	r30, 0x53	; 83
     fa6:	f0 e0       	ldi	r31, 0x00	; 0
     fa8:	80 81       	ld	r24, Z
     faa:	88 7f       	andi	r24, 0xF8	; 248
     fac:	84 60       	ori	r24, 0x04	; 4
     fae:	80 83       	st	Z, r24

}
     fb0:	cf 91       	pop	r28
     fb2:	df 91       	pop	r29
     fb4:	08 95       	ret

00000fb6 <TIMER0_VoidSetPreload>:

/*****************************************************************************/
void TIMER0_VoidSetPreload(u8 copy_u8PRELOAD )
{
     fb6:	df 93       	push	r29
     fb8:	cf 93       	push	r28
     fba:	0f 92       	push	r0
     fbc:	cd b7       	in	r28, 0x3d	; 61
     fbe:	de b7       	in	r29, 0x3e	; 62
     fc0:	89 83       	std	Y+1, r24	; 0x01

	TCNT0_REG=copy_u8PRELOAD;
     fc2:	e2 e5       	ldi	r30, 0x52	; 82
     fc4:	f0 e0       	ldi	r31, 0x00	; 0
     fc6:	89 81       	ldd	r24, Y+1	; 0x01
     fc8:	80 83       	st	Z, r24
}
     fca:	0f 90       	pop	r0
     fcc:	cf 91       	pop	r28
     fce:	df 91       	pop	r29
     fd0:	08 95       	ret

00000fd2 <TIMER0_VoidVal>:

/*****************************************************************************/

u8 TIMER0_VoidVal(void )
{
     fd2:	df 93       	push	r29
     fd4:	cf 93       	push	r28
     fd6:	cd b7       	in	r28, 0x3d	; 61
     fd8:	de b7       	in	r29, 0x3e	; 62

	return  TCNT0_REG ;
     fda:	e2 e5       	ldi	r30, 0x52	; 82
     fdc:	f0 e0       	ldi	r31, 0x00	; 0
     fde:	80 81       	ld	r24, Z
}
     fe0:	cf 91       	pop	r28
     fe2:	df 91       	pop	r29
     fe4:	08 95       	ret

00000fe6 <TIMER0_VoidSetPWMCompareMatch>:

/*****************************************************************************/
void TIMER0_VoidSetPWMCompareMatch(u8 copy_u8Val )
{
     fe6:	0f 93       	push	r16
     fe8:	1f 93       	push	r17
     fea:	df 93       	push	r29
     fec:	cf 93       	push	r28
     fee:	0f 92       	push	r0
     ff0:	cd b7       	in	r28, 0x3d	; 61
     ff2:	de b7       	in	r29, 0x3e	; 62
     ff4:	89 83       	std	Y+1, r24	; 0x01
#if PWM_COMPARE_MATCH == CLEAR_ON_COMPARE_MATCH_SET_ON_TOP
	//OCR0_REG =   ( ( (f32)copy_u8Val / 100 ) * (255) );
	  OCR0_REG =   ( ( (u32)copy_u8Val * 255 ) / (100) );
     ff6:	0c e5       	ldi	r16, 0x5C	; 92
     ff8:	10 e0       	ldi	r17, 0x00	; 0
     ffa:	89 81       	ldd	r24, Y+1	; 0x01
     ffc:	88 2f       	mov	r24, r24
     ffe:	90 e0       	ldi	r25, 0x00	; 0
    1000:	a0 e0       	ldi	r26, 0x00	; 0
    1002:	b0 e0       	ldi	r27, 0x00	; 0
    1004:	2f ef       	ldi	r18, 0xFF	; 255
    1006:	30 e0       	ldi	r19, 0x00	; 0
    1008:	40 e0       	ldi	r20, 0x00	; 0
    100a:	50 e0       	ldi	r21, 0x00	; 0
    100c:	bc 01       	movw	r22, r24
    100e:	cd 01       	movw	r24, r26
    1010:	0e 94 84 17 	call	0x2f08	; 0x2f08 <__mulsi3>
    1014:	dc 01       	movw	r26, r24
    1016:	cb 01       	movw	r24, r22
    1018:	24 e6       	ldi	r18, 0x64	; 100
    101a:	30 e0       	ldi	r19, 0x00	; 0
    101c:	40 e0       	ldi	r20, 0x00	; 0
    101e:	50 e0       	ldi	r21, 0x00	; 0
    1020:	bc 01       	movw	r22, r24
    1022:	cd 01       	movw	r24, r26
    1024:	0e 94 a3 17 	call	0x2f46	; 0x2f46 <__udivmodsi4>
    1028:	da 01       	movw	r26, r20
    102a:	c9 01       	movw	r24, r18
    102c:	f8 01       	movw	r30, r16
    102e:	80 83       	st	Z, r24

#elif PWM_COMPARE_MATCH == SET_ON_COMPARE_MATCH_CLR_ON_TOP
	//OCR0_REG = (255) - ( ( (f32)copy_u8Val / 100 ) * (255) ) ;
	  OCR0_REG = (255) - ( ( (u32)copy_u8Val * 255 ) / (100) ) ;
#endif
}
    1030:	0f 90       	pop	r0
    1032:	cf 91       	pop	r28
    1034:	df 91       	pop	r29
    1036:	1f 91       	pop	r17
    1038:	0f 91       	pop	r16
    103a:	08 95       	ret

0000103c <WDT_VoidEnabel>:

/*
 * watch dog timer IN TIMER_1
 */
void WDT_VoidEnabel(void )
{
    103c:	df 93       	push	r29
    103e:	cf 93       	push	r28
    1040:	cd b7       	in	r28, 0x3d	; 61
    1042:	de b7       	in	r29, 0x3e	; 62

	//SET_BIT(WDTCR_,3);
	WDTCR_REG->WDTCR_WDE=1;
    1044:	e1 e4       	ldi	r30, 0x41	; 65
    1046:	f0 e0       	ldi	r31, 0x00	; 0
    1048:	80 81       	ld	r24, Z
    104a:	88 60       	ori	r24, 0x08	; 8
    104c:	80 83       	st	Z, r24
}
    104e:	cf 91       	pop	r28
    1050:	df 91       	pop	r29
    1052:	08 95       	ret

00001054 <WDT_VoidDisEnabel>:

void WDT_VoidDisEnabel(void )
{
    1054:	df 93       	push	r29
    1056:	cf 93       	push	r28
    1058:	cd b7       	in	r28, 0x3d	; 61
    105a:	de b7       	in	r29, 0x3e	; 62
//	WDTCR_==(1<<4)|(1<<3);
//	WDTCR_=0 ;

WDTCR_REG->WDTCR_Data=(1<<4)|(1<<3);
    105c:	e1 e4       	ldi	r30, 0x41	; 65
    105e:	f0 e0       	ldi	r31, 0x00	; 0
    1060:	88 e1       	ldi	r24, 0x18	; 24
    1062:	80 83       	st	Z, r24
WDTCR_REG->WDTCR_WDE=0;
    1064:	e1 e4       	ldi	r30, 0x41	; 65
    1066:	f0 e0       	ldi	r31, 0x00	; 0
    1068:	80 81       	ld	r24, Z
    106a:	87 7f       	andi	r24, 0xF7	; 247
    106c:	80 83       	st	Z, r24
}
    106e:	cf 91       	pop	r28
    1070:	df 91       	pop	r29
    1072:	08 95       	ret

00001074 <WDT_VoidSleep>:
void WDT_VoidSleep(u8 sleep_time )
{
    1074:	df 93       	push	r29
    1076:	cf 93       	push	r28
    1078:	0f 92       	push	r0
    107a:	cd b7       	in	r28, 0x3d	; 61
    107c:	de b7       	in	r29, 0x3e	; 62
    107e:	89 83       	std	Y+1, r24	; 0x01

	//WDTCR_=(WDTCR_&0xF8) |sleep_time ;

	WDTCR_REG->WDTCR_WDP=sleep_time;
    1080:	e1 e4       	ldi	r30, 0x41	; 65
    1082:	f0 e0       	ldi	r31, 0x00	; 0
    1084:	89 81       	ldd	r24, Y+1	; 0x01
    1086:	87 70       	andi	r24, 0x07	; 7
    1088:	98 2f       	mov	r25, r24
    108a:	97 70       	andi	r25, 0x07	; 7
    108c:	80 81       	ld	r24, Z
    108e:	88 7f       	andi	r24, 0xF8	; 248
    1090:	89 2b       	or	r24, r25
    1092:	80 83       	st	Z, r24

}
    1094:	0f 90       	pop	r0
    1096:	cf 91       	pop	r28
    1098:	df 91       	pop	r29
    109a:	08 95       	ret

0000109c <SPI_voidInit>:
#include "SPI_Interface.h"
#include "SPI_config.h"
#include "SPI_Private.h"
/********************************************************************************************/
void SPI_voidInit(void)
{
    109c:	df 93       	push	r29
    109e:	cf 93       	push	r28
    10a0:	cd b7       	in	r28, 0x3d	; 61
    10a2:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDirection(PORTB_ID,PIN7,PIN_OUTPUT);


#elif SPI_MODE   ==   SPI_SLAVE_MODE
     //SLAVE_MODE
	CLR_BIT(SPCR_REG,SPCR_MSTR);
    10a4:	ad e2       	ldi	r26, 0x2D	; 45
    10a6:	b0 e0       	ldi	r27, 0x00	; 0
    10a8:	ed e2       	ldi	r30, 0x2D	; 45
    10aa:	f0 e0       	ldi	r31, 0x00	; 0
    10ac:	80 81       	ld	r24, Z
    10ae:	8f 7e       	andi	r24, 0xEF	; 239
    10b0:	8c 93       	st	X, r24

	DIO_voidSetPinDirection(PORTB_ID,PIN4,PIN_INPUT);
    10b2:	81 e0       	ldi	r24, 0x01	; 1
    10b4:	64 e0       	ldi	r22, 0x04	; 4
    10b6:	40 e0       	ldi	r20, 0x00	; 0
    10b8:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTB_ID,PIN5,PIN_INPUT);
    10bc:	81 e0       	ldi	r24, 0x01	; 1
    10be:	65 e0       	ldi	r22, 0x05	; 5
    10c0:	40 e0       	ldi	r20, 0x00	; 0
    10c2:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTB_ID,PIN6,PIN_OUTPUT);
    10c6:	81 e0       	ldi	r24, 0x01	; 1
    10c8:	66 e0       	ldi	r22, 0x06	; 6
    10ca:	41 e0       	ldi	r20, 0x01	; 1
    10cc:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTB_ID,PIN7,PIN_INPUT);
    10d0:	81 e0       	ldi	r24, 0x01	; 1
    10d2:	67 e0       	ldi	r22, 0x07	; 7
    10d4:	40 e0       	ldi	r20, 0x00	; 0
    10d6:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>

#endif
	/* to send from LSB first */
	SET_BIT(SPCR_REG,SPCR_DORD);
    10da:	ad e2       	ldi	r26, 0x2D	; 45
    10dc:	b0 e0       	ldi	r27, 0x00	; 0
    10de:	ed e2       	ldi	r30, 0x2D	; 45
    10e0:	f0 e0       	ldi	r31, 0x00	; 0
    10e2:	80 81       	ld	r24, Z
    10e4:	80 62       	ori	r24, 0x20	; 32
    10e6:	8c 93       	st	X, r24
	/* to enable spi circuit */
	SET_BIT(SPCR_REG,SPCR_SPE);
    10e8:	ad e2       	ldi	r26, 0x2D	; 45
    10ea:	b0 e0       	ldi	r27, 0x00	; 0
    10ec:	ed e2       	ldi	r30, 0x2D	; 45
    10ee:	f0 e0       	ldi	r31, 0x00	; 0
    10f0:	80 81       	ld	r24, Z
    10f2:	80 64       	ori	r24, 0x40	; 64
    10f4:	8c 93       	st	X, r24
}
    10f6:	cf 91       	pop	r28
    10f8:	df 91       	pop	r29
    10fa:	08 95       	ret

000010fc <SPI_voidTransiver>:

/********************************************************************************************/
u8   SPI_voidTransiver(u8 Copy_u8Data)
{
    10fc:	df 93       	push	r29
    10fe:	cf 93       	push	r28
    1100:	00 d0       	rcall	.+0      	; 0x1102 <SPI_voidTransiver+0x6>
    1102:	cd b7       	in	r28, 0x3d	; 61
    1104:	de b7       	in	r29, 0x3e	; 62
    1106:	8a 83       	std	Y+2, r24	; 0x02
	u8 data =0;
    1108:	19 82       	std	Y+1, r1	; 0x01
	SPDR_REG = Copy_u8Data;
    110a:	ef e2       	ldi	r30, 0x2F	; 47
    110c:	f0 e0       	ldi	r31, 0x00	; 0
    110e:	8a 81       	ldd	r24, Y+2	; 0x02
    1110:	80 83       	st	Z, r24

	//while(GET_BIT(SPSR_REG,SPSR_SPIF) == 0);
	if(GET_BIT(SPSR_REG,SPSR_SPIF) == 1)
    1112:	ee e2       	ldi	r30, 0x2E	; 46
    1114:	f0 e0       	ldi	r31, 0x00	; 0
    1116:	80 81       	ld	r24, Z
    1118:	88 1f       	adc	r24, r24
    111a:	88 27       	eor	r24, r24
    111c:	88 1f       	adc	r24, r24
    111e:	81 30       	cpi	r24, 0x01	; 1
    1120:	21 f4       	brne	.+8      	; 0x112a <SPI_voidTransiver+0x2e>
	{
		data=SPDR_REG;
    1122:	ef e2       	ldi	r30, 0x2F	; 47
    1124:	f0 e0       	ldi	r31, 0x00	; 0
    1126:	80 81       	ld	r24, Z
    1128:	89 83       	std	Y+1, r24	; 0x01
	}
	return data;
    112a:	89 81       	ldd	r24, Y+1	; 0x01
}
    112c:	0f 90       	pop	r0
    112e:	0f 90       	pop	r0
    1130:	cf 91       	pop	r28
    1132:	df 91       	pop	r29
    1134:	08 95       	ret

00001136 <SPI_voidReceiveChar>:

void SPI_voidReceiveChar(u8 *Copy_u8Data)
{
    1136:	df 93       	push	r29
    1138:	cf 93       	push	r28
    113a:	00 d0       	rcall	.+0      	; 0x113c <SPI_voidReceiveChar+0x6>
    113c:	cd b7       	in	r28, 0x3d	; 61
    113e:	de b7       	in	r29, 0x3e	; 62
    1140:	9a 83       	std	Y+2, r25	; 0x02
    1142:	89 83       	std	Y+1, r24	; 0x01
	while(GET_BIT(SPSR_REG,SPSR_SPIF) == 0);
    1144:	ee e2       	ldi	r30, 0x2E	; 46
    1146:	f0 e0       	ldi	r31, 0x00	; 0
    1148:	80 81       	ld	r24, Z
    114a:	88 23       	and	r24, r24
    114c:	dc f7       	brge	.-10     	; 0x1144 <SPI_voidReceiveChar+0xe>
	//if(GET_BIT(SPSR_REG,SPSR_SPIF) == 1)
	{
		*Copy_u8Data=SPDR_REG;
    114e:	ef e2       	ldi	r30, 0x2F	; 47
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	80 81       	ld	r24, Z
    1154:	e9 81       	ldd	r30, Y+1	; 0x01
    1156:	fa 81       	ldd	r31, Y+2	; 0x02
    1158:	80 83       	st	Z, r24
	}

}
    115a:	0f 90       	pop	r0
    115c:	0f 90       	pop	r0
    115e:	cf 91       	pop	r28
    1160:	df 91       	pop	r29
    1162:	08 95       	ret

00001164 <SPI_VoidSendChar>:
void SPI_VoidSendChar(u8 Copy_u8Data)
{
    1164:	df 93       	push	r29
    1166:	cf 93       	push	r28
    1168:	0f 92       	push	r0
    116a:	cd b7       	in	r28, 0x3d	; 61
    116c:	de b7       	in	r29, 0x3e	; 62
    116e:	89 83       	std	Y+1, r24	; 0x01
	//while(GET_BIT(SPSR_REG,SPSR_SPIF) == 0);
	SPDR_REG = Copy_u8Data;
    1170:	ef e2       	ldi	r30, 0x2F	; 47
    1172:	f0 e0       	ldi	r31, 0x00	; 0
    1174:	89 81       	ldd	r24, Y+1	; 0x01
    1176:	80 83       	st	Z, r24
}
    1178:	0f 90       	pop	r0
    117a:	cf 91       	pop	r28
    117c:	df 91       	pop	r29
    117e:	08 95       	ret

00001180 <M_TWI_void_Init>:


/*------------------------------------------------------------------------*/

void M_TWI_void_Init(void)
{
    1180:	df 93       	push	r29
    1182:	cf 93       	push	r28
    1184:	cd b7       	in	r28, 0x3d	; 61
    1186:	de b7       	in	r29, 0x3e	; 62
#if   TWI_MODE   ==   TWI_MASTER_MODE
	TWBR_REG = (  ( ((u32)F_OSC * 1000000) / F_SCL) - 16) / 2;
    1188:	e0 e2       	ldi	r30, 0x20	; 32
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	82 e0       	ldi	r24, 0x02	; 2
    118e:	80 83       	st	Z, r24
	CLR_BIT(TWSR_REG,TWSR_TWPS0);
    1190:	a1 e2       	ldi	r26, 0x21	; 33
    1192:	b0 e0       	ldi	r27, 0x00	; 0
    1194:	e1 e2       	ldi	r30, 0x21	; 33
    1196:	f0 e0       	ldi	r31, 0x00	; 0
    1198:	80 81       	ld	r24, Z
    119a:	8e 7f       	andi	r24, 0xFE	; 254
    119c:	8c 93       	st	X, r24
	CLR_BIT(TWSR_REG,TWSR_TWPS1);
    119e:	a1 e2       	ldi	r26, 0x21	; 33
    11a0:	b0 e0       	ldi	r27, 0x00	; 0
    11a2:	e1 e2       	ldi	r30, 0x21	; 33
    11a4:	f0 e0       	ldi	r31, 0x00	; 0
    11a6:	80 81       	ld	r24, Z
    11a8:	8d 7f       	andi	r24, 0xFD	; 253
    11aa:	8c 93       	st	X, r24

	/*EN ACK*/
	//SET_BIT(TWCR_REG,TWCR_TWEA);

	/*EN TWI */
	SET_BIT(TWCR_REG,TWCR_TWEN);
    11ac:	a6 e5       	ldi	r26, 0x56	; 86
    11ae:	b0 e0       	ldi	r27, 0x00	; 0
    11b0:	e6 e5       	ldi	r30, 0x56	; 86
    11b2:	f0 e0       	ldi	r31, 0x00	; 0
    11b4:	80 81       	ld	r24, Z
    11b6:	84 60       	ori	r24, 0x04	; 4
    11b8:	8c 93       	st	X, r24
}
    11ba:	cf 91       	pop	r28
    11bc:	df 91       	pop	r29
    11be:	08 95       	ret

000011c0 <M_TWI_u8_StartCondition>:
/*------------------------------------------------------------------------*/



TWI_ERROR_STATUS M_TWI_u8_StartCondition(void)
{
    11c0:	df 93       	push	r29
    11c2:	cf 93       	push	r28
    11c4:	0f 92       	push	r0
    11c6:	cd b7       	in	r28, 0x3d	; 61
    11c8:	de b7       	in	r29, 0x3e	; 62
	TWI_ERROR_STATUS local_error =NO_ERROR ;
    11ca:	81 e0       	ldi	r24, 0x01	; 1
    11cc:	89 83       	std	Y+1, r24	; 0x01


	/* Start Condition */

	SET_BIT(TWCR_REG,TWCR_TWSTA);
    11ce:	a6 e5       	ldi	r26, 0x56	; 86
    11d0:	b0 e0       	ldi	r27, 0x00	; 0
    11d2:	e6 e5       	ldi	r30, 0x56	; 86
    11d4:	f0 e0       	ldi	r31, 0x00	; 0
    11d6:	80 81       	ld	r24, Z
    11d8:	80 62       	ori	r24, 0x20	; 32
    11da:	8c 93       	st	X, r24

	/* to clear the flag */
	SET_BIT(TWCR_REG,TWCR_TWINT);
    11dc:	a6 e5       	ldi	r26, 0x56	; 86
    11de:	b0 e0       	ldi	r27, 0x00	; 0
    11e0:	e6 e5       	ldi	r30, 0x56	; 86
    11e2:	f0 e0       	ldi	r31, 0x00	; 0
    11e4:	80 81       	ld	r24, Z
    11e6:	80 68       	ori	r24, 0x80	; 128
    11e8:	8c 93       	st	X, r24


	while(GET_BIT(TWCR_REG,TWCR_TWINT) == 0);
    11ea:	e6 e5       	ldi	r30, 0x56	; 86
    11ec:	f0 e0       	ldi	r31, 0x00	; 0
    11ee:	80 81       	ld	r24, Z
    11f0:	88 23       	and	r24, r24
    11f2:	dc f7       	brge	.-10     	; 0x11ea <M_TWI_u8_StartCondition+0x2a>

	if((TWSR_REG & 0xF8) != TWI_START_COND_ACK)
    11f4:	e1 e2       	ldi	r30, 0x21	; 33
    11f6:	f0 e0       	ldi	r31, 0x00	; 0
    11f8:	80 81       	ld	r24, Z
    11fa:	88 2f       	mov	r24, r24
    11fc:	90 e0       	ldi	r25, 0x00	; 0
    11fe:	88 7f       	andi	r24, 0xF8	; 248
    1200:	90 70       	andi	r25, 0x00	; 0
    1202:	88 30       	cpi	r24, 0x08	; 8
    1204:	91 05       	cpc	r25, r1
    1206:	11 f0       	breq	.+4      	; 0x120c <M_TWI_u8_StartCondition+0x4c>
	{
		local_error=START_ERROR;
    1208:	82 e0       	ldi	r24, 0x02	; 2
    120a:	89 83       	std	Y+1, r24	; 0x01
	{

	}


	return  local_error ;
    120c:	89 81       	ldd	r24, Y+1	; 0x01
}
    120e:	0f 90       	pop	r0
    1210:	cf 91       	pop	r28
    1212:	df 91       	pop	r29
    1214:	08 95       	ret

00001216 <M_TWI_void_StopCondition>:

/***************************************************************************/

void M_TWI_void_StopCondition(void)

{
    1216:	df 93       	push	r29
    1218:	cf 93       	push	r28
    121a:	cd b7       	in	r28, 0x3d	; 61
    121c:	de b7       	in	r29, 0x3e	; 62

	/* Stop Condition */
	SET_BIT(TWCR_REG,TWCR_TWSTO);
    121e:	a6 e5       	ldi	r26, 0x56	; 86
    1220:	b0 e0       	ldi	r27, 0x00	; 0
    1222:	e6 e5       	ldi	r30, 0x56	; 86
    1224:	f0 e0       	ldi	r31, 0x00	; 0
    1226:	80 81       	ld	r24, Z
    1228:	80 61       	ori	r24, 0x10	; 16
    122a:	8c 93       	st	X, r24

	/* to clear the flag */
	SET_BIT(TWCR_REG,TWCR_TWINT);
    122c:	a6 e5       	ldi	r26, 0x56	; 86
    122e:	b0 e0       	ldi	r27, 0x00	; 0
    1230:	e6 e5       	ldi	r30, 0x56	; 86
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	80 81       	ld	r24, Z
    1236:	80 68       	ori	r24, 0x80	; 128
    1238:	8c 93       	st	X, r24

}
    123a:	cf 91       	pop	r28
    123c:	df 91       	pop	r29
    123e:	08 95       	ret

00001240 <M_TWI_u8_RepeatedStart>:

/***************************************************************************/

TWI_ERROR_STATUS M_TWI_u8_RepeatedStart(void)
{
    1240:	df 93       	push	r29
    1242:	cf 93       	push	r28
    1244:	0f 92       	push	r0
    1246:	cd b7       	in	r28, 0x3d	; 61
    1248:	de b7       	in	r29, 0x3e	; 62
	TWI_ERROR_STATUS local_error =NO_ERROR ;
    124a:	81 e0       	ldi	r24, 0x01	; 1
    124c:	89 83       	std	Y+1, r24	; 0x01


	/* Start Condition */
	SET_BIT(TWCR_REG,TWCR_TWSTA);
    124e:	a6 e5       	ldi	r26, 0x56	; 86
    1250:	b0 e0       	ldi	r27, 0x00	; 0
    1252:	e6 e5       	ldi	r30, 0x56	; 86
    1254:	f0 e0       	ldi	r31, 0x00	; 0
    1256:	80 81       	ld	r24, Z
    1258:	80 62       	ori	r24, 0x20	; 32
    125a:	8c 93       	st	X, r24


	/* to clear the flag */
	SET_BIT(TWCR_REG,TWCR_TWINT);
    125c:	a6 e5       	ldi	r26, 0x56	; 86
    125e:	b0 e0       	ldi	r27, 0x00	; 0
    1260:	e6 e5       	ldi	r30, 0x56	; 86
    1262:	f0 e0       	ldi	r31, 0x00	; 0
    1264:	80 81       	ld	r24, Z
    1266:	80 68       	ori	r24, 0x80	; 128
    1268:	8c 93       	st	X, r24


	while(GET_BIT(TWCR_REG,TWCR_TWINT) == 0);
    126a:	e6 e5       	ldi	r30, 0x56	; 86
    126c:	f0 e0       	ldi	r31, 0x00	; 0
    126e:	80 81       	ld	r24, Z
    1270:	88 23       	and	r24, r24
    1272:	dc f7       	brge	.-10     	; 0x126a <M_TWI_u8_RepeatedStart+0x2a>


	if((TWSR_REG & 0xF8) != TWI_REPEATED_START_COND_ACK)
    1274:	e1 e2       	ldi	r30, 0x21	; 33
    1276:	f0 e0       	ldi	r31, 0x00	; 0
    1278:	80 81       	ld	r24, Z
    127a:	88 2f       	mov	r24, r24
    127c:	90 e0       	ldi	r25, 0x00	; 0
    127e:	88 7f       	andi	r24, 0xF8	; 248
    1280:	90 70       	andi	r25, 0x00	; 0
    1282:	80 31       	cpi	r24, 0x10	; 16
    1284:	91 05       	cpc	r25, r1
    1286:	11 f0       	breq	.+4      	; 0x128c <M_TWI_u8_RepeatedStart+0x4c>
	{
		local_error=REPEATED_STSRT_ERROR;
    1288:	83 e0       	ldi	r24, 0x03	; 3
    128a:	89 83       	std	Y+1, r24	; 0x01
	{

	}


	return  local_error ;
    128c:	89 81       	ldd	r24, Y+1	; 0x01
}
    128e:	0f 90       	pop	r0
    1290:	cf 91       	pop	r28
    1292:	df 91       	pop	r29
    1294:	08 95       	ret

00001296 <M_TWI_u8_SendSlaveAddressWrite>:
/***************************************************************************/



TWI_ERROR_STATUS M_TWI_u8_SendSlaveAddressWrite(u8 Copy_u8Address)
{
    1296:	df 93       	push	r29
    1298:	cf 93       	push	r28
    129a:	00 d0       	rcall	.+0      	; 0x129c <M_TWI_u8_SendSlaveAddressWrite+0x6>
    129c:	cd b7       	in	r28, 0x3d	; 61
    129e:	de b7       	in	r29, 0x3e	; 62
    12a0:	8a 83       	std	Y+2, r24	; 0x02

	TWI_ERROR_STATUS local_error = NO_ERROR ;
    12a2:	81 e0       	ldi	r24, 0x01	; 1
    12a4:	89 83       	std	Y+1, r24	; 0x01


	TWDR_REG = (Copy_u8Address << 1);
    12a6:	e3 e2       	ldi	r30, 0x23	; 35
    12a8:	f0 e0       	ldi	r31, 0x00	; 0
    12aa:	8a 81       	ldd	r24, Y+2	; 0x02
    12ac:	88 0f       	add	r24, r24
    12ae:	80 83       	st	Z, r24
	CLR_BIT(TWDR_REG,0);
    12b0:	a3 e2       	ldi	r26, 0x23	; 35
    12b2:	b0 e0       	ldi	r27, 0x00	; 0
    12b4:	e3 e2       	ldi	r30, 0x23	; 35
    12b6:	f0 e0       	ldi	r31, 0x00	; 0
    12b8:	80 81       	ld	r24, Z
    12ba:	8e 7f       	andi	r24, 0xFE	; 254
    12bc:	8c 93       	st	X, r24



	/* Clear Start condition */
	CLR_BIT(TWCR_REG,TWCR_TWSTA);
    12be:	a6 e5       	ldi	r26, 0x56	; 86
    12c0:	b0 e0       	ldi	r27, 0x00	; 0
    12c2:	e6 e5       	ldi	r30, 0x56	; 86
    12c4:	f0 e0       	ldi	r31, 0x00	; 0
    12c6:	80 81       	ld	r24, Z
    12c8:	8f 7d       	andi	r24, 0xDF	; 223
    12ca:	8c 93       	st	X, r24

	/* to clear the flag */
	SET_BIT(TWCR_REG,TWCR_TWINT);
    12cc:	a6 e5       	ldi	r26, 0x56	; 86
    12ce:	b0 e0       	ldi	r27, 0x00	; 0
    12d0:	e6 e5       	ldi	r30, 0x56	; 86
    12d2:	f0 e0       	ldi	r31, 0x00	; 0
    12d4:	80 81       	ld	r24, Z
    12d6:	80 68       	ori	r24, 0x80	; 128
    12d8:	8c 93       	st	X, r24

	while(GET_BIT(TWCR_REG,TWCR_TWINT) == 0);
    12da:	e6 e5       	ldi	r30, 0x56	; 86
    12dc:	f0 e0       	ldi	r31, 0x00	; 0
    12de:	80 81       	ld	r24, Z
    12e0:	88 23       	and	r24, r24
    12e2:	dc f7       	brge	.-10     	; 0x12da <M_TWI_u8_SendSlaveAddressWrite+0x44>


	if((TWSR_REG & 0xF8) != TWI_SEND_SLAVE_ADD_WRITE_ACK)
    12e4:	e1 e2       	ldi	r30, 0x21	; 33
    12e6:	f0 e0       	ldi	r31, 0x00	; 0
    12e8:	80 81       	ld	r24, Z
    12ea:	88 2f       	mov	r24, r24
    12ec:	90 e0       	ldi	r25, 0x00	; 0
    12ee:	88 7f       	andi	r24, 0xF8	; 248
    12f0:	90 70       	andi	r25, 0x00	; 0
    12f2:	88 31       	cpi	r24, 0x18	; 24
    12f4:	91 05       	cpc	r25, r1
    12f6:	11 f0       	breq	.+4      	; 0x12fc <M_TWI_u8_SendSlaveAddressWrite+0x66>
	{
		local_error=SLAVE_ADDRESS_WRITE_ERROR;
    12f8:	84 e0       	ldi	r24, 0x04	; 4
    12fa:	89 83       	std	Y+1, r24	; 0x01
	}
	else
	{

	}
	return  local_error ;
    12fc:	89 81       	ldd	r24, Y+1	; 0x01
}
    12fe:	0f 90       	pop	r0
    1300:	0f 90       	pop	r0
    1302:	cf 91       	pop	r28
    1304:	df 91       	pop	r29
    1306:	08 95       	ret

00001308 <M_TWI_u8_SendSlaveAddressRead>:

/***************************************************************************/

TWI_ERROR_STATUS M_TWI_u8_SendSlaveAddressRead(u8 Copy_u8Address)
{
    1308:	df 93       	push	r29
    130a:	cf 93       	push	r28
    130c:	00 d0       	rcall	.+0      	; 0x130e <M_TWI_u8_SendSlaveAddressRead+0x6>
    130e:	cd b7       	in	r28, 0x3d	; 61
    1310:	de b7       	in	r29, 0x3e	; 62
    1312:	8a 83       	std	Y+2, r24	; 0x02

	TWI_ERROR_STATUS local_error =NO_ERROR ;
    1314:	81 e0       	ldi	r24, 0x01	; 1
    1316:	89 83       	std	Y+1, r24	; 0x01


	TWDR_REG = ( (Copy_u8Address << 1) | 1);
    1318:	e3 e2       	ldi	r30, 0x23	; 35
    131a:	f0 e0       	ldi	r31, 0x00	; 0
    131c:	8a 81       	ldd	r24, Y+2	; 0x02
    131e:	88 2f       	mov	r24, r24
    1320:	90 e0       	ldi	r25, 0x00	; 0
    1322:	88 0f       	add	r24, r24
    1324:	99 1f       	adc	r25, r25
    1326:	81 60       	ori	r24, 0x01	; 1
    1328:	80 83       	st	Z, r24

	/* Clear Start condition */
	CLR_BIT(TWCR_REG,TWCR_TWSTA);
    132a:	a6 e5       	ldi	r26, 0x56	; 86
    132c:	b0 e0       	ldi	r27, 0x00	; 0
    132e:	e6 e5       	ldi	r30, 0x56	; 86
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	80 81       	ld	r24, Z
    1334:	8f 7d       	andi	r24, 0xDF	; 223
    1336:	8c 93       	st	X, r24


	SET_BIT(TWCR_REG,TWCR_TWINT);   /* to clear the flag */
    1338:	a6 e5       	ldi	r26, 0x56	; 86
    133a:	b0 e0       	ldi	r27, 0x00	; 0
    133c:	e6 e5       	ldi	r30, 0x56	; 86
    133e:	f0 e0       	ldi	r31, 0x00	; 0
    1340:	80 81       	ld	r24, Z
    1342:	80 68       	ori	r24, 0x80	; 128
    1344:	8c 93       	st	X, r24


	while(GET_BIT(TWCR_REG,TWCR_TWINT) == 0);
    1346:	e6 e5       	ldi	r30, 0x56	; 86
    1348:	f0 e0       	ldi	r31, 0x00	; 0
    134a:	80 81       	ld	r24, Z
    134c:	88 23       	and	r24, r24
    134e:	dc f7       	brge	.-10     	; 0x1346 <M_TWI_u8_SendSlaveAddressRead+0x3e>

	if((TWSR_REG & 0xF8) != TWI_SEND_SLAVE_ADD_READ_ACK)
    1350:	e1 e2       	ldi	r30, 0x21	; 33
    1352:	f0 e0       	ldi	r31, 0x00	; 0
    1354:	80 81       	ld	r24, Z
    1356:	88 2f       	mov	r24, r24
    1358:	90 e0       	ldi	r25, 0x00	; 0
    135a:	88 7f       	andi	r24, 0xF8	; 248
    135c:	90 70       	andi	r25, 0x00	; 0
    135e:	80 34       	cpi	r24, 0x40	; 64
    1360:	91 05       	cpc	r25, r1
    1362:	11 f0       	breq	.+4      	; 0x1368 <M_TWI_u8_SendSlaveAddressRead+0x60>
	{
		local_error=SLAVE_ADDRESS_READ_ERROR;
    1364:	85 e0       	ldi	r24, 0x05	; 5
    1366:	89 83       	std	Y+1, r24	; 0x01
	}
	else
	{

	}
	return  local_error ;
    1368:	89 81       	ldd	r24, Y+1	; 0x01

}
    136a:	0f 90       	pop	r0
    136c:	0f 90       	pop	r0
    136e:	cf 91       	pop	r28
    1370:	df 91       	pop	r29
    1372:	08 95       	ret

00001374 <M_TWI_u8_SendByte>:



/***************************************************************************/
TWI_ERROR_STATUS M_TWI_u8_SendByte(u8 Copy_u8Data)
{
    1374:	df 93       	push	r29
    1376:	cf 93       	push	r28
    1378:	00 d0       	rcall	.+0      	; 0x137a <M_TWI_u8_SendByte+0x6>
    137a:	cd b7       	in	r28, 0x3d	; 61
    137c:	de b7       	in	r29, 0x3e	; 62
    137e:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ERROR_STATUS local_error =NO_ERROR ;
    1380:	81 e0       	ldi	r24, 0x01	; 1
    1382:	89 83       	std	Y+1, r24	; 0x01

	TWDR_REG = Copy_u8Data;
    1384:	e3 e2       	ldi	r30, 0x23	; 35
    1386:	f0 e0       	ldi	r31, 0x00	; 0
    1388:	8a 81       	ldd	r24, Y+2	; 0x02
    138a:	80 83       	st	Z, r24
	/* Clear Start condition */
	//CLR_BIT(TWCR_REG,TWCR_TWSTA);


	SET_BIT(TWCR_REG,TWCR_TWINT);   /* to clear the flag */
    138c:	a6 e5       	ldi	r26, 0x56	; 86
    138e:	b0 e0       	ldi	r27, 0x00	; 0
    1390:	e6 e5       	ldi	r30, 0x56	; 86
    1392:	f0 e0       	ldi	r31, 0x00	; 0
    1394:	80 81       	ld	r24, Z
    1396:	80 68       	ori	r24, 0x80	; 128
    1398:	8c 93       	st	X, r24

	while(GET_BIT(TWCR_REG,TWCR_TWINT) == 0);
    139a:	e6 e5       	ldi	r30, 0x56	; 86
    139c:	f0 e0       	ldi	r31, 0x00	; 0
    139e:	80 81       	ld	r24, Z
    13a0:	88 23       	and	r24, r24
    13a2:	dc f7       	brge	.-10     	; 0x139a <M_TWI_u8_SendByte+0x26>

	if((TWSR_REG & 0xF8) != TWI_SEND_BYTE_ACK)
    13a4:	e1 e2       	ldi	r30, 0x21	; 33
    13a6:	f0 e0       	ldi	r31, 0x00	; 0
    13a8:	80 81       	ld	r24, Z
    13aa:	88 2f       	mov	r24, r24
    13ac:	90 e0       	ldi	r25, 0x00	; 0
    13ae:	88 7f       	andi	r24, 0xF8	; 248
    13b0:	90 70       	andi	r25, 0x00	; 0
    13b2:	88 32       	cpi	r24, 0x28	; 40
    13b4:	91 05       	cpc	r25, r1
    13b6:	11 f0       	breq	.+4      	; 0x13bc <M_TWI_u8_SendByte+0x48>
	{
		local_error=SEND_BYTE_ERROR;
    13b8:	86 e0       	ldi	r24, 0x06	; 6
    13ba:	89 83       	std	Y+1, r24	; 0x01
	}
	else
	{

	}
	return  local_error ;
    13bc:	89 81       	ldd	r24, Y+1	; 0x01

}
    13be:	0f 90       	pop	r0
    13c0:	0f 90       	pop	r0
    13c2:	cf 91       	pop	r28
    13c4:	df 91       	pop	r29
    13c6:	08 95       	ret

000013c8 <M_TWI_u8_ReadByte>:

/***************************************************************************/

TWI_ERROR_STATUS  M_TWI_u8_ReadByte(u8 *TWI_DATA)
{
    13c8:	df 93       	push	r29
    13ca:	cf 93       	push	r28
    13cc:	00 d0       	rcall	.+0      	; 0x13ce <M_TWI_u8_ReadByte+0x6>
    13ce:	0f 92       	push	r0
    13d0:	cd b7       	in	r28, 0x3d	; 61
    13d2:	de b7       	in	r29, 0x3e	; 62
    13d4:	9b 83       	std	Y+3, r25	; 0x03
    13d6:	8a 83       	std	Y+2, r24	; 0x02

	TWI_ERROR_STATUS local_error =NO_ERROR ;
    13d8:	81 e0       	ldi	r24, 0x01	; 1
    13da:	89 83       	std	Y+1, r24	; 0x01


	SET_BIT(TWCR_REG,TWCR_TWINT);   /* to clear the flag */
    13dc:	a6 e5       	ldi	r26, 0x56	; 86
    13de:	b0 e0       	ldi	r27, 0x00	; 0
    13e0:	e6 e5       	ldi	r30, 0x56	; 86
    13e2:	f0 e0       	ldi	r31, 0x00	; 0
    13e4:	80 81       	ld	r24, Z
    13e6:	80 68       	ori	r24, 0x80	; 128
    13e8:	8c 93       	st	X, r24

	while(GET_BIT(TWCR_REG,TWCR_TWINT) == 0);
    13ea:	e6 e5       	ldi	r30, 0x56	; 86
    13ec:	f0 e0       	ldi	r31, 0x00	; 0
    13ee:	80 81       	ld	r24, Z
    13f0:	88 23       	and	r24, r24
    13f2:	dc f7       	brge	.-10     	; 0x13ea <M_TWI_u8_ReadByte+0x22>
	{
		*TWI_DATA = TWDR_REG;
	}
*/

	*TWI_DATA = TWDR_REG;
    13f4:	e3 e2       	ldi	r30, 0x23	; 35
    13f6:	f0 e0       	ldi	r31, 0x00	; 0
    13f8:	80 81       	ld	r24, Z
    13fa:	ea 81       	ldd	r30, Y+2	; 0x02
    13fc:	fb 81       	ldd	r31, Y+3	; 0x03
    13fe:	80 83       	st	Z, r24

	return  local_error ;
    1400:	89 81       	ldd	r24, Y+1	; 0x01
}
    1402:	0f 90       	pop	r0
    1404:	0f 90       	pop	r0
    1406:	0f 90       	pop	r0
    1408:	cf 91       	pop	r28
    140a:	df 91       	pop	r29
    140c:	08 95       	ret

0000140e <GIE_Enable>:
#include "GIE_Interface.h"
#include "GIE_private.h"


void GIE_Enable(void)
{
    140e:	df 93       	push	r29
    1410:	cf 93       	push	r28
    1412:	cd b7       	in	r28, 0x3d	; 61
    1414:	de b7       	in	r29, 0x3e	; 62
     SET_BIT(GIE_SREG,I_bit);
    1416:	af e5       	ldi	r26, 0x5F	; 95
    1418:	b0 e0       	ldi	r27, 0x00	; 0
    141a:	ef e5       	ldi	r30, 0x5F	; 95
    141c:	f0 e0       	ldi	r31, 0x00	; 0
    141e:	80 81       	ld	r24, Z
    1420:	80 68       	ori	r24, 0x80	; 128
    1422:	8c 93       	st	X, r24

}
    1424:	cf 91       	pop	r28
    1426:	df 91       	pop	r29
    1428:	08 95       	ret

0000142a <GIE_Disable>:

void GIE_Disable(void)
{
    142a:	df 93       	push	r29
    142c:	cf 93       	push	r28
    142e:	cd b7       	in	r28, 0x3d	; 61
    1430:	de b7       	in	r29, 0x3e	; 62
 CLR_BIT(GIE_SREG,I_bit);
    1432:	af e5       	ldi	r26, 0x5F	; 95
    1434:	b0 e0       	ldi	r27, 0x00	; 0
    1436:	ef e5       	ldi	r30, 0x5F	; 95
    1438:	f0 e0       	ldi	r31, 0x00	; 0
    143a:	80 81       	ld	r24, Z
    143c:	8f 77       	andi	r24, 0x7F	; 127
    143e:	8c 93       	st	X, r24

}
    1440:	cf 91       	pop	r28
    1442:	df 91       	pop	r29
    1444:	08 95       	ret

00001446 <EXTINT_voidInit>:



#ifdef EXT_Init_NORMAL
void EXTINT_voidInit(u8 copy_u8ExtNum,u8 copy_u8ControlSens)
{
    1446:	df 93       	push	r29
    1448:	cf 93       	push	r28
    144a:	00 d0       	rcall	.+0      	; 0x144c <EXTINT_voidInit+0x6>
    144c:	00 d0       	rcall	.+0      	; 0x144e <EXTINT_voidInit+0x8>
    144e:	cd b7       	in	r28, 0x3d	; 61
    1450:	de b7       	in	r29, 0x3e	; 62
    1452:	89 83       	std	Y+1, r24	; 0x01
    1454:	6a 83       	std	Y+2, r22	; 0x02

	switch(copy_u8ExtNum)
    1456:	89 81       	ldd	r24, Y+1	; 0x01
    1458:	28 2f       	mov	r18, r24
    145a:	30 e0       	ldi	r19, 0x00	; 0
    145c:	3c 83       	std	Y+4, r19	; 0x04
    145e:	2b 83       	std	Y+3, r18	; 0x03
    1460:	8b 81       	ldd	r24, Y+3	; 0x03
    1462:	9c 81       	ldd	r25, Y+4	; 0x04
    1464:	81 30       	cpi	r24, 0x01	; 1
    1466:	91 05       	cpc	r25, r1
    1468:	09 f4       	brne	.+2      	; 0x146c <EXTINT_voidInit+0x26>
    146a:	40 c0       	rjmp	.+128    	; 0x14ec <EXTINT_voidInit+0xa6>
    146c:	2b 81       	ldd	r18, Y+3	; 0x03
    146e:	3c 81       	ldd	r19, Y+4	; 0x04
    1470:	22 30       	cpi	r18, 0x02	; 2
    1472:	31 05       	cpc	r19, r1
    1474:	09 f4       	brne	.+2      	; 0x1478 <EXTINT_voidInit+0x32>
    1476:	6f c0       	rjmp	.+222    	; 0x1556 <EXTINT_voidInit+0x110>
    1478:	8b 81       	ldd	r24, Y+3	; 0x03
    147a:	9c 81       	ldd	r25, Y+4	; 0x04
    147c:	00 97       	sbiw	r24, 0x00	; 0
    147e:	09 f0       	breq	.+2      	; 0x1482 <EXTINT_voidInit+0x3c>
    1480:	90 c0       	rjmp	.+288    	; 0x15a2 <EXTINT_voidInit+0x15c>
	{
	case EXT0_ID :


		DIO_voidSetPinDirection(PORTD_ID,PIN2,PIN_INPUT);
    1482:	83 e0       	ldi	r24, 0x03	; 3
    1484:	62 e0       	ldi	r22, 0x02	; 2
    1486:	40 e0       	ldi	r20, 0x00	; 0
    1488:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>
		DIO_voidSetPinValue(PORTD_ID,PIN2,PIN_HIGH);
    148c:	83 e0       	ldi	r24, 0x03	; 3
    148e:	62 e0       	ldi	r22, 0x02	; 2
    1490:	41 e0       	ldi	r20, 0x01	; 1
    1492:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>
		if(copy_u8ControlSens==FALLING_EDGE)
    1496:	8a 81       	ldd	r24, Y+2	; 0x02
    1498:	88 23       	and	r24, r24
    149a:	79 f4       	brne	.+30     	; 0x14ba <EXTINT_voidInit+0x74>
		{

			CLR_BIT(MCUCR_REG,MCUCR_ISC00);
    149c:	a5 e5       	ldi	r26, 0x55	; 85
    149e:	b0 e0       	ldi	r27, 0x00	; 0
    14a0:	e5 e5       	ldi	r30, 0x55	; 85
    14a2:	f0 e0       	ldi	r31, 0x00	; 0
    14a4:	80 81       	ld	r24, Z
    14a6:	8e 7f       	andi	r24, 0xFE	; 254
    14a8:	8c 93       	st	X, r24
			SET_BIT(MCUCR_REG,MCUCR_ISC01);
    14aa:	a5 e5       	ldi	r26, 0x55	; 85
    14ac:	b0 e0       	ldi	r27, 0x00	; 0
    14ae:	e5 e5       	ldi	r30, 0x55	; 85
    14b0:	f0 e0       	ldi	r31, 0x00	; 0
    14b2:	80 81       	ld	r24, Z
    14b4:	82 60       	ori	r24, 0x02	; 2
    14b6:	8c 93       	st	X, r24
    14b8:	11 c0       	rjmp	.+34     	; 0x14dc <EXTINT_voidInit+0x96>

		}


		else if(copy_u8ControlSens==RISING_EDGE)
    14ba:	8a 81       	ldd	r24, Y+2	; 0x02
    14bc:	81 30       	cpi	r24, 0x01	; 1
    14be:	71 f4       	brne	.+28     	; 0x14dc <EXTINT_voidInit+0x96>
		{
			SET_BIT(MCUCR_REG,MCUCR_ISC00);
    14c0:	a5 e5       	ldi	r26, 0x55	; 85
    14c2:	b0 e0       	ldi	r27, 0x00	; 0
    14c4:	e5 e5       	ldi	r30, 0x55	; 85
    14c6:	f0 e0       	ldi	r31, 0x00	; 0
    14c8:	80 81       	ld	r24, Z
    14ca:	81 60       	ori	r24, 0x01	; 1
    14cc:	8c 93       	st	X, r24
			SET_BIT(MCUCR_REG,MCUCR_ISC01);
    14ce:	a5 e5       	ldi	r26, 0x55	; 85
    14d0:	b0 e0       	ldi	r27, 0x00	; 0
    14d2:	e5 e5       	ldi	r30, 0x55	; 85
    14d4:	f0 e0       	ldi	r31, 0x00	; 0
    14d6:	80 81       	ld	r24, Z
    14d8:	82 60       	ori	r24, 0x02	; 2
    14da:	8c 93       	st	X, r24
		}

		SET_BIT(GICR_REG,GICR_INT0);
    14dc:	ab e5       	ldi	r26, 0x5B	; 91
    14de:	b0 e0       	ldi	r27, 0x00	; 0
    14e0:	eb e5       	ldi	r30, 0x5B	; 91
    14e2:	f0 e0       	ldi	r31, 0x00	; 0
    14e4:	80 81       	ld	r24, Z
    14e6:	80 64       	ori	r24, 0x40	; 64
    14e8:	8c 93       	st	X, r24
    14ea:	5b c0       	rjmp	.+182    	; 0x15a2 <EXTINT_voidInit+0x15c>
		break ;


	case EXT1_ID :

		DIO_voidSetPinDirection(PORTD_ID,PIN3,PIN_INPUT);
    14ec:	83 e0       	ldi	r24, 0x03	; 3
    14ee:	63 e0       	ldi	r22, 0x03	; 3
    14f0:	40 e0       	ldi	r20, 0x00	; 0
    14f2:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>
		DIO_voidSetPinValue(PORTD_ID,PIN3,PIN_HIGH);
    14f6:	83 e0       	ldi	r24, 0x03	; 3
    14f8:	63 e0       	ldi	r22, 0x03	; 3
    14fa:	41 e0       	ldi	r20, 0x01	; 1
    14fc:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>
		if(copy_u8ControlSens==FALLING_EDGE)
    1500:	8a 81       	ldd	r24, Y+2	; 0x02
    1502:	88 23       	and	r24, r24
    1504:	79 f4       	brne	.+30     	; 0x1524 <EXTINT_voidInit+0xde>
		{

			CLR_BIT(MCUCR_REG,MCUCR_ISC10);
    1506:	a5 e5       	ldi	r26, 0x55	; 85
    1508:	b0 e0       	ldi	r27, 0x00	; 0
    150a:	e5 e5       	ldi	r30, 0x55	; 85
    150c:	f0 e0       	ldi	r31, 0x00	; 0
    150e:	80 81       	ld	r24, Z
    1510:	8b 7f       	andi	r24, 0xFB	; 251
    1512:	8c 93       	st	X, r24
			SET_BIT(MCUCR_REG,MCUCR_ISC11);
    1514:	a5 e5       	ldi	r26, 0x55	; 85
    1516:	b0 e0       	ldi	r27, 0x00	; 0
    1518:	e5 e5       	ldi	r30, 0x55	; 85
    151a:	f0 e0       	ldi	r31, 0x00	; 0
    151c:	80 81       	ld	r24, Z
    151e:	88 60       	ori	r24, 0x08	; 8
    1520:	8c 93       	st	X, r24
    1522:	11 c0       	rjmp	.+34     	; 0x1546 <EXTINT_voidInit+0x100>

		}

		else if(copy_u8ControlSens==RISING_EDGE)
    1524:	8a 81       	ldd	r24, Y+2	; 0x02
    1526:	81 30       	cpi	r24, 0x01	; 1
    1528:	71 f4       	brne	.+28     	; 0x1546 <EXTINT_voidInit+0x100>
		{
			SET_BIT(MCUCR_REG,MCUCR_ISC10);
    152a:	a5 e5       	ldi	r26, 0x55	; 85
    152c:	b0 e0       	ldi	r27, 0x00	; 0
    152e:	e5 e5       	ldi	r30, 0x55	; 85
    1530:	f0 e0       	ldi	r31, 0x00	; 0
    1532:	80 81       	ld	r24, Z
    1534:	84 60       	ori	r24, 0x04	; 4
    1536:	8c 93       	st	X, r24
			SET_BIT(MCUCR_REG,MCUCR_ISC11);
    1538:	a5 e5       	ldi	r26, 0x55	; 85
    153a:	b0 e0       	ldi	r27, 0x00	; 0
    153c:	e5 e5       	ldi	r30, 0x55	; 85
    153e:	f0 e0       	ldi	r31, 0x00	; 0
    1540:	80 81       	ld	r24, Z
    1542:	88 60       	ori	r24, 0x08	; 8
    1544:	8c 93       	st	X, r24
		}
		SET_BIT(GICR_REG,GICR_INT1);
    1546:	ab e5       	ldi	r26, 0x5B	; 91
    1548:	b0 e0       	ldi	r27, 0x00	; 0
    154a:	eb e5       	ldi	r30, 0x5B	; 91
    154c:	f0 e0       	ldi	r31, 0x00	; 0
    154e:	80 81       	ld	r24, Z
    1550:	80 68       	ori	r24, 0x80	; 128
    1552:	8c 93       	st	X, r24
    1554:	26 c0       	rjmp	.+76     	; 0x15a2 <EXTINT_voidInit+0x15c>

		break ;

	case EXT2_ID :

		DIO_voidSetPinDirection(PORTB_ID,PIN2,PIN_INPUT);
    1556:	81 e0       	ldi	r24, 0x01	; 1
    1558:	62 e0       	ldi	r22, 0x02	; 2
    155a:	40 e0       	ldi	r20, 0x00	; 0
    155c:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>
		DIO_voidSetPinValue(PORTB_ID,PIN2,PIN_HIGH);
    1560:	81 e0       	ldi	r24, 0x01	; 1
    1562:	62 e0       	ldi	r22, 0x02	; 2
    1564:	41 e0       	ldi	r20, 0x01	; 1
    1566:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>
		if(copy_u8ControlSens==FALLING_EDGE)
    156a:	8a 81       	ldd	r24, Y+2	; 0x02
    156c:	88 23       	and	r24, r24
    156e:	41 f4       	brne	.+16     	; 0x1580 <EXTINT_voidInit+0x13a>
		{
			CLR_BIT(MCUCSR_REG,MCUCSR_ISC2);
    1570:	a4 e5       	ldi	r26, 0x54	; 84
    1572:	b0 e0       	ldi	r27, 0x00	; 0
    1574:	e4 e5       	ldi	r30, 0x54	; 84
    1576:	f0 e0       	ldi	r31, 0x00	; 0
    1578:	80 81       	ld	r24, Z
    157a:	8f 7b       	andi	r24, 0xBF	; 191
    157c:	8c 93       	st	X, r24
    157e:	0a c0       	rjmp	.+20     	; 0x1594 <EXTINT_voidInit+0x14e>
		}

		else if(copy_u8ControlSens==RISING_EDGE)
    1580:	8a 81       	ldd	r24, Y+2	; 0x02
    1582:	81 30       	cpi	r24, 0x01	; 1
    1584:	39 f4       	brne	.+14     	; 0x1594 <EXTINT_voidInit+0x14e>
		{
			SET_BIT(MCUCSR_REG,MCUCSR_ISC2);
    1586:	a4 e5       	ldi	r26, 0x54	; 84
    1588:	b0 e0       	ldi	r27, 0x00	; 0
    158a:	e4 e5       	ldi	r30, 0x54	; 84
    158c:	f0 e0       	ldi	r31, 0x00	; 0
    158e:	80 81       	ld	r24, Z
    1590:	80 64       	ori	r24, 0x40	; 64
    1592:	8c 93       	st	X, r24
		}
		SET_BIT(GICR_REG,GICR_INT2);
    1594:	ab e5       	ldi	r26, 0x5B	; 91
    1596:	b0 e0       	ldi	r27, 0x00	; 0
    1598:	eb e5       	ldi	r30, 0x5B	; 91
    159a:	f0 e0       	ldi	r31, 0x00	; 0
    159c:	80 81       	ld	r24, Z
    159e:	80 62       	ori	r24, 0x20	; 32
    15a0:	8c 93       	st	X, r24

		break ;

	}
}
    15a2:	0f 90       	pop	r0
    15a4:	0f 90       	pop	r0
    15a6:	0f 90       	pop	r0
    15a8:	0f 90       	pop	r0
    15aa:	cf 91       	pop	r28
    15ac:	df 91       	pop	r29
    15ae:	08 95       	ret

000015b0 <EXTINT_voidSetCallBack>:




void EXTINT_voidSetCallBack (  void (*ptr_ext)(void) ,u8 copy_u8ExtNum )
{
    15b0:	df 93       	push	r29
    15b2:	cf 93       	push	r28
    15b4:	00 d0       	rcall	.+0      	; 0x15b6 <EXTINT_voidSetCallBack+0x6>
    15b6:	00 d0       	rcall	.+0      	; 0x15b8 <EXTINT_voidSetCallBack+0x8>
    15b8:	0f 92       	push	r0
    15ba:	cd b7       	in	r28, 0x3d	; 61
    15bc:	de b7       	in	r29, 0x3e	; 62
    15be:	9a 83       	std	Y+2, r25	; 0x02
    15c0:	89 83       	std	Y+1, r24	; 0x01
    15c2:	6b 83       	std	Y+3, r22	; 0x03

	if(ptr_ext!=NULL)
    15c4:	89 81       	ldd	r24, Y+1	; 0x01
    15c6:	9a 81       	ldd	r25, Y+2	; 0x02
    15c8:	00 97       	sbiw	r24, 0x00	; 0
    15ca:	39 f1       	breq	.+78     	; 0x161a <EXTINT_voidSetCallBack+0x6a>
	{
		switch(copy_u8ExtNum)
    15cc:	8b 81       	ldd	r24, Y+3	; 0x03
    15ce:	28 2f       	mov	r18, r24
    15d0:	30 e0       	ldi	r19, 0x00	; 0
    15d2:	3d 83       	std	Y+5, r19	; 0x05
    15d4:	2c 83       	std	Y+4, r18	; 0x04
    15d6:	8c 81       	ldd	r24, Y+4	; 0x04
    15d8:	9d 81       	ldd	r25, Y+5	; 0x05
    15da:	81 30       	cpi	r24, 0x01	; 1
    15dc:	91 05       	cpc	r25, r1
    15de:	81 f0       	breq	.+32     	; 0x1600 <EXTINT_voidSetCallBack+0x50>
    15e0:	2c 81       	ldd	r18, Y+4	; 0x04
    15e2:	3d 81       	ldd	r19, Y+5	; 0x05
    15e4:	22 30       	cpi	r18, 0x02	; 2
    15e6:	31 05       	cpc	r19, r1
    15e8:	91 f0       	breq	.+36     	; 0x160e <EXTINT_voidSetCallBack+0x5e>
    15ea:	8c 81       	ldd	r24, Y+4	; 0x04
    15ec:	9d 81       	ldd	r25, Y+5	; 0x05
    15ee:	00 97       	sbiw	r24, 0x00	; 0
    15f0:	a1 f4       	brne	.+40     	; 0x161a <EXTINT_voidSetCallBack+0x6a>
		{
		case EXT0_ID:
			ptr_ArrCallBack[ 0 ]= ptr_ext;
    15f2:	89 81       	ldd	r24, Y+1	; 0x01
    15f4:	9a 81       	ldd	r25, Y+2	; 0x02
    15f6:	90 93 93 00 	sts	0x0093, r25
    15fa:	80 93 92 00 	sts	0x0092, r24
    15fe:	0d c0       	rjmp	.+26     	; 0x161a <EXTINT_voidSetCallBack+0x6a>
			break;
		case EXT1_ID:
			ptr_ArrCallBack[ 1 ]= ptr_ext;
    1600:	89 81       	ldd	r24, Y+1	; 0x01
    1602:	9a 81       	ldd	r25, Y+2	; 0x02
    1604:	90 93 95 00 	sts	0x0095, r25
    1608:	80 93 94 00 	sts	0x0094, r24
    160c:	06 c0       	rjmp	.+12     	; 0x161a <EXTINT_voidSetCallBack+0x6a>
			break;
		case EXT2_ID:
			ptr_ArrCallBack[ 2 ]= ptr_ext;
    160e:	89 81       	ldd	r24, Y+1	; 0x01
    1610:	9a 81       	ldd	r25, Y+2	; 0x02
    1612:	90 93 97 00 	sts	0x0097, r25
    1616:	80 93 96 00 	sts	0x0096, r24
		}



	}
}
    161a:	0f 90       	pop	r0
    161c:	0f 90       	pop	r0
    161e:	0f 90       	pop	r0
    1620:	0f 90       	pop	r0
    1622:	0f 90       	pop	r0
    1624:	cf 91       	pop	r28
    1626:	df 91       	pop	r29
    1628:	08 95       	ret

0000162a <__vector_1>:



void __vector_1 () __attribute__ ((signal));
void __vector_1 ()
{
    162a:	1f 92       	push	r1
    162c:	0f 92       	push	r0
    162e:	0f b6       	in	r0, 0x3f	; 63
    1630:	0f 92       	push	r0
    1632:	11 24       	eor	r1, r1
    1634:	2f 93       	push	r18
    1636:	3f 93       	push	r19
    1638:	4f 93       	push	r20
    163a:	5f 93       	push	r21
    163c:	6f 93       	push	r22
    163e:	7f 93       	push	r23
    1640:	8f 93       	push	r24
    1642:	9f 93       	push	r25
    1644:	af 93       	push	r26
    1646:	bf 93       	push	r27
    1648:	ef 93       	push	r30
    164a:	ff 93       	push	r31
    164c:	df 93       	push	r29
    164e:	cf 93       	push	r28
    1650:	cd b7       	in	r28, 0x3d	; 61
    1652:	de b7       	in	r29, 0x3e	; 62

	if(ptr_ArrCallBack[0] !=NULL)
    1654:	80 91 92 00 	lds	r24, 0x0092
    1658:	90 91 93 00 	lds	r25, 0x0093
    165c:	00 97       	sbiw	r24, 0x00	; 0
    165e:	29 f0       	breq	.+10     	; 0x166a <__vector_1+0x40>
	{
		ptr_ArrCallBack[0]();
    1660:	e0 91 92 00 	lds	r30, 0x0092
    1664:	f0 91 93 00 	lds	r31, 0x0093
    1668:	09 95       	icall
	}



}
    166a:	cf 91       	pop	r28
    166c:	df 91       	pop	r29
    166e:	ff 91       	pop	r31
    1670:	ef 91       	pop	r30
    1672:	bf 91       	pop	r27
    1674:	af 91       	pop	r26
    1676:	9f 91       	pop	r25
    1678:	8f 91       	pop	r24
    167a:	7f 91       	pop	r23
    167c:	6f 91       	pop	r22
    167e:	5f 91       	pop	r21
    1680:	4f 91       	pop	r20
    1682:	3f 91       	pop	r19
    1684:	2f 91       	pop	r18
    1686:	0f 90       	pop	r0
    1688:	0f be       	out	0x3f, r0	; 63
    168a:	0f 90       	pop	r0
    168c:	1f 90       	pop	r1
    168e:	18 95       	reti

00001690 <__vector_2>:

void __vector_2 () __attribute__ ((signal));
void __vector_2 ()
{
    1690:	1f 92       	push	r1
    1692:	0f 92       	push	r0
    1694:	0f b6       	in	r0, 0x3f	; 63
    1696:	0f 92       	push	r0
    1698:	11 24       	eor	r1, r1
    169a:	2f 93       	push	r18
    169c:	3f 93       	push	r19
    169e:	4f 93       	push	r20
    16a0:	5f 93       	push	r21
    16a2:	6f 93       	push	r22
    16a4:	7f 93       	push	r23
    16a6:	8f 93       	push	r24
    16a8:	9f 93       	push	r25
    16aa:	af 93       	push	r26
    16ac:	bf 93       	push	r27
    16ae:	ef 93       	push	r30
    16b0:	ff 93       	push	r31
    16b2:	df 93       	push	r29
    16b4:	cf 93       	push	r28
    16b6:	cd b7       	in	r28, 0x3d	; 61
    16b8:	de b7       	in	r29, 0x3e	; 62
	if(ptr_ArrCallBack[1] !=NULL)
    16ba:	80 91 94 00 	lds	r24, 0x0094
    16be:	90 91 95 00 	lds	r25, 0x0095
    16c2:	00 97       	sbiw	r24, 0x00	; 0
    16c4:	29 f0       	breq	.+10     	; 0x16d0 <__vector_2+0x40>
		{
		ptr_ArrCallBack[1]();
    16c6:	e0 91 94 00 	lds	r30, 0x0094
    16ca:	f0 91 95 00 	lds	r31, 0x0095
    16ce:	09 95       	icall
		}


}
    16d0:	cf 91       	pop	r28
    16d2:	df 91       	pop	r29
    16d4:	ff 91       	pop	r31
    16d6:	ef 91       	pop	r30
    16d8:	bf 91       	pop	r27
    16da:	af 91       	pop	r26
    16dc:	9f 91       	pop	r25
    16de:	8f 91       	pop	r24
    16e0:	7f 91       	pop	r23
    16e2:	6f 91       	pop	r22
    16e4:	5f 91       	pop	r21
    16e6:	4f 91       	pop	r20
    16e8:	3f 91       	pop	r19
    16ea:	2f 91       	pop	r18
    16ec:	0f 90       	pop	r0
    16ee:	0f be       	out	0x3f, r0	; 63
    16f0:	0f 90       	pop	r0
    16f2:	1f 90       	pop	r1
    16f4:	18 95       	reti

000016f6 <__vector_3>:

void __vector_3 () __attribute__ ((signal));
void __vector_3 ()
{
    16f6:	1f 92       	push	r1
    16f8:	0f 92       	push	r0
    16fa:	0f b6       	in	r0, 0x3f	; 63
    16fc:	0f 92       	push	r0
    16fe:	11 24       	eor	r1, r1
    1700:	2f 93       	push	r18
    1702:	3f 93       	push	r19
    1704:	4f 93       	push	r20
    1706:	5f 93       	push	r21
    1708:	6f 93       	push	r22
    170a:	7f 93       	push	r23
    170c:	8f 93       	push	r24
    170e:	9f 93       	push	r25
    1710:	af 93       	push	r26
    1712:	bf 93       	push	r27
    1714:	ef 93       	push	r30
    1716:	ff 93       	push	r31
    1718:	df 93       	push	r29
    171a:	cf 93       	push	r28
    171c:	cd b7       	in	r28, 0x3d	; 61
    171e:	de b7       	in	r29, 0x3e	; 62
	if(ptr_ArrCallBack[2] !=NULL)
    1720:	80 91 96 00 	lds	r24, 0x0096
    1724:	90 91 97 00 	lds	r25, 0x0097
    1728:	00 97       	sbiw	r24, 0x00	; 0
    172a:	29 f0       	breq	.+10     	; 0x1736 <__vector_3+0x40>
		{
		ptr_ArrCallBack[2]();
    172c:	e0 91 96 00 	lds	r30, 0x0096
    1730:	f0 91 97 00 	lds	r31, 0x0097
    1734:	09 95       	icall
		}


}
    1736:	cf 91       	pop	r28
    1738:	df 91       	pop	r29
    173a:	ff 91       	pop	r31
    173c:	ef 91       	pop	r30
    173e:	bf 91       	pop	r27
    1740:	af 91       	pop	r26
    1742:	9f 91       	pop	r25
    1744:	8f 91       	pop	r24
    1746:	7f 91       	pop	r23
    1748:	6f 91       	pop	r22
    174a:	5f 91       	pop	r21
    174c:	4f 91       	pop	r20
    174e:	3f 91       	pop	r19
    1750:	2f 91       	pop	r18
    1752:	0f 90       	pop	r0
    1754:	0f be       	out	0x3f, r0	; 63
    1756:	0f 90       	pop	r0
    1758:	1f 90       	pop	r1
    175a:	18 95       	reti

0000175c <DIO_voidSetPortDirection>:
#include"DIO_Private.h"

/*****************************************************************************/

void DIO_voidSetPortDirection(u8 Copy_u8portID,u8 Copy_u8PortDir )
{
    175c:	df 93       	push	r29
    175e:	cf 93       	push	r28
    1760:	00 d0       	rcall	.+0      	; 0x1762 <DIO_voidSetPortDirection+0x6>
    1762:	00 d0       	rcall	.+0      	; 0x1764 <DIO_voidSetPortDirection+0x8>
    1764:	cd b7       	in	r28, 0x3d	; 61
    1766:	de b7       	in	r29, 0x3e	; 62
    1768:	89 83       	std	Y+1, r24	; 0x01
    176a:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8portID)
    176c:	89 81       	ldd	r24, Y+1	; 0x01
    176e:	28 2f       	mov	r18, r24
    1770:	30 e0       	ldi	r19, 0x00	; 0
    1772:	3c 83       	std	Y+4, r19	; 0x04
    1774:	2b 83       	std	Y+3, r18	; 0x03
    1776:	8b 81       	ldd	r24, Y+3	; 0x03
    1778:	9c 81       	ldd	r25, Y+4	; 0x04
    177a:	81 30       	cpi	r24, 0x01	; 1
    177c:	91 05       	cpc	r25, r1
    177e:	d1 f0       	breq	.+52     	; 0x17b4 <DIO_voidSetPortDirection+0x58>
    1780:	2b 81       	ldd	r18, Y+3	; 0x03
    1782:	3c 81       	ldd	r19, Y+4	; 0x04
    1784:	22 30       	cpi	r18, 0x02	; 2
    1786:	31 05       	cpc	r19, r1
    1788:	2c f4       	brge	.+10     	; 0x1794 <DIO_voidSetPortDirection+0x38>
    178a:	8b 81       	ldd	r24, Y+3	; 0x03
    178c:	9c 81       	ldd	r25, Y+4	; 0x04
    178e:	00 97       	sbiw	r24, 0x00	; 0
    1790:	61 f0       	breq	.+24     	; 0x17aa <DIO_voidSetPortDirection+0x4e>
    1792:	1e c0       	rjmp	.+60     	; 0x17d0 <DIO_voidSetPortDirection+0x74>
    1794:	2b 81       	ldd	r18, Y+3	; 0x03
    1796:	3c 81       	ldd	r19, Y+4	; 0x04
    1798:	22 30       	cpi	r18, 0x02	; 2
    179a:	31 05       	cpc	r19, r1
    179c:	81 f0       	breq	.+32     	; 0x17be <DIO_voidSetPortDirection+0x62>
    179e:	8b 81       	ldd	r24, Y+3	; 0x03
    17a0:	9c 81       	ldd	r25, Y+4	; 0x04
    17a2:	83 30       	cpi	r24, 0x03	; 3
    17a4:	91 05       	cpc	r25, r1
    17a6:	81 f0       	breq	.+32     	; 0x17c8 <DIO_voidSetPortDirection+0x6c>
    17a8:	13 c0       	rjmp	.+38     	; 0x17d0 <DIO_voidSetPortDirection+0x74>
	{
	case PORTA_ID :   DDRA_REG= Copy_u8PortDir ; break ;
    17aa:	ea e3       	ldi	r30, 0x3A	; 58
    17ac:	f0 e0       	ldi	r31, 0x00	; 0
    17ae:	8a 81       	ldd	r24, Y+2	; 0x02
    17b0:	80 83       	st	Z, r24
    17b2:	0e c0       	rjmp	.+28     	; 0x17d0 <DIO_voidSetPortDirection+0x74>
	case PORTB_ID :   DDRB_REG= Copy_u8PortDir ; break ;
    17b4:	e7 e3       	ldi	r30, 0x37	; 55
    17b6:	f0 e0       	ldi	r31, 0x00	; 0
    17b8:	8a 81       	ldd	r24, Y+2	; 0x02
    17ba:	80 83       	st	Z, r24
    17bc:	09 c0       	rjmp	.+18     	; 0x17d0 <DIO_voidSetPortDirection+0x74>
	case PORTC_ID :   DDRC_REG= Copy_u8PortDir ; break ;
    17be:	e4 e3       	ldi	r30, 0x34	; 52
    17c0:	f0 e0       	ldi	r31, 0x00	; 0
    17c2:	8a 81       	ldd	r24, Y+2	; 0x02
    17c4:	80 83       	st	Z, r24
    17c6:	04 c0       	rjmp	.+8      	; 0x17d0 <DIO_voidSetPortDirection+0x74>
	case PORTD_ID :   DDRD_REG= Copy_u8PortDir ; break ;
    17c8:	e1 e3       	ldi	r30, 0x31	; 49
    17ca:	f0 e0       	ldi	r31, 0x00	; 0
    17cc:	8a 81       	ldd	r24, Y+2	; 0x02
    17ce:	80 83       	st	Z, r24

	}
}
    17d0:	0f 90       	pop	r0
    17d2:	0f 90       	pop	r0
    17d4:	0f 90       	pop	r0
    17d6:	0f 90       	pop	r0
    17d8:	cf 91       	pop	r28
    17da:	df 91       	pop	r29
    17dc:	08 95       	ret

000017de <DIO_voidSetPortValue>:
/*****************************************************************************/

void DIO_voidSetPortValue(u8 Copy_u8PortID,u8 Copy_u8PortVal )

{
    17de:	df 93       	push	r29
    17e0:	cf 93       	push	r28
    17e2:	00 d0       	rcall	.+0      	; 0x17e4 <DIO_voidSetPortValue+0x6>
    17e4:	00 d0       	rcall	.+0      	; 0x17e6 <DIO_voidSetPortValue+0x8>
    17e6:	cd b7       	in	r28, 0x3d	; 61
    17e8:	de b7       	in	r29, 0x3e	; 62
    17ea:	89 83       	std	Y+1, r24	; 0x01
    17ec:	6a 83       	std	Y+2, r22	; 0x02

	switch(Copy_u8PortID)
    17ee:	89 81       	ldd	r24, Y+1	; 0x01
    17f0:	28 2f       	mov	r18, r24
    17f2:	30 e0       	ldi	r19, 0x00	; 0
    17f4:	3c 83       	std	Y+4, r19	; 0x04
    17f6:	2b 83       	std	Y+3, r18	; 0x03
    17f8:	8b 81       	ldd	r24, Y+3	; 0x03
    17fa:	9c 81       	ldd	r25, Y+4	; 0x04
    17fc:	81 30       	cpi	r24, 0x01	; 1
    17fe:	91 05       	cpc	r25, r1
    1800:	d1 f0       	breq	.+52     	; 0x1836 <DIO_voidSetPortValue+0x58>
    1802:	2b 81       	ldd	r18, Y+3	; 0x03
    1804:	3c 81       	ldd	r19, Y+4	; 0x04
    1806:	22 30       	cpi	r18, 0x02	; 2
    1808:	31 05       	cpc	r19, r1
    180a:	2c f4       	brge	.+10     	; 0x1816 <DIO_voidSetPortValue+0x38>
    180c:	8b 81       	ldd	r24, Y+3	; 0x03
    180e:	9c 81       	ldd	r25, Y+4	; 0x04
    1810:	00 97       	sbiw	r24, 0x00	; 0
    1812:	61 f0       	breq	.+24     	; 0x182c <DIO_voidSetPortValue+0x4e>
    1814:	1e c0       	rjmp	.+60     	; 0x1852 <DIO_voidSetPortValue+0x74>
    1816:	2b 81       	ldd	r18, Y+3	; 0x03
    1818:	3c 81       	ldd	r19, Y+4	; 0x04
    181a:	22 30       	cpi	r18, 0x02	; 2
    181c:	31 05       	cpc	r19, r1
    181e:	81 f0       	breq	.+32     	; 0x1840 <DIO_voidSetPortValue+0x62>
    1820:	8b 81       	ldd	r24, Y+3	; 0x03
    1822:	9c 81       	ldd	r25, Y+4	; 0x04
    1824:	83 30       	cpi	r24, 0x03	; 3
    1826:	91 05       	cpc	r25, r1
    1828:	81 f0       	breq	.+32     	; 0x184a <DIO_voidSetPortValue+0x6c>
    182a:	13 c0       	rjmp	.+38     	; 0x1852 <DIO_voidSetPortValue+0x74>
	{

	case PORTA_ID :   PORTA_REG= Copy_u8PortVal ; break ;
    182c:	eb e3       	ldi	r30, 0x3B	; 59
    182e:	f0 e0       	ldi	r31, 0x00	; 0
    1830:	8a 81       	ldd	r24, Y+2	; 0x02
    1832:	80 83       	st	Z, r24
    1834:	0e c0       	rjmp	.+28     	; 0x1852 <DIO_voidSetPortValue+0x74>
	case PORTB_ID :   PORTB_REG= Copy_u8PortVal ; break ;
    1836:	e8 e3       	ldi	r30, 0x38	; 56
    1838:	f0 e0       	ldi	r31, 0x00	; 0
    183a:	8a 81       	ldd	r24, Y+2	; 0x02
    183c:	80 83       	st	Z, r24
    183e:	09 c0       	rjmp	.+18     	; 0x1852 <DIO_voidSetPortValue+0x74>
	case PORTC_ID :   PORTC_REG= Copy_u8PortVal ; break ;
    1840:	e5 e3       	ldi	r30, 0x35	; 53
    1842:	f0 e0       	ldi	r31, 0x00	; 0
    1844:	8a 81       	ldd	r24, Y+2	; 0x02
    1846:	80 83       	st	Z, r24
    1848:	04 c0       	rjmp	.+8      	; 0x1852 <DIO_voidSetPortValue+0x74>
	case PORTD_ID :   PORTD_REG= Copy_u8PortVal ; break ;
    184a:	e2 e3       	ldi	r30, 0x32	; 50
    184c:	f0 e0       	ldi	r31, 0x00	; 0
    184e:	8a 81       	ldd	r24, Y+2	; 0x02
    1850:	80 83       	st	Z, r24

	}
}
    1852:	0f 90       	pop	r0
    1854:	0f 90       	pop	r0
    1856:	0f 90       	pop	r0
    1858:	0f 90       	pop	r0
    185a:	cf 91       	pop	r28
    185c:	df 91       	pop	r29
    185e:	08 95       	ret

00001860 <DIO_voidSetPinDirection>:

/*****************************************************************************/


void	DIO_voidSetPinDirection(u8 Copy_u8PortID,u8 Copy_u8PinID,u8 Copy_u8PinDir)
{
    1860:	df 93       	push	r29
    1862:	cf 93       	push	r28
    1864:	cd b7       	in	r28, 0x3d	; 61
    1866:	de b7       	in	r29, 0x3e	; 62
    1868:	27 97       	sbiw	r28, 0x07	; 7
    186a:	0f b6       	in	r0, 0x3f	; 63
    186c:	f8 94       	cli
    186e:	de bf       	out	0x3e, r29	; 62
    1870:	0f be       	out	0x3f, r0	; 63
    1872:	cd bf       	out	0x3d, r28	; 61
    1874:	89 83       	std	Y+1, r24	; 0x01
    1876:	6a 83       	std	Y+2, r22	; 0x02
    1878:	4b 83       	std	Y+3, r20	; 0x03
	if(Copy_u8PinID>=PIN0 &&Copy_u8PinID<=PIN7)
    187a:	8a 81       	ldd	r24, Y+2	; 0x02
    187c:	88 30       	cpi	r24, 0x08	; 8
    187e:	08 f0       	brcs	.+2      	; 0x1882 <DIO_voidSetPinDirection+0x22>
    1880:	ea c0       	rjmp	.+468    	; 0x1a56 <DIO_voidSetPinDirection+0x1f6>
	{
		if(Copy_u8PinDir==PIN_OUTPUT)//Output
    1882:	8b 81       	ldd	r24, Y+3	; 0x03
    1884:	81 30       	cpi	r24, 0x01	; 1
    1886:	09 f0       	breq	.+2      	; 0x188a <DIO_voidSetPinDirection+0x2a>
    1888:	6f c0       	rjmp	.+222    	; 0x1968 <DIO_voidSetPinDirection+0x108>
		{
			switch(Copy_u8PortID)
    188a:	89 81       	ldd	r24, Y+1	; 0x01
    188c:	28 2f       	mov	r18, r24
    188e:	30 e0       	ldi	r19, 0x00	; 0
    1890:	3f 83       	std	Y+7, r19	; 0x07
    1892:	2e 83       	std	Y+6, r18	; 0x06
    1894:	8e 81       	ldd	r24, Y+6	; 0x06
    1896:	9f 81       	ldd	r25, Y+7	; 0x07
    1898:	81 30       	cpi	r24, 0x01	; 1
    189a:	91 05       	cpc	r25, r1
    189c:	49 f1       	breq	.+82     	; 0x18f0 <DIO_voidSetPinDirection+0x90>
    189e:	2e 81       	ldd	r18, Y+6	; 0x06
    18a0:	3f 81       	ldd	r19, Y+7	; 0x07
    18a2:	22 30       	cpi	r18, 0x02	; 2
    18a4:	31 05       	cpc	r19, r1
    18a6:	2c f4       	brge	.+10     	; 0x18b2 <DIO_voidSetPinDirection+0x52>
    18a8:	8e 81       	ldd	r24, Y+6	; 0x06
    18aa:	9f 81       	ldd	r25, Y+7	; 0x07
    18ac:	00 97       	sbiw	r24, 0x00	; 0
    18ae:	61 f0       	breq	.+24     	; 0x18c8 <DIO_voidSetPinDirection+0x68>
    18b0:	d2 c0       	rjmp	.+420    	; 0x1a56 <DIO_voidSetPinDirection+0x1f6>
    18b2:	2e 81       	ldd	r18, Y+6	; 0x06
    18b4:	3f 81       	ldd	r19, Y+7	; 0x07
    18b6:	22 30       	cpi	r18, 0x02	; 2
    18b8:	31 05       	cpc	r19, r1
    18ba:	71 f1       	breq	.+92     	; 0x1918 <DIO_voidSetPinDirection+0xb8>
    18bc:	8e 81       	ldd	r24, Y+6	; 0x06
    18be:	9f 81       	ldd	r25, Y+7	; 0x07
    18c0:	83 30       	cpi	r24, 0x03	; 3
    18c2:	91 05       	cpc	r25, r1
    18c4:	e9 f1       	breq	.+122    	; 0x1940 <DIO_voidSetPinDirection+0xe0>
    18c6:	c7 c0       	rjmp	.+398    	; 0x1a56 <DIO_voidSetPinDirection+0x1f6>
			{
			case PORTA_ID:    SET_BIT(DDRA_REG,Copy_u8PinID); break;
    18c8:	aa e3       	ldi	r26, 0x3A	; 58
    18ca:	b0 e0       	ldi	r27, 0x00	; 0
    18cc:	ea e3       	ldi	r30, 0x3A	; 58
    18ce:	f0 e0       	ldi	r31, 0x00	; 0
    18d0:	80 81       	ld	r24, Z
    18d2:	48 2f       	mov	r20, r24
    18d4:	8a 81       	ldd	r24, Y+2	; 0x02
    18d6:	28 2f       	mov	r18, r24
    18d8:	30 e0       	ldi	r19, 0x00	; 0
    18da:	81 e0       	ldi	r24, 0x01	; 1
    18dc:	90 e0       	ldi	r25, 0x00	; 0
    18de:	02 2e       	mov	r0, r18
    18e0:	02 c0       	rjmp	.+4      	; 0x18e6 <DIO_voidSetPinDirection+0x86>
    18e2:	88 0f       	add	r24, r24
    18e4:	99 1f       	adc	r25, r25
    18e6:	0a 94       	dec	r0
    18e8:	e2 f7       	brpl	.-8      	; 0x18e2 <DIO_voidSetPinDirection+0x82>
    18ea:	84 2b       	or	r24, r20
    18ec:	8c 93       	st	X, r24
    18ee:	b3 c0       	rjmp	.+358    	; 0x1a56 <DIO_voidSetPinDirection+0x1f6>
			case PORTB_ID:    SET_BIT(DDRB_REG,Copy_u8PinID); break;
    18f0:	a7 e3       	ldi	r26, 0x37	; 55
    18f2:	b0 e0       	ldi	r27, 0x00	; 0
    18f4:	e7 e3       	ldi	r30, 0x37	; 55
    18f6:	f0 e0       	ldi	r31, 0x00	; 0
    18f8:	80 81       	ld	r24, Z
    18fa:	48 2f       	mov	r20, r24
    18fc:	8a 81       	ldd	r24, Y+2	; 0x02
    18fe:	28 2f       	mov	r18, r24
    1900:	30 e0       	ldi	r19, 0x00	; 0
    1902:	81 e0       	ldi	r24, 0x01	; 1
    1904:	90 e0       	ldi	r25, 0x00	; 0
    1906:	02 2e       	mov	r0, r18
    1908:	02 c0       	rjmp	.+4      	; 0x190e <DIO_voidSetPinDirection+0xae>
    190a:	88 0f       	add	r24, r24
    190c:	99 1f       	adc	r25, r25
    190e:	0a 94       	dec	r0
    1910:	e2 f7       	brpl	.-8      	; 0x190a <DIO_voidSetPinDirection+0xaa>
    1912:	84 2b       	or	r24, r20
    1914:	8c 93       	st	X, r24
    1916:	9f c0       	rjmp	.+318    	; 0x1a56 <DIO_voidSetPinDirection+0x1f6>
			case PORTC_ID:    SET_BIT(DDRC_REG,Copy_u8PinID); break;
    1918:	a4 e3       	ldi	r26, 0x34	; 52
    191a:	b0 e0       	ldi	r27, 0x00	; 0
    191c:	e4 e3       	ldi	r30, 0x34	; 52
    191e:	f0 e0       	ldi	r31, 0x00	; 0
    1920:	80 81       	ld	r24, Z
    1922:	48 2f       	mov	r20, r24
    1924:	8a 81       	ldd	r24, Y+2	; 0x02
    1926:	28 2f       	mov	r18, r24
    1928:	30 e0       	ldi	r19, 0x00	; 0
    192a:	81 e0       	ldi	r24, 0x01	; 1
    192c:	90 e0       	ldi	r25, 0x00	; 0
    192e:	02 2e       	mov	r0, r18
    1930:	02 c0       	rjmp	.+4      	; 0x1936 <DIO_voidSetPinDirection+0xd6>
    1932:	88 0f       	add	r24, r24
    1934:	99 1f       	adc	r25, r25
    1936:	0a 94       	dec	r0
    1938:	e2 f7       	brpl	.-8      	; 0x1932 <DIO_voidSetPinDirection+0xd2>
    193a:	84 2b       	or	r24, r20
    193c:	8c 93       	st	X, r24
    193e:	8b c0       	rjmp	.+278    	; 0x1a56 <DIO_voidSetPinDirection+0x1f6>
			case PORTD_ID:    SET_BIT(DDRD_REG,Copy_u8PinID); break;
    1940:	a1 e3       	ldi	r26, 0x31	; 49
    1942:	b0 e0       	ldi	r27, 0x00	; 0
    1944:	e1 e3       	ldi	r30, 0x31	; 49
    1946:	f0 e0       	ldi	r31, 0x00	; 0
    1948:	80 81       	ld	r24, Z
    194a:	48 2f       	mov	r20, r24
    194c:	8a 81       	ldd	r24, Y+2	; 0x02
    194e:	28 2f       	mov	r18, r24
    1950:	30 e0       	ldi	r19, 0x00	; 0
    1952:	81 e0       	ldi	r24, 0x01	; 1
    1954:	90 e0       	ldi	r25, 0x00	; 0
    1956:	02 2e       	mov	r0, r18
    1958:	02 c0       	rjmp	.+4      	; 0x195e <DIO_voidSetPinDirection+0xfe>
    195a:	88 0f       	add	r24, r24
    195c:	99 1f       	adc	r25, r25
    195e:	0a 94       	dec	r0
    1960:	e2 f7       	brpl	.-8      	; 0x195a <DIO_voidSetPinDirection+0xfa>
    1962:	84 2b       	or	r24, r20
    1964:	8c 93       	st	X, r24
    1966:	77 c0       	rjmp	.+238    	; 0x1a56 <DIO_voidSetPinDirection+0x1f6>

			default:   break;

			}
		}
		else if(Copy_u8PinDir==PIN_INPUT)//Input
    1968:	8b 81       	ldd	r24, Y+3	; 0x03
    196a:	88 23       	and	r24, r24
    196c:	09 f0       	breq	.+2      	; 0x1970 <DIO_voidSetPinDirection+0x110>
    196e:	73 c0       	rjmp	.+230    	; 0x1a56 <DIO_voidSetPinDirection+0x1f6>
		{
			switch(Copy_u8PortID)
    1970:	89 81       	ldd	r24, Y+1	; 0x01
    1972:	28 2f       	mov	r18, r24
    1974:	30 e0       	ldi	r19, 0x00	; 0
    1976:	3d 83       	std	Y+5, r19	; 0x05
    1978:	2c 83       	std	Y+4, r18	; 0x04
    197a:	8c 81       	ldd	r24, Y+4	; 0x04
    197c:	9d 81       	ldd	r25, Y+5	; 0x05
    197e:	81 30       	cpi	r24, 0x01	; 1
    1980:	91 05       	cpc	r25, r1
    1982:	59 f1       	breq	.+86     	; 0x19da <DIO_voidSetPinDirection+0x17a>
    1984:	2c 81       	ldd	r18, Y+4	; 0x04
    1986:	3d 81       	ldd	r19, Y+5	; 0x05
    1988:	22 30       	cpi	r18, 0x02	; 2
    198a:	31 05       	cpc	r19, r1
    198c:	2c f4       	brge	.+10     	; 0x1998 <DIO_voidSetPinDirection+0x138>
    198e:	8c 81       	ldd	r24, Y+4	; 0x04
    1990:	9d 81       	ldd	r25, Y+5	; 0x05
    1992:	00 97       	sbiw	r24, 0x00	; 0
    1994:	69 f0       	breq	.+26     	; 0x19b0 <DIO_voidSetPinDirection+0x150>
    1996:	5f c0       	rjmp	.+190    	; 0x1a56 <DIO_voidSetPinDirection+0x1f6>
    1998:	2c 81       	ldd	r18, Y+4	; 0x04
    199a:	3d 81       	ldd	r19, Y+5	; 0x05
    199c:	22 30       	cpi	r18, 0x02	; 2
    199e:	31 05       	cpc	r19, r1
    19a0:	89 f1       	breq	.+98     	; 0x1a04 <DIO_voidSetPinDirection+0x1a4>
    19a2:	8c 81       	ldd	r24, Y+4	; 0x04
    19a4:	9d 81       	ldd	r25, Y+5	; 0x05
    19a6:	83 30       	cpi	r24, 0x03	; 3
    19a8:	91 05       	cpc	r25, r1
    19aa:	09 f4       	brne	.+2      	; 0x19ae <DIO_voidSetPinDirection+0x14e>
    19ac:	40 c0       	rjmp	.+128    	; 0x1a2e <DIO_voidSetPinDirection+0x1ce>
    19ae:	53 c0       	rjmp	.+166    	; 0x1a56 <DIO_voidSetPinDirection+0x1f6>
			{
			case PORTA_ID:   CLR_BIT(DDRA_REG,Copy_u8PinID); break;
    19b0:	aa e3       	ldi	r26, 0x3A	; 58
    19b2:	b0 e0       	ldi	r27, 0x00	; 0
    19b4:	ea e3       	ldi	r30, 0x3A	; 58
    19b6:	f0 e0       	ldi	r31, 0x00	; 0
    19b8:	80 81       	ld	r24, Z
    19ba:	48 2f       	mov	r20, r24
    19bc:	8a 81       	ldd	r24, Y+2	; 0x02
    19be:	28 2f       	mov	r18, r24
    19c0:	30 e0       	ldi	r19, 0x00	; 0
    19c2:	81 e0       	ldi	r24, 0x01	; 1
    19c4:	90 e0       	ldi	r25, 0x00	; 0
    19c6:	02 2e       	mov	r0, r18
    19c8:	02 c0       	rjmp	.+4      	; 0x19ce <DIO_voidSetPinDirection+0x16e>
    19ca:	88 0f       	add	r24, r24
    19cc:	99 1f       	adc	r25, r25
    19ce:	0a 94       	dec	r0
    19d0:	e2 f7       	brpl	.-8      	; 0x19ca <DIO_voidSetPinDirection+0x16a>
    19d2:	80 95       	com	r24
    19d4:	84 23       	and	r24, r20
    19d6:	8c 93       	st	X, r24
    19d8:	3e c0       	rjmp	.+124    	; 0x1a56 <DIO_voidSetPinDirection+0x1f6>
			case PORTB_ID:   CLR_BIT(DDRB_REG,Copy_u8PinID); break;
    19da:	a7 e3       	ldi	r26, 0x37	; 55
    19dc:	b0 e0       	ldi	r27, 0x00	; 0
    19de:	e7 e3       	ldi	r30, 0x37	; 55
    19e0:	f0 e0       	ldi	r31, 0x00	; 0
    19e2:	80 81       	ld	r24, Z
    19e4:	48 2f       	mov	r20, r24
    19e6:	8a 81       	ldd	r24, Y+2	; 0x02
    19e8:	28 2f       	mov	r18, r24
    19ea:	30 e0       	ldi	r19, 0x00	; 0
    19ec:	81 e0       	ldi	r24, 0x01	; 1
    19ee:	90 e0       	ldi	r25, 0x00	; 0
    19f0:	02 2e       	mov	r0, r18
    19f2:	02 c0       	rjmp	.+4      	; 0x19f8 <DIO_voidSetPinDirection+0x198>
    19f4:	88 0f       	add	r24, r24
    19f6:	99 1f       	adc	r25, r25
    19f8:	0a 94       	dec	r0
    19fa:	e2 f7       	brpl	.-8      	; 0x19f4 <DIO_voidSetPinDirection+0x194>
    19fc:	80 95       	com	r24
    19fe:	84 23       	and	r24, r20
    1a00:	8c 93       	st	X, r24
    1a02:	29 c0       	rjmp	.+82     	; 0x1a56 <DIO_voidSetPinDirection+0x1f6>
			case PORTC_ID:   CLR_BIT(DDRC_REG,Copy_u8PinID); break;
    1a04:	a4 e3       	ldi	r26, 0x34	; 52
    1a06:	b0 e0       	ldi	r27, 0x00	; 0
    1a08:	e4 e3       	ldi	r30, 0x34	; 52
    1a0a:	f0 e0       	ldi	r31, 0x00	; 0
    1a0c:	80 81       	ld	r24, Z
    1a0e:	48 2f       	mov	r20, r24
    1a10:	8a 81       	ldd	r24, Y+2	; 0x02
    1a12:	28 2f       	mov	r18, r24
    1a14:	30 e0       	ldi	r19, 0x00	; 0
    1a16:	81 e0       	ldi	r24, 0x01	; 1
    1a18:	90 e0       	ldi	r25, 0x00	; 0
    1a1a:	02 2e       	mov	r0, r18
    1a1c:	02 c0       	rjmp	.+4      	; 0x1a22 <DIO_voidSetPinDirection+0x1c2>
    1a1e:	88 0f       	add	r24, r24
    1a20:	99 1f       	adc	r25, r25
    1a22:	0a 94       	dec	r0
    1a24:	e2 f7       	brpl	.-8      	; 0x1a1e <DIO_voidSetPinDirection+0x1be>
    1a26:	80 95       	com	r24
    1a28:	84 23       	and	r24, r20
    1a2a:	8c 93       	st	X, r24
    1a2c:	14 c0       	rjmp	.+40     	; 0x1a56 <DIO_voidSetPinDirection+0x1f6>
			case PORTD_ID:   CLR_BIT(DDRD_REG,Copy_u8PinID); break;
    1a2e:	a1 e3       	ldi	r26, 0x31	; 49
    1a30:	b0 e0       	ldi	r27, 0x00	; 0
    1a32:	e1 e3       	ldi	r30, 0x31	; 49
    1a34:	f0 e0       	ldi	r31, 0x00	; 0
    1a36:	80 81       	ld	r24, Z
    1a38:	48 2f       	mov	r20, r24
    1a3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a3c:	28 2f       	mov	r18, r24
    1a3e:	30 e0       	ldi	r19, 0x00	; 0
    1a40:	81 e0       	ldi	r24, 0x01	; 1
    1a42:	90 e0       	ldi	r25, 0x00	; 0
    1a44:	02 2e       	mov	r0, r18
    1a46:	02 c0       	rjmp	.+4      	; 0x1a4c <DIO_voidSetPinDirection+0x1ec>
    1a48:	88 0f       	add	r24, r24
    1a4a:	99 1f       	adc	r25, r25
    1a4c:	0a 94       	dec	r0
    1a4e:	e2 f7       	brpl	.-8      	; 0x1a48 <DIO_voidSetPinDirection+0x1e8>
    1a50:	80 95       	com	r24
    1a52:	84 23       	and	r24, r20
    1a54:	8c 93       	st	X, r24
			default:   break;
			}
		}
	}

}
    1a56:	27 96       	adiw	r28, 0x07	; 7
    1a58:	0f b6       	in	r0, 0x3f	; 63
    1a5a:	f8 94       	cli
    1a5c:	de bf       	out	0x3e, r29	; 62
    1a5e:	0f be       	out	0x3f, r0	; 63
    1a60:	cd bf       	out	0x3d, r28	; 61
    1a62:	cf 91       	pop	r28
    1a64:	df 91       	pop	r29
    1a66:	08 95       	ret

00001a68 <DIO_voidSetPinValue>:
/*****************************************************************************/
void    DIO_voidSetPinValue(u8 Copy_u8PortID,u8 Copy_u8PinID,u8 Copy_u8PinValue)
{
    1a68:	df 93       	push	r29
    1a6a:	cf 93       	push	r28
    1a6c:	cd b7       	in	r28, 0x3d	; 61
    1a6e:	de b7       	in	r29, 0x3e	; 62
    1a70:	27 97       	sbiw	r28, 0x07	; 7
    1a72:	0f b6       	in	r0, 0x3f	; 63
    1a74:	f8 94       	cli
    1a76:	de bf       	out	0x3e, r29	; 62
    1a78:	0f be       	out	0x3f, r0	; 63
    1a7a:	cd bf       	out	0x3d, r28	; 61
    1a7c:	89 83       	std	Y+1, r24	; 0x01
    1a7e:	6a 83       	std	Y+2, r22	; 0x02
    1a80:	4b 83       	std	Y+3, r20	; 0x03
	if(Copy_u8PinID>=PIN0&&Copy_u8PinID<=PIN7)
    1a82:	8a 81       	ldd	r24, Y+2	; 0x02
    1a84:	88 30       	cpi	r24, 0x08	; 8
    1a86:	08 f0       	brcs	.+2      	; 0x1a8a <DIO_voidSetPinValue+0x22>
    1a88:	ea c0       	rjmp	.+468    	; 0x1c5e <DIO_voidSetPinValue+0x1f6>
	{
		if(Copy_u8PinValue==PIN_HIGH)//High
    1a8a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a8c:	81 30       	cpi	r24, 0x01	; 1
    1a8e:	09 f0       	breq	.+2      	; 0x1a92 <DIO_voidSetPinValue+0x2a>
    1a90:	6f c0       	rjmp	.+222    	; 0x1b70 <DIO_voidSetPinValue+0x108>
		{

			switch(Copy_u8PortID)
    1a92:	89 81       	ldd	r24, Y+1	; 0x01
    1a94:	28 2f       	mov	r18, r24
    1a96:	30 e0       	ldi	r19, 0x00	; 0
    1a98:	3f 83       	std	Y+7, r19	; 0x07
    1a9a:	2e 83       	std	Y+6, r18	; 0x06
    1a9c:	8e 81       	ldd	r24, Y+6	; 0x06
    1a9e:	9f 81       	ldd	r25, Y+7	; 0x07
    1aa0:	81 30       	cpi	r24, 0x01	; 1
    1aa2:	91 05       	cpc	r25, r1
    1aa4:	49 f1       	breq	.+82     	; 0x1af8 <DIO_voidSetPinValue+0x90>
    1aa6:	2e 81       	ldd	r18, Y+6	; 0x06
    1aa8:	3f 81       	ldd	r19, Y+7	; 0x07
    1aaa:	22 30       	cpi	r18, 0x02	; 2
    1aac:	31 05       	cpc	r19, r1
    1aae:	2c f4       	brge	.+10     	; 0x1aba <DIO_voidSetPinValue+0x52>
    1ab0:	8e 81       	ldd	r24, Y+6	; 0x06
    1ab2:	9f 81       	ldd	r25, Y+7	; 0x07
    1ab4:	00 97       	sbiw	r24, 0x00	; 0
    1ab6:	61 f0       	breq	.+24     	; 0x1ad0 <DIO_voidSetPinValue+0x68>
    1ab8:	d2 c0       	rjmp	.+420    	; 0x1c5e <DIO_voidSetPinValue+0x1f6>
    1aba:	2e 81       	ldd	r18, Y+6	; 0x06
    1abc:	3f 81       	ldd	r19, Y+7	; 0x07
    1abe:	22 30       	cpi	r18, 0x02	; 2
    1ac0:	31 05       	cpc	r19, r1
    1ac2:	71 f1       	breq	.+92     	; 0x1b20 <DIO_voidSetPinValue+0xb8>
    1ac4:	8e 81       	ldd	r24, Y+6	; 0x06
    1ac6:	9f 81       	ldd	r25, Y+7	; 0x07
    1ac8:	83 30       	cpi	r24, 0x03	; 3
    1aca:	91 05       	cpc	r25, r1
    1acc:	e9 f1       	breq	.+122    	; 0x1b48 <DIO_voidSetPinValue+0xe0>
    1ace:	c7 c0       	rjmp	.+398    	; 0x1c5e <DIO_voidSetPinValue+0x1f6>
			{
			case PORTA_ID :    SET_BIT(PORTA_REG,Copy_u8PinID); break;
    1ad0:	ab e3       	ldi	r26, 0x3B	; 59
    1ad2:	b0 e0       	ldi	r27, 0x00	; 0
    1ad4:	eb e3       	ldi	r30, 0x3B	; 59
    1ad6:	f0 e0       	ldi	r31, 0x00	; 0
    1ad8:	80 81       	ld	r24, Z
    1ada:	48 2f       	mov	r20, r24
    1adc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ade:	28 2f       	mov	r18, r24
    1ae0:	30 e0       	ldi	r19, 0x00	; 0
    1ae2:	81 e0       	ldi	r24, 0x01	; 1
    1ae4:	90 e0       	ldi	r25, 0x00	; 0
    1ae6:	02 2e       	mov	r0, r18
    1ae8:	02 c0       	rjmp	.+4      	; 0x1aee <DIO_voidSetPinValue+0x86>
    1aea:	88 0f       	add	r24, r24
    1aec:	99 1f       	adc	r25, r25
    1aee:	0a 94       	dec	r0
    1af0:	e2 f7       	brpl	.-8      	; 0x1aea <DIO_voidSetPinValue+0x82>
    1af2:	84 2b       	or	r24, r20
    1af4:	8c 93       	st	X, r24
    1af6:	b3 c0       	rjmp	.+358    	; 0x1c5e <DIO_voidSetPinValue+0x1f6>
			case PORTB_ID :    SET_BIT(PORTB_REG,Copy_u8PinID); break;
    1af8:	a8 e3       	ldi	r26, 0x38	; 56
    1afa:	b0 e0       	ldi	r27, 0x00	; 0
    1afc:	e8 e3       	ldi	r30, 0x38	; 56
    1afe:	f0 e0       	ldi	r31, 0x00	; 0
    1b00:	80 81       	ld	r24, Z
    1b02:	48 2f       	mov	r20, r24
    1b04:	8a 81       	ldd	r24, Y+2	; 0x02
    1b06:	28 2f       	mov	r18, r24
    1b08:	30 e0       	ldi	r19, 0x00	; 0
    1b0a:	81 e0       	ldi	r24, 0x01	; 1
    1b0c:	90 e0       	ldi	r25, 0x00	; 0
    1b0e:	02 2e       	mov	r0, r18
    1b10:	02 c0       	rjmp	.+4      	; 0x1b16 <DIO_voidSetPinValue+0xae>
    1b12:	88 0f       	add	r24, r24
    1b14:	99 1f       	adc	r25, r25
    1b16:	0a 94       	dec	r0
    1b18:	e2 f7       	brpl	.-8      	; 0x1b12 <DIO_voidSetPinValue+0xaa>
    1b1a:	84 2b       	or	r24, r20
    1b1c:	8c 93       	st	X, r24
    1b1e:	9f c0       	rjmp	.+318    	; 0x1c5e <DIO_voidSetPinValue+0x1f6>
			case PORTC_ID :    SET_BIT(PORTC_REG,Copy_u8PinID); break;
    1b20:	a5 e3       	ldi	r26, 0x35	; 53
    1b22:	b0 e0       	ldi	r27, 0x00	; 0
    1b24:	e5 e3       	ldi	r30, 0x35	; 53
    1b26:	f0 e0       	ldi	r31, 0x00	; 0
    1b28:	80 81       	ld	r24, Z
    1b2a:	48 2f       	mov	r20, r24
    1b2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b2e:	28 2f       	mov	r18, r24
    1b30:	30 e0       	ldi	r19, 0x00	; 0
    1b32:	81 e0       	ldi	r24, 0x01	; 1
    1b34:	90 e0       	ldi	r25, 0x00	; 0
    1b36:	02 2e       	mov	r0, r18
    1b38:	02 c0       	rjmp	.+4      	; 0x1b3e <DIO_voidSetPinValue+0xd6>
    1b3a:	88 0f       	add	r24, r24
    1b3c:	99 1f       	adc	r25, r25
    1b3e:	0a 94       	dec	r0
    1b40:	e2 f7       	brpl	.-8      	; 0x1b3a <DIO_voidSetPinValue+0xd2>
    1b42:	84 2b       	or	r24, r20
    1b44:	8c 93       	st	X, r24
    1b46:	8b c0       	rjmp	.+278    	; 0x1c5e <DIO_voidSetPinValue+0x1f6>
			case PORTD_ID :    SET_BIT(PORTD_REG,Copy_u8PinID); break;
    1b48:	a2 e3       	ldi	r26, 0x32	; 50
    1b4a:	b0 e0       	ldi	r27, 0x00	; 0
    1b4c:	e2 e3       	ldi	r30, 0x32	; 50
    1b4e:	f0 e0       	ldi	r31, 0x00	; 0
    1b50:	80 81       	ld	r24, Z
    1b52:	48 2f       	mov	r20, r24
    1b54:	8a 81       	ldd	r24, Y+2	; 0x02
    1b56:	28 2f       	mov	r18, r24
    1b58:	30 e0       	ldi	r19, 0x00	; 0
    1b5a:	81 e0       	ldi	r24, 0x01	; 1
    1b5c:	90 e0       	ldi	r25, 0x00	; 0
    1b5e:	02 2e       	mov	r0, r18
    1b60:	02 c0       	rjmp	.+4      	; 0x1b66 <DIO_voidSetPinValue+0xfe>
    1b62:	88 0f       	add	r24, r24
    1b64:	99 1f       	adc	r25, r25
    1b66:	0a 94       	dec	r0
    1b68:	e2 f7       	brpl	.-8      	; 0x1b62 <DIO_voidSetPinValue+0xfa>
    1b6a:	84 2b       	or	r24, r20
    1b6c:	8c 93       	st	X, r24
    1b6e:	77 c0       	rjmp	.+238    	; 0x1c5e <DIO_voidSetPinValue+0x1f6>

			}
		}
		else if(Copy_u8PinValue==PIN_LOW)//Low
    1b70:	8b 81       	ldd	r24, Y+3	; 0x03
    1b72:	88 23       	and	r24, r24
    1b74:	09 f0       	breq	.+2      	; 0x1b78 <DIO_voidSetPinValue+0x110>
    1b76:	73 c0       	rjmp	.+230    	; 0x1c5e <DIO_voidSetPinValue+0x1f6>
		{
			switch(Copy_u8PortID)
    1b78:	89 81       	ldd	r24, Y+1	; 0x01
    1b7a:	28 2f       	mov	r18, r24
    1b7c:	30 e0       	ldi	r19, 0x00	; 0
    1b7e:	3d 83       	std	Y+5, r19	; 0x05
    1b80:	2c 83       	std	Y+4, r18	; 0x04
    1b82:	8c 81       	ldd	r24, Y+4	; 0x04
    1b84:	9d 81       	ldd	r25, Y+5	; 0x05
    1b86:	81 30       	cpi	r24, 0x01	; 1
    1b88:	91 05       	cpc	r25, r1
    1b8a:	59 f1       	breq	.+86     	; 0x1be2 <DIO_voidSetPinValue+0x17a>
    1b8c:	2c 81       	ldd	r18, Y+4	; 0x04
    1b8e:	3d 81       	ldd	r19, Y+5	; 0x05
    1b90:	22 30       	cpi	r18, 0x02	; 2
    1b92:	31 05       	cpc	r19, r1
    1b94:	2c f4       	brge	.+10     	; 0x1ba0 <DIO_voidSetPinValue+0x138>
    1b96:	8c 81       	ldd	r24, Y+4	; 0x04
    1b98:	9d 81       	ldd	r25, Y+5	; 0x05
    1b9a:	00 97       	sbiw	r24, 0x00	; 0
    1b9c:	69 f0       	breq	.+26     	; 0x1bb8 <DIO_voidSetPinValue+0x150>
    1b9e:	5f c0       	rjmp	.+190    	; 0x1c5e <DIO_voidSetPinValue+0x1f6>
    1ba0:	2c 81       	ldd	r18, Y+4	; 0x04
    1ba2:	3d 81       	ldd	r19, Y+5	; 0x05
    1ba4:	22 30       	cpi	r18, 0x02	; 2
    1ba6:	31 05       	cpc	r19, r1
    1ba8:	89 f1       	breq	.+98     	; 0x1c0c <DIO_voidSetPinValue+0x1a4>
    1baa:	8c 81       	ldd	r24, Y+4	; 0x04
    1bac:	9d 81       	ldd	r25, Y+5	; 0x05
    1bae:	83 30       	cpi	r24, 0x03	; 3
    1bb0:	91 05       	cpc	r25, r1
    1bb2:	09 f4       	brne	.+2      	; 0x1bb6 <DIO_voidSetPinValue+0x14e>
    1bb4:	40 c0       	rjmp	.+128    	; 0x1c36 <DIO_voidSetPinValue+0x1ce>
    1bb6:	53 c0       	rjmp	.+166    	; 0x1c5e <DIO_voidSetPinValue+0x1f6>
			{
			case PORTA_ID : CLR_BIT(PORTA_REG,Copy_u8PinID); break ;
    1bb8:	ab e3       	ldi	r26, 0x3B	; 59
    1bba:	b0 e0       	ldi	r27, 0x00	; 0
    1bbc:	eb e3       	ldi	r30, 0x3B	; 59
    1bbe:	f0 e0       	ldi	r31, 0x00	; 0
    1bc0:	80 81       	ld	r24, Z
    1bc2:	48 2f       	mov	r20, r24
    1bc4:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc6:	28 2f       	mov	r18, r24
    1bc8:	30 e0       	ldi	r19, 0x00	; 0
    1bca:	81 e0       	ldi	r24, 0x01	; 1
    1bcc:	90 e0       	ldi	r25, 0x00	; 0
    1bce:	02 2e       	mov	r0, r18
    1bd0:	02 c0       	rjmp	.+4      	; 0x1bd6 <DIO_voidSetPinValue+0x16e>
    1bd2:	88 0f       	add	r24, r24
    1bd4:	99 1f       	adc	r25, r25
    1bd6:	0a 94       	dec	r0
    1bd8:	e2 f7       	brpl	.-8      	; 0x1bd2 <DIO_voidSetPinValue+0x16a>
    1bda:	80 95       	com	r24
    1bdc:	84 23       	and	r24, r20
    1bde:	8c 93       	st	X, r24
    1be0:	3e c0       	rjmp	.+124    	; 0x1c5e <DIO_voidSetPinValue+0x1f6>
			case PORTB_ID : CLR_BIT(PORTB_REG,Copy_u8PinID); break ;
    1be2:	a8 e3       	ldi	r26, 0x38	; 56
    1be4:	b0 e0       	ldi	r27, 0x00	; 0
    1be6:	e8 e3       	ldi	r30, 0x38	; 56
    1be8:	f0 e0       	ldi	r31, 0x00	; 0
    1bea:	80 81       	ld	r24, Z
    1bec:	48 2f       	mov	r20, r24
    1bee:	8a 81       	ldd	r24, Y+2	; 0x02
    1bf0:	28 2f       	mov	r18, r24
    1bf2:	30 e0       	ldi	r19, 0x00	; 0
    1bf4:	81 e0       	ldi	r24, 0x01	; 1
    1bf6:	90 e0       	ldi	r25, 0x00	; 0
    1bf8:	02 2e       	mov	r0, r18
    1bfa:	02 c0       	rjmp	.+4      	; 0x1c00 <DIO_voidSetPinValue+0x198>
    1bfc:	88 0f       	add	r24, r24
    1bfe:	99 1f       	adc	r25, r25
    1c00:	0a 94       	dec	r0
    1c02:	e2 f7       	brpl	.-8      	; 0x1bfc <DIO_voidSetPinValue+0x194>
    1c04:	80 95       	com	r24
    1c06:	84 23       	and	r24, r20
    1c08:	8c 93       	st	X, r24
    1c0a:	29 c0       	rjmp	.+82     	; 0x1c5e <DIO_voidSetPinValue+0x1f6>
			case PORTC_ID : CLR_BIT(PORTC_REG,Copy_u8PinID) ;break ;
    1c0c:	a5 e3       	ldi	r26, 0x35	; 53
    1c0e:	b0 e0       	ldi	r27, 0x00	; 0
    1c10:	e5 e3       	ldi	r30, 0x35	; 53
    1c12:	f0 e0       	ldi	r31, 0x00	; 0
    1c14:	80 81       	ld	r24, Z
    1c16:	48 2f       	mov	r20, r24
    1c18:	8a 81       	ldd	r24, Y+2	; 0x02
    1c1a:	28 2f       	mov	r18, r24
    1c1c:	30 e0       	ldi	r19, 0x00	; 0
    1c1e:	81 e0       	ldi	r24, 0x01	; 1
    1c20:	90 e0       	ldi	r25, 0x00	; 0
    1c22:	02 2e       	mov	r0, r18
    1c24:	02 c0       	rjmp	.+4      	; 0x1c2a <DIO_voidSetPinValue+0x1c2>
    1c26:	88 0f       	add	r24, r24
    1c28:	99 1f       	adc	r25, r25
    1c2a:	0a 94       	dec	r0
    1c2c:	e2 f7       	brpl	.-8      	; 0x1c26 <DIO_voidSetPinValue+0x1be>
    1c2e:	80 95       	com	r24
    1c30:	84 23       	and	r24, r20
    1c32:	8c 93       	st	X, r24
    1c34:	14 c0       	rjmp	.+40     	; 0x1c5e <DIO_voidSetPinValue+0x1f6>
			case PORTD_ID : CLR_BIT(PORTD_REG,Copy_u8PinID) ;break ;
    1c36:	a2 e3       	ldi	r26, 0x32	; 50
    1c38:	b0 e0       	ldi	r27, 0x00	; 0
    1c3a:	e2 e3       	ldi	r30, 0x32	; 50
    1c3c:	f0 e0       	ldi	r31, 0x00	; 0
    1c3e:	80 81       	ld	r24, Z
    1c40:	48 2f       	mov	r20, r24
    1c42:	8a 81       	ldd	r24, Y+2	; 0x02
    1c44:	28 2f       	mov	r18, r24
    1c46:	30 e0       	ldi	r19, 0x00	; 0
    1c48:	81 e0       	ldi	r24, 0x01	; 1
    1c4a:	90 e0       	ldi	r25, 0x00	; 0
    1c4c:	02 2e       	mov	r0, r18
    1c4e:	02 c0       	rjmp	.+4      	; 0x1c54 <DIO_voidSetPinValue+0x1ec>
    1c50:	88 0f       	add	r24, r24
    1c52:	99 1f       	adc	r25, r25
    1c54:	0a 94       	dec	r0
    1c56:	e2 f7       	brpl	.-8      	; 0x1c50 <DIO_voidSetPinValue+0x1e8>
    1c58:	80 95       	com	r24
    1c5a:	84 23       	and	r24, r20
    1c5c:	8c 93       	st	X, r24

			}
		}
	}
}
    1c5e:	27 96       	adiw	r28, 0x07	; 7
    1c60:	0f b6       	in	r0, 0x3f	; 63
    1c62:	f8 94       	cli
    1c64:	de bf       	out	0x3e, r29	; 62
    1c66:	0f be       	out	0x3f, r0	; 63
    1c68:	cd bf       	out	0x3d, r28	; 61
    1c6a:	cf 91       	pop	r28
    1c6c:	df 91       	pop	r29
    1c6e:	08 95       	ret

00001c70 <DIO_u8GetBitValue>:
/*****************************************************************************/
u8 DIO_u8GetBitValue(u8 copy_u8PortID , u8 Copy_u8PinID )
{
    1c70:	df 93       	push	r29
    1c72:	cf 93       	push	r28
    1c74:	00 d0       	rcall	.+0      	; 0x1c76 <DIO_u8GetBitValue+0x6>
    1c76:	00 d0       	rcall	.+0      	; 0x1c78 <DIO_u8GetBitValue+0x8>
    1c78:	0f 92       	push	r0
    1c7a:	cd b7       	in	r28, 0x3d	; 61
    1c7c:	de b7       	in	r29, 0x3e	; 62
    1c7e:	8a 83       	std	Y+2, r24	; 0x02
    1c80:	6b 83       	std	Y+3, r22	; 0x03

	u8 Local_PinVal ;

	if( Copy_u8PinID>=PIN0 && Copy_u8PinID<=PIN7 )
    1c82:	8b 81       	ldd	r24, Y+3	; 0x03
    1c84:	88 30       	cpi	r24, 0x08	; 8
    1c86:	08 f0       	brcs	.+2      	; 0x1c8a <DIO_u8GetBitValue+0x1a>
    1c88:	67 c0       	rjmp	.+206    	; 0x1d58 <DIO_u8GetBitValue+0xe8>
	{
		switch(copy_u8PortID)
    1c8a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c8c:	28 2f       	mov	r18, r24
    1c8e:	30 e0       	ldi	r19, 0x00	; 0
    1c90:	3d 83       	std	Y+5, r19	; 0x05
    1c92:	2c 83       	std	Y+4, r18	; 0x04
    1c94:	4c 81       	ldd	r20, Y+4	; 0x04
    1c96:	5d 81       	ldd	r21, Y+5	; 0x05
    1c98:	41 30       	cpi	r20, 0x01	; 1
    1c9a:	51 05       	cpc	r21, r1
    1c9c:	41 f1       	breq	.+80     	; 0x1cee <DIO_u8GetBitValue+0x7e>
    1c9e:	8c 81       	ldd	r24, Y+4	; 0x04
    1ca0:	9d 81       	ldd	r25, Y+5	; 0x05
    1ca2:	82 30       	cpi	r24, 0x02	; 2
    1ca4:	91 05       	cpc	r25, r1
    1ca6:	34 f4       	brge	.+12     	; 0x1cb4 <DIO_u8GetBitValue+0x44>
    1ca8:	2c 81       	ldd	r18, Y+4	; 0x04
    1caa:	3d 81       	ldd	r19, Y+5	; 0x05
    1cac:	21 15       	cp	r18, r1
    1cae:	31 05       	cpc	r19, r1
    1cb0:	61 f0       	breq	.+24     	; 0x1cca <DIO_u8GetBitValue+0x5a>
    1cb2:	52 c0       	rjmp	.+164    	; 0x1d58 <DIO_u8GetBitValue+0xe8>
    1cb4:	4c 81       	ldd	r20, Y+4	; 0x04
    1cb6:	5d 81       	ldd	r21, Y+5	; 0x05
    1cb8:	42 30       	cpi	r20, 0x02	; 2
    1cba:	51 05       	cpc	r21, r1
    1cbc:	51 f1       	breq	.+84     	; 0x1d12 <DIO_u8GetBitValue+0xa2>
    1cbe:	8c 81       	ldd	r24, Y+4	; 0x04
    1cc0:	9d 81       	ldd	r25, Y+5	; 0x05
    1cc2:	83 30       	cpi	r24, 0x03	; 3
    1cc4:	91 05       	cpc	r25, r1
    1cc6:	b9 f1       	breq	.+110    	; 0x1d36 <DIO_u8GetBitValue+0xc6>
    1cc8:	47 c0       	rjmp	.+142    	; 0x1d58 <DIO_u8GetBitValue+0xe8>
		{

		case PORTA_ID : Local_PinVal=GET_BIT(PINA_REG,Copy_u8PinID)   ; break ;
    1cca:	e9 e3       	ldi	r30, 0x39	; 57
    1ccc:	f0 e0       	ldi	r31, 0x00	; 0
    1cce:	80 81       	ld	r24, Z
    1cd0:	28 2f       	mov	r18, r24
    1cd2:	30 e0       	ldi	r19, 0x00	; 0
    1cd4:	8b 81       	ldd	r24, Y+3	; 0x03
    1cd6:	88 2f       	mov	r24, r24
    1cd8:	90 e0       	ldi	r25, 0x00	; 0
    1cda:	a9 01       	movw	r20, r18
    1cdc:	02 c0       	rjmp	.+4      	; 0x1ce2 <DIO_u8GetBitValue+0x72>
    1cde:	55 95       	asr	r21
    1ce0:	47 95       	ror	r20
    1ce2:	8a 95       	dec	r24
    1ce4:	e2 f7       	brpl	.-8      	; 0x1cde <DIO_u8GetBitValue+0x6e>
    1ce6:	ca 01       	movw	r24, r20
    1ce8:	81 70       	andi	r24, 0x01	; 1
    1cea:	89 83       	std	Y+1, r24	; 0x01
    1cec:	35 c0       	rjmp	.+106    	; 0x1d58 <DIO_u8GetBitValue+0xe8>
		case PORTB_ID : Local_PinVal=GET_BIT(PINB_REG,Copy_u8PinID)   ; break ;
    1cee:	e6 e3       	ldi	r30, 0x36	; 54
    1cf0:	f0 e0       	ldi	r31, 0x00	; 0
    1cf2:	80 81       	ld	r24, Z
    1cf4:	28 2f       	mov	r18, r24
    1cf6:	30 e0       	ldi	r19, 0x00	; 0
    1cf8:	8b 81       	ldd	r24, Y+3	; 0x03
    1cfa:	88 2f       	mov	r24, r24
    1cfc:	90 e0       	ldi	r25, 0x00	; 0
    1cfe:	a9 01       	movw	r20, r18
    1d00:	02 c0       	rjmp	.+4      	; 0x1d06 <DIO_u8GetBitValue+0x96>
    1d02:	55 95       	asr	r21
    1d04:	47 95       	ror	r20
    1d06:	8a 95       	dec	r24
    1d08:	e2 f7       	brpl	.-8      	; 0x1d02 <DIO_u8GetBitValue+0x92>
    1d0a:	ca 01       	movw	r24, r20
    1d0c:	81 70       	andi	r24, 0x01	; 1
    1d0e:	89 83       	std	Y+1, r24	; 0x01
    1d10:	23 c0       	rjmp	.+70     	; 0x1d58 <DIO_u8GetBitValue+0xe8>
		case PORTC_ID : Local_PinVal=GET_BIT(PINC_REG,Copy_u8PinID)   ; break ;
    1d12:	e3 e3       	ldi	r30, 0x33	; 51
    1d14:	f0 e0       	ldi	r31, 0x00	; 0
    1d16:	80 81       	ld	r24, Z
    1d18:	28 2f       	mov	r18, r24
    1d1a:	30 e0       	ldi	r19, 0x00	; 0
    1d1c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d1e:	88 2f       	mov	r24, r24
    1d20:	90 e0       	ldi	r25, 0x00	; 0
    1d22:	a9 01       	movw	r20, r18
    1d24:	02 c0       	rjmp	.+4      	; 0x1d2a <DIO_u8GetBitValue+0xba>
    1d26:	55 95       	asr	r21
    1d28:	47 95       	ror	r20
    1d2a:	8a 95       	dec	r24
    1d2c:	e2 f7       	brpl	.-8      	; 0x1d26 <DIO_u8GetBitValue+0xb6>
    1d2e:	ca 01       	movw	r24, r20
    1d30:	81 70       	andi	r24, 0x01	; 1
    1d32:	89 83       	std	Y+1, r24	; 0x01
    1d34:	11 c0       	rjmp	.+34     	; 0x1d58 <DIO_u8GetBitValue+0xe8>
		case PORTD_ID : Local_PinVal=GET_BIT(PIND_REG,Copy_u8PinID)   ; break ;
    1d36:	e0 e3       	ldi	r30, 0x30	; 48
    1d38:	f0 e0       	ldi	r31, 0x00	; 0
    1d3a:	80 81       	ld	r24, Z
    1d3c:	28 2f       	mov	r18, r24
    1d3e:	30 e0       	ldi	r19, 0x00	; 0
    1d40:	8b 81       	ldd	r24, Y+3	; 0x03
    1d42:	88 2f       	mov	r24, r24
    1d44:	90 e0       	ldi	r25, 0x00	; 0
    1d46:	a9 01       	movw	r20, r18
    1d48:	02 c0       	rjmp	.+4      	; 0x1d4e <DIO_u8GetBitValue+0xde>
    1d4a:	55 95       	asr	r21
    1d4c:	47 95       	ror	r20
    1d4e:	8a 95       	dec	r24
    1d50:	e2 f7       	brpl	.-8      	; 0x1d4a <DIO_u8GetBitValue+0xda>
    1d52:	ca 01       	movw	r24, r20
    1d54:	81 70       	andi	r24, 0x01	; 1
    1d56:	89 83       	std	Y+1, r24	; 0x01

		}
	}

	return Local_PinVal ;
    1d58:	89 81       	ldd	r24, Y+1	; 0x01

}
    1d5a:	0f 90       	pop	r0
    1d5c:	0f 90       	pop	r0
    1d5e:	0f 90       	pop	r0
    1d60:	0f 90       	pop	r0
    1d62:	0f 90       	pop	r0
    1d64:	cf 91       	pop	r28
    1d66:	df 91       	pop	r29
    1d68:	08 95       	ret

00001d6a <DIO_voidToggelPin>:
}
 */

/*****************************************************************************/
void DIO_voidToggelPin(u8 copy_u8PortID,u8 Copy_u8PinID)
{
    1d6a:	df 93       	push	r29
    1d6c:	cf 93       	push	r28
    1d6e:	00 d0       	rcall	.+0      	; 0x1d70 <DIO_voidToggelPin+0x6>
    1d70:	00 d0       	rcall	.+0      	; 0x1d72 <DIO_voidToggelPin+0x8>
    1d72:	cd b7       	in	r28, 0x3d	; 61
    1d74:	de b7       	in	r29, 0x3e	; 62
    1d76:	89 83       	std	Y+1, r24	; 0x01
    1d78:	6a 83       	std	Y+2, r22	; 0x02

	if( Copy_u8PinID>=PIN0 && Copy_u8PinID<=PIN7)
    1d7a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d7c:	88 30       	cpi	r24, 0x08	; 8
    1d7e:	08 f0       	brcs	.+2      	; 0x1d82 <DIO_voidToggelPin+0x18>
    1d80:	6e c0       	rjmp	.+220    	; 0x1e5e <DIO_voidToggelPin+0xf4>
	{

		switch (copy_u8PortID)
    1d82:	89 81       	ldd	r24, Y+1	; 0x01
    1d84:	28 2f       	mov	r18, r24
    1d86:	30 e0       	ldi	r19, 0x00	; 0
    1d88:	3c 83       	std	Y+4, r19	; 0x04
    1d8a:	2b 83       	std	Y+3, r18	; 0x03
    1d8c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d8e:	9c 81       	ldd	r25, Y+4	; 0x04
    1d90:	81 30       	cpi	r24, 0x01	; 1
    1d92:	91 05       	cpc	r25, r1
    1d94:	49 f1       	breq	.+82     	; 0x1de8 <DIO_voidToggelPin+0x7e>
    1d96:	2b 81       	ldd	r18, Y+3	; 0x03
    1d98:	3c 81       	ldd	r19, Y+4	; 0x04
    1d9a:	22 30       	cpi	r18, 0x02	; 2
    1d9c:	31 05       	cpc	r19, r1
    1d9e:	2c f4       	brge	.+10     	; 0x1daa <DIO_voidToggelPin+0x40>
    1da0:	8b 81       	ldd	r24, Y+3	; 0x03
    1da2:	9c 81       	ldd	r25, Y+4	; 0x04
    1da4:	00 97       	sbiw	r24, 0x00	; 0
    1da6:	61 f0       	breq	.+24     	; 0x1dc0 <DIO_voidToggelPin+0x56>
    1da8:	5a c0       	rjmp	.+180    	; 0x1e5e <DIO_voidToggelPin+0xf4>
    1daa:	2b 81       	ldd	r18, Y+3	; 0x03
    1dac:	3c 81       	ldd	r19, Y+4	; 0x04
    1dae:	22 30       	cpi	r18, 0x02	; 2
    1db0:	31 05       	cpc	r19, r1
    1db2:	71 f1       	breq	.+92     	; 0x1e10 <DIO_voidToggelPin+0xa6>
    1db4:	8b 81       	ldd	r24, Y+3	; 0x03
    1db6:	9c 81       	ldd	r25, Y+4	; 0x04
    1db8:	83 30       	cpi	r24, 0x03	; 3
    1dba:	91 05       	cpc	r25, r1
    1dbc:	e9 f1       	breq	.+122    	; 0x1e38 <DIO_voidToggelPin+0xce>
    1dbe:	4f c0       	rjmp	.+158    	; 0x1e5e <DIO_voidToggelPin+0xf4>
		{
		case PORTA_ID :  TOG_BIT(PORTA_REG,Copy_u8PinID) ; break ;
    1dc0:	ab e3       	ldi	r26, 0x3B	; 59
    1dc2:	b0 e0       	ldi	r27, 0x00	; 0
    1dc4:	eb e3       	ldi	r30, 0x3B	; 59
    1dc6:	f0 e0       	ldi	r31, 0x00	; 0
    1dc8:	80 81       	ld	r24, Z
    1dca:	48 2f       	mov	r20, r24
    1dcc:	8a 81       	ldd	r24, Y+2	; 0x02
    1dce:	28 2f       	mov	r18, r24
    1dd0:	30 e0       	ldi	r19, 0x00	; 0
    1dd2:	81 e0       	ldi	r24, 0x01	; 1
    1dd4:	90 e0       	ldi	r25, 0x00	; 0
    1dd6:	02 2e       	mov	r0, r18
    1dd8:	02 c0       	rjmp	.+4      	; 0x1dde <DIO_voidToggelPin+0x74>
    1dda:	88 0f       	add	r24, r24
    1ddc:	99 1f       	adc	r25, r25
    1dde:	0a 94       	dec	r0
    1de0:	e2 f7       	brpl	.-8      	; 0x1dda <DIO_voidToggelPin+0x70>
    1de2:	84 27       	eor	r24, r20
    1de4:	8c 93       	st	X, r24
    1de6:	3b c0       	rjmp	.+118    	; 0x1e5e <DIO_voidToggelPin+0xf4>
		case PORTB_ID :  TOG_BIT(PORTB_REG,Copy_u8PinID) ; break ;
    1de8:	a8 e3       	ldi	r26, 0x38	; 56
    1dea:	b0 e0       	ldi	r27, 0x00	; 0
    1dec:	e8 e3       	ldi	r30, 0x38	; 56
    1dee:	f0 e0       	ldi	r31, 0x00	; 0
    1df0:	80 81       	ld	r24, Z
    1df2:	48 2f       	mov	r20, r24
    1df4:	8a 81       	ldd	r24, Y+2	; 0x02
    1df6:	28 2f       	mov	r18, r24
    1df8:	30 e0       	ldi	r19, 0x00	; 0
    1dfa:	81 e0       	ldi	r24, 0x01	; 1
    1dfc:	90 e0       	ldi	r25, 0x00	; 0
    1dfe:	02 2e       	mov	r0, r18
    1e00:	02 c0       	rjmp	.+4      	; 0x1e06 <DIO_voidToggelPin+0x9c>
    1e02:	88 0f       	add	r24, r24
    1e04:	99 1f       	adc	r25, r25
    1e06:	0a 94       	dec	r0
    1e08:	e2 f7       	brpl	.-8      	; 0x1e02 <DIO_voidToggelPin+0x98>
    1e0a:	84 27       	eor	r24, r20
    1e0c:	8c 93       	st	X, r24
    1e0e:	27 c0       	rjmp	.+78     	; 0x1e5e <DIO_voidToggelPin+0xf4>
		case PORTC_ID :  TOG_BIT(PORTC_REG,Copy_u8PinID) ; break ;
    1e10:	a5 e3       	ldi	r26, 0x35	; 53
    1e12:	b0 e0       	ldi	r27, 0x00	; 0
    1e14:	e5 e3       	ldi	r30, 0x35	; 53
    1e16:	f0 e0       	ldi	r31, 0x00	; 0
    1e18:	80 81       	ld	r24, Z
    1e1a:	48 2f       	mov	r20, r24
    1e1c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e1e:	28 2f       	mov	r18, r24
    1e20:	30 e0       	ldi	r19, 0x00	; 0
    1e22:	81 e0       	ldi	r24, 0x01	; 1
    1e24:	90 e0       	ldi	r25, 0x00	; 0
    1e26:	02 2e       	mov	r0, r18
    1e28:	02 c0       	rjmp	.+4      	; 0x1e2e <DIO_voidToggelPin+0xc4>
    1e2a:	88 0f       	add	r24, r24
    1e2c:	99 1f       	adc	r25, r25
    1e2e:	0a 94       	dec	r0
    1e30:	e2 f7       	brpl	.-8      	; 0x1e2a <DIO_voidToggelPin+0xc0>
    1e32:	84 27       	eor	r24, r20
    1e34:	8c 93       	st	X, r24
    1e36:	13 c0       	rjmp	.+38     	; 0x1e5e <DIO_voidToggelPin+0xf4>
		case PORTD_ID :  TOG_BIT(PORTD_REG,Copy_u8PinID) ; break ;
    1e38:	a2 e3       	ldi	r26, 0x32	; 50
    1e3a:	b0 e0       	ldi	r27, 0x00	; 0
    1e3c:	e2 e3       	ldi	r30, 0x32	; 50
    1e3e:	f0 e0       	ldi	r31, 0x00	; 0
    1e40:	80 81       	ld	r24, Z
    1e42:	48 2f       	mov	r20, r24
    1e44:	8a 81       	ldd	r24, Y+2	; 0x02
    1e46:	28 2f       	mov	r18, r24
    1e48:	30 e0       	ldi	r19, 0x00	; 0
    1e4a:	81 e0       	ldi	r24, 0x01	; 1
    1e4c:	90 e0       	ldi	r25, 0x00	; 0
    1e4e:	02 2e       	mov	r0, r18
    1e50:	02 c0       	rjmp	.+4      	; 0x1e56 <DIO_voidToggelPin+0xec>
    1e52:	88 0f       	add	r24, r24
    1e54:	99 1f       	adc	r25, r25
    1e56:	0a 94       	dec	r0
    1e58:	e2 f7       	brpl	.-8      	; 0x1e52 <DIO_voidToggelPin+0xe8>
    1e5a:	84 27       	eor	r24, r20
    1e5c:	8c 93       	st	X, r24
		}

	}
}
    1e5e:	0f 90       	pop	r0
    1e60:	0f 90       	pop	r0
    1e62:	0f 90       	pop	r0
    1e64:	0f 90       	pop	r0
    1e66:	cf 91       	pop	r28
    1e68:	df 91       	pop	r29
    1e6a:	08 95       	ret

00001e6c <ADC_voidSetCallBack>:

static void (*ADC_CallBack)(void) = {NULL};
static u16 * ADC_po16DataResult = NULL ;

ACD_ERROR_RETURN ADC_voidSetCallBack(u16 *copy_po16Data, void (*ptr_adc)(void) )
{
    1e6c:	df 93       	push	r29
    1e6e:	cf 93       	push	r28
    1e70:	00 d0       	rcall	.+0      	; 0x1e72 <ADC_voidSetCallBack+0x6>
    1e72:	00 d0       	rcall	.+0      	; 0x1e74 <ADC_voidSetCallBack+0x8>
    1e74:	0f 92       	push	r0
    1e76:	cd b7       	in	r28, 0x3d	; 61
    1e78:	de b7       	in	r29, 0x3e	; 62
    1e7a:	9b 83       	std	Y+3, r25	; 0x03
    1e7c:	8a 83       	std	Y+2, r24	; 0x02
    1e7e:	7d 83       	std	Y+5, r23	; 0x05
    1e80:	6c 83       	std	Y+4, r22	; 0x04

	ACD_ERROR_RETURN local_error =OK ;
    1e82:	82 e0       	ldi	r24, 0x02	; 2
    1e84:	89 83       	std	Y+1, r24	; 0x01
	/*TO get ADC data */
	if( copy_po16Data != NULL )
    1e86:	8a 81       	ldd	r24, Y+2	; 0x02
    1e88:	9b 81       	ldd	r25, Y+3	; 0x03
    1e8a:	00 97       	sbiw	r24, 0x00	; 0
    1e8c:	39 f0       	breq	.+14     	; 0x1e9c <ADC_voidSetCallBack+0x30>
	{
		ADC_po16DataResult =copy_po16Data ;
    1e8e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e90:	9b 81       	ldd	r25, Y+3	; 0x03
    1e92:	90 93 9b 00 	sts	0x009B, r25
    1e96:	80 93 9a 00 	sts	0x009A, r24
    1e9a:	01 c0       	rjmp	.+2      	; 0x1e9e <ADC_voidSetCallBack+0x32>
	}
	else
	{
		local_error =NULL_ERROR ;
    1e9c:	19 82       	std	Y+1, r1	; 0x01
	}

	/*FOR notification */
	if(ptr_adc!=NULL)
    1e9e:	8c 81       	ldd	r24, Y+4	; 0x04
    1ea0:	9d 81       	ldd	r25, Y+5	; 0x05
    1ea2:	00 97       	sbiw	r24, 0x00	; 0
    1ea4:	39 f0       	breq	.+14     	; 0x1eb4 <ADC_voidSetCallBack+0x48>
	{
		ADC_CallBack=ptr_adc;
    1ea6:	8c 81       	ldd	r24, Y+4	; 0x04
    1ea8:	9d 81       	ldd	r25, Y+5	; 0x05
    1eaa:	90 93 99 00 	sts	0x0099, r25
    1eae:	80 93 98 00 	sts	0x0098, r24
    1eb2:	01 c0       	rjmp	.+2      	; 0x1eb6 <ADC_voidSetCallBack+0x4a>
	}
	else
	{
		local_error =NULL_ERROR ;
    1eb4:	19 82       	std	Y+1, r1	; 0x01
	}

	return  local_error ;
    1eb6:	89 81       	ldd	r24, Y+1	; 0x01
}
    1eb8:	0f 90       	pop	r0
    1eba:	0f 90       	pop	r0
    1ebc:	0f 90       	pop	r0
    1ebe:	0f 90       	pop	r0
    1ec0:	0f 90       	pop	r0
    1ec2:	cf 91       	pop	r28
    1ec4:	df 91       	pop	r29
    1ec6:	08 95       	ret

00001ec8 <__vector_16>:
/*****************************************************************************************/


void __vector_16() __attribute__((signal)) ;
void __vector_16 ()
{
    1ec8:	1f 92       	push	r1
    1eca:	0f 92       	push	r0
    1ecc:	0f b6       	in	r0, 0x3f	; 63
    1ece:	0f 92       	push	r0
    1ed0:	11 24       	eor	r1, r1
    1ed2:	2f 93       	push	r18
    1ed4:	3f 93       	push	r19
    1ed6:	4f 93       	push	r20
    1ed8:	5f 93       	push	r21
    1eda:	6f 93       	push	r22
    1edc:	7f 93       	push	r23
    1ede:	8f 93       	push	r24
    1ee0:	9f 93       	push	r25
    1ee2:	af 93       	push	r26
    1ee4:	bf 93       	push	r27
    1ee6:	ef 93       	push	r30
    1ee8:	ff 93       	push	r31
    1eea:	df 93       	push	r29
    1eec:	cf 93       	push	r28
    1eee:	cd b7       	in	r28, 0x3d	; 61
    1ef0:	de b7       	in	r29, 0x3e	; 62
	if(ADC_po16DataResult != NULL)
    1ef2:	80 91 9a 00 	lds	r24, 0x009A
    1ef6:	90 91 9b 00 	lds	r25, 0x009B
    1efa:	00 97       	sbiw	r24, 0x00	; 0
    1efc:	59 f0       	breq	.+22     	; 0x1f14 <__vector_16+0x4c>
	{
		/*TO get ADC data */

#if TYPE_DATA ==RIGHT_DATA
		//store data from REG ( ADC_DATA )  to copy_Pu8Data
		(*ADC_po16DataResult) = ADC_DATA     ;
    1efe:	e0 91 9a 00 	lds	r30, 0x009A
    1f02:	f0 91 9b 00 	lds	r31, 0x009B
    1f06:	a4 e2       	ldi	r26, 0x24	; 36
    1f08:	b0 e0       	ldi	r27, 0x00	; 0
    1f0a:	8d 91       	ld	r24, X+
    1f0c:	9c 91       	ld	r25, X
    1f0e:	11 97       	sbiw	r26, 0x01	; 1
    1f10:	91 83       	std	Z+1, r25	; 0x01
    1f12:	80 83       	st	Z, r24
		(*ADC_po16DataResult) = (ADC_DATA>>6) ;
#endif

	}

	if(ADC_CallBack != NULL)
    1f14:	80 91 98 00 	lds	r24, 0x0098
    1f18:	90 91 99 00 	lds	r25, 0x0099
    1f1c:	00 97       	sbiw	r24, 0x00	; 0
    1f1e:	29 f0       	breq	.+10     	; 0x1f2a <__vector_16+0x62>
	{
		/*FOR notification */
		ADC_CallBack();
    1f20:	e0 91 98 00 	lds	r30, 0x0098
    1f24:	f0 91 99 00 	lds	r31, 0x0099
    1f28:	09 95       	icall
	}



}
    1f2a:	cf 91       	pop	r28
    1f2c:	df 91       	pop	r29
    1f2e:	ff 91       	pop	r31
    1f30:	ef 91       	pop	r30
    1f32:	bf 91       	pop	r27
    1f34:	af 91       	pop	r26
    1f36:	9f 91       	pop	r25
    1f38:	8f 91       	pop	r24
    1f3a:	7f 91       	pop	r23
    1f3c:	6f 91       	pop	r22
    1f3e:	5f 91       	pop	r21
    1f40:	4f 91       	pop	r20
    1f42:	3f 91       	pop	r19
    1f44:	2f 91       	pop	r18
    1f46:	0f 90       	pop	r0
    1f48:	0f be       	out	0x3f, r0	; 63
    1f4a:	0f 90       	pop	r0
    1f4c:	1f 90       	pop	r1
    1f4e:	18 95       	reti

00001f50 <ADC_voidInit>:
#endif
/*****************************************************************************************/

void ADC_voidInit()
{
    1f50:	df 93       	push	r29
    1f52:	cf 93       	push	r28
    1f54:	cd b7       	in	r28, 0x3d	; 61
    1f56:	de b7       	in	r29, 0x3e	; 62
	ADMUX_REG->ADLAR = TYPE_DATA ;
    1f58:	e7 e2       	ldi	r30, 0x27	; 39
    1f5a:	f0 e0       	ldi	r31, 0x00	; 0
    1f5c:	80 81       	ld	r24, Z
    1f5e:	8f 7d       	andi	r24, 0xDF	; 223
    1f60:	80 83       	st	Z, r24

	ADMUX_REG->REFS  = REF_VOLT  ;
    1f62:	e7 e2       	ldi	r30, 0x27	; 39
    1f64:	f0 e0       	ldi	r31, 0x00	; 0
    1f66:	80 81       	ld	r24, Z
    1f68:	8f 73       	andi	r24, 0x3F	; 63
    1f6a:	80 64       	ori	r24, 0x40	; 64
    1f6c:	80 83       	st	Z, r24

	ADCSRA_REG->ADPS = PRSCALLER ;
    1f6e:	e6 e2       	ldi	r30, 0x26	; 38
    1f70:	f0 e0       	ldi	r31, 0x00	; 0
    1f72:	80 81       	ld	r24, Z
    1f74:	88 7f       	andi	r24, 0xF8	; 248
    1f76:	82 60       	ori	r24, 0x02	; 2
    1f78:	80 83       	st	Z, r24

	ADCSRA_REG->ADEN = EN        ;
    1f7a:	e6 e2       	ldi	r30, 0x26	; 38
    1f7c:	f0 e0       	ldi	r31, 0x00	; 0
    1f7e:	80 81       	ld	r24, Z
    1f80:	80 68       	ori	r24, 0x80	; 128
    1f82:	80 83       	st	Z, r24

#ifdef ISR_ENABEL
	ADCSRA_REG->ADIE = EN        ;
    1f84:	e6 e2       	ldi	r30, 0x26	; 38
    1f86:	f0 e0       	ldi	r31, 0x00	; 0
    1f88:	80 81       	ld	r24, Z
    1f8a:	88 60       	ori	r24, 0x08	; 8
    1f8c:	80 83       	st	Z, r24
#ifdef TRIGGER_ENABEL
	ADCSRA_REG->ADATE =EN ;
	SFIOR_REG->SFIOR_ADTS = TRIGGER_SOURCE;
#endif

}
    1f8e:	cf 91       	pop	r28
    1f90:	df 91       	pop	r29
    1f92:	08 95       	ret

00001f94 <ADC_voidChannelSellect>:

/*****************************************************************************************/

/* Sellect one ADC Channel to work */
ACD_ERROR_RETURN ADC_voidChannelSellect(ACD_CHANNEL_NUM copy_u8ChannelSellect )
{
    1f94:	df 93       	push	r29
    1f96:	cf 93       	push	r28
    1f98:	00 d0       	rcall	.+0      	; 0x1f9a <ADC_voidChannelSellect+0x6>
    1f9a:	cd b7       	in	r28, 0x3d	; 61
    1f9c:	de b7       	in	r29, 0x3e	; 62
    1f9e:	8a 83       	std	Y+2, r24	; 0x02
	ACD_ERROR_RETURN local_error =OK ;
    1fa0:	82 e0       	ldi	r24, 0x02	; 2
    1fa2:	89 83       	std	Y+1, r24	; 0x01
	if( ( copy_u8ChannelSellect<=7 )   )
    1fa4:	8a 81       	ldd	r24, Y+2	; 0x02
    1fa6:	88 30       	cpi	r24, 0x08	; 8
    1fa8:	58 f4       	brcc	.+22     	; 0x1fc0 <ADC_voidChannelSellect+0x2c>
	{


		ADMUX_REG->MUX = copy_u8ChannelSellect ;
    1faa:	e7 e2       	ldi	r30, 0x27	; 39
    1fac:	f0 e0       	ldi	r31, 0x00	; 0
    1fae:	8a 81       	ldd	r24, Y+2	; 0x02
    1fb0:	8f 71       	andi	r24, 0x1F	; 31
    1fb2:	98 2f       	mov	r25, r24
    1fb4:	9f 71       	andi	r25, 0x1F	; 31
    1fb6:	80 81       	ld	r24, Z
    1fb8:	80 7e       	andi	r24, 0xE0	; 224
    1fba:	89 2b       	or	r24, r25
    1fbc:	80 83       	st	Z, r24
    1fbe:	02 c0       	rjmp	.+4      	; 0x1fc4 <ADC_voidChannelSellect+0x30>
	}
	else
	{
		local_error =NUM_OUT_OF_RANGE ;
    1fc0:	83 e0       	ldi	r24, 0x03	; 3
    1fc2:	89 83       	std	Y+1, r24	; 0x01
	}

	return local_error ;
    1fc4:	89 81       	ldd	r24, Y+1	; 0x01

}
    1fc6:	0f 90       	pop	r0
    1fc8:	0f 90       	pop	r0
    1fca:	cf 91       	pop	r28
    1fcc:	df 91       	pop	r29
    1fce:	08 95       	ret

00001fd0 <ADC_StartConversionBoling>:

/*****************************************************************************************/

/* Start Conversion on ADC Channel  Sellected */
ACD_ERROR_RETURN ADC_StartConversionBoling(u16 *copy_Pu8Data)
{
    1fd0:	df 93       	push	r29
    1fd2:	cf 93       	push	r28
    1fd4:	cd b7       	in	r28, 0x3d	; 61
    1fd6:	de b7       	in	r29, 0x3e	; 62
    1fd8:	27 97       	sbiw	r28, 0x07	; 7
    1fda:	0f b6       	in	r0, 0x3f	; 63
    1fdc:	f8 94       	cli
    1fde:	de bf       	out	0x3e, r29	; 62
    1fe0:	0f be       	out	0x3f, r0	; 63
    1fe2:	cd bf       	out	0x3d, r28	; 61
    1fe4:	9f 83       	std	Y+7, r25	; 0x07
    1fe6:	8e 83       	std	Y+6, r24	; 0x06
	u32 counter =0 ;
    1fe8:	1a 82       	std	Y+2, r1	; 0x02
    1fea:	1b 82       	std	Y+3, r1	; 0x03
    1fec:	1c 82       	std	Y+4, r1	; 0x04
    1fee:	1d 82       	std	Y+5, r1	; 0x05
	ACD_ERROR_RETURN local_error =OK ;
    1ff0:	82 e0       	ldi	r24, 0x02	; 2
    1ff2:	89 83       	std	Y+1, r24	; 0x01

	if(copy_Pu8Data != NULL)
    1ff4:	8e 81       	ldd	r24, Y+6	; 0x06
    1ff6:	9f 81       	ldd	r25, Y+7	; 0x07
    1ff8:	00 97       	sbiw	r24, 0x00	; 0
    1ffa:	d1 f1       	breq	.+116    	; 0x2070 <ADC_StartConversionBoling+0xa0>
	{
		// Start Conversion --- bit H
		ADCSRA_REG->ADSC = 1 ;
    1ffc:	e6 e2       	ldi	r30, 0x26	; 38
    1ffe:	f0 e0       	ldi	r31, 0x00	; 0
    2000:	80 81       	ld	r24, Z
    2002:	80 64       	ori	r24, 0x40	; 64
    2004:	80 83       	st	Z, r24
    2006:	0b c0       	rjmp	.+22     	; 0x201e <ADC_StartConversionBoling+0x4e>
		// wait for flag
		while ( (ADCSRA_REG->ADIF ==0) &&counter<=TIME_OUT )
		{
			counter ++ ;
    2008:	8a 81       	ldd	r24, Y+2	; 0x02
    200a:	9b 81       	ldd	r25, Y+3	; 0x03
    200c:	ac 81       	ldd	r26, Y+4	; 0x04
    200e:	bd 81       	ldd	r27, Y+5	; 0x05
    2010:	01 96       	adiw	r24, 0x01	; 1
    2012:	a1 1d       	adc	r26, r1
    2014:	b1 1d       	adc	r27, r1
    2016:	8a 83       	std	Y+2, r24	; 0x02
    2018:	9b 83       	std	Y+3, r25	; 0x03
    201a:	ac 83       	std	Y+4, r26	; 0x04
    201c:	bd 83       	std	Y+5, r27	; 0x05
	if(copy_Pu8Data != NULL)
	{
		// Start Conversion --- bit H
		ADCSRA_REG->ADSC = 1 ;
		// wait for flag
		while ( (ADCSRA_REG->ADIF ==0) &&counter<=TIME_OUT )
    201e:	e6 e2       	ldi	r30, 0x26	; 38
    2020:	f0 e0       	ldi	r31, 0x00	; 0
    2022:	80 81       	ld	r24, Z
    2024:	80 71       	andi	r24, 0x10	; 16
    2026:	88 23       	and	r24, r24
    2028:	61 f4       	brne	.+24     	; 0x2042 <ADC_StartConversionBoling+0x72>
    202a:	8a 81       	ldd	r24, Y+2	; 0x02
    202c:	9b 81       	ldd	r25, Y+3	; 0x03
    202e:	ac 81       	ldd	r26, Y+4	; 0x04
    2030:	bd 81       	ldd	r27, Y+5	; 0x05
    2032:	81 3a       	cpi	r24, 0xA1	; 161
    2034:	26 e8       	ldi	r18, 0x86	; 134
    2036:	92 07       	cpc	r25, r18
    2038:	21 e0       	ldi	r18, 0x01	; 1
    203a:	a2 07       	cpc	r26, r18
    203c:	20 e0       	ldi	r18, 0x00	; 0
    203e:	b2 07       	cpc	r27, r18
    2040:	18 f3       	brcs	.-58     	; 0x2008 <ADC_StartConversionBoling+0x38>
		{
			counter ++ ;
		}
		if((ADCSRA_REG->ADIF) ==1 )
    2042:	e6 e2       	ldi	r30, 0x26	; 38
    2044:	f0 e0       	ldi	r31, 0x00	; 0
    2046:	80 81       	ld	r24, Z
    2048:	80 71       	andi	r24, 0x10	; 16
    204a:	88 23       	and	r24, r24
    204c:	71 f0       	breq	.+28     	; 0x206a <ADC_StartConversionBoling+0x9a>
		{
			// Clear flag
			ADCSRA_REG->ADIF = 1 ;
    204e:	e6 e2       	ldi	r30, 0x26	; 38
    2050:	f0 e0       	ldi	r31, 0x00	; 0
    2052:	80 81       	ld	r24, Z
    2054:	80 61       	ori	r24, 0x10	; 16
    2056:	80 83       	st	Z, r24

        #if TYPE_DATA ==RIGHT_DATA
			//store data from REG ( ADC_DATA )  to copy_Pu8Data
			(*copy_Pu8Data) = ADC_DATA     ;
    2058:	e4 e2       	ldi	r30, 0x24	; 36
    205a:	f0 e0       	ldi	r31, 0x00	; 0
    205c:	80 81       	ld	r24, Z
    205e:	91 81       	ldd	r25, Z+1	; 0x01
    2060:	ee 81       	ldd	r30, Y+6	; 0x06
    2062:	ff 81       	ldd	r31, Y+7	; 0x07
    2064:	91 83       	std	Z+1, r25	; 0x01
    2066:	80 83       	st	Z, r24
    2068:	04 c0       	rjmp	.+8      	; 0x2072 <ADC_StartConversionBoling+0xa2>
       #endif
		}

		else
		{
			local_error=TIME_OUT_ERROR ;
    206a:	81 e0       	ldi	r24, 0x01	; 1
    206c:	89 83       	std	Y+1, r24	; 0x01
    206e:	01 c0       	rjmp	.+2      	; 0x2072 <ADC_StartConversionBoling+0xa2>

	}

	else
	{
		local_error=NULL_ERROR ;
    2070:	19 82       	std	Y+1, r1	; 0x01
	}
	return  local_error ;
    2072:	89 81       	ldd	r24, Y+1	; 0x01
}
    2074:	27 96       	adiw	r28, 0x07	; 7
    2076:	0f b6       	in	r0, 0x3f	; 63
    2078:	f8 94       	cli
    207a:	de bf       	out	0x3e, r29	; 62
    207c:	0f be       	out	0x3f, r0	; 63
    207e:	cd bf       	out	0x3d, r28	; 61
    2080:	cf 91       	pop	r28
    2082:	df 91       	pop	r29
    2084:	08 95       	ret

00002086 <ADC_StartConversion>:
/*****************************************************************************************/
void ADC_StartConversion(void)
{
    2086:	df 93       	push	r29
    2088:	cf 93       	push	r28
    208a:	cd b7       	in	r28, 0x3d	; 61
    208c:	de b7       	in	r29, 0x3e	; 62
	// Start Conversion --- bit H
	ADCSRA_REG->ADSC = 1 ;
    208e:	e6 e2       	ldi	r30, 0x26	; 38
    2090:	f0 e0       	ldi	r31, 0x00	; 0
    2092:	80 81       	ld	r24, Z
    2094:	80 64       	ori	r24, 0x40	; 64
    2096:	80 83       	st	Z, r24
}
    2098:	cf 91       	pop	r28
    209a:	df 91       	pop	r29
    209c:	08 95       	ret

0000209e <ADC_voidChannelMulBoling>:



/* Read all   ADC Channel and store it in array */
ACD_ERROR_RETURN ADC_voidChannelMulBoling(u16 *copy_Pu8Data)
{
    209e:	df 93       	push	r29
    20a0:	cf 93       	push	r28
    20a2:	00 d0       	rcall	.+0      	; 0x20a4 <ADC_voidChannelMulBoling+0x6>
    20a4:	00 d0       	rcall	.+0      	; 0x20a6 <ADC_voidChannelMulBoling+0x8>
    20a6:	cd b7       	in	r28, 0x3d	; 61
    20a8:	de b7       	in	r29, 0x3e	; 62
    20aa:	9c 83       	std	Y+4, r25	; 0x04
    20ac:	8b 83       	std	Y+3, r24	; 0x03
	u8 i =4 ;
    20ae:	84 e0       	ldi	r24, 0x04	; 4
    20b0:	8a 83       	std	Y+2, r24	; 0x02
	ACD_ERROR_RETURN local_error =OK ;
    20b2:	82 e0       	ldi	r24, 0x02	; 2
    20b4:	89 83       	std	Y+1, r24	; 0x01
	if(copy_Pu8Data!=NULL)
    20b6:	8b 81       	ldd	r24, Y+3	; 0x03
    20b8:	9c 81       	ldd	r25, Y+4	; 0x04
    20ba:	00 97       	sbiw	r24, 0x00	; 0
    20bc:	c1 f0       	breq	.+48     	; 0x20ee <ADC_voidChannelMulBoling+0x50>
    20be:	13 c0       	rjmp	.+38     	; 0x20e6 <ADC_voidChannelMulBoling+0x48>
	{
		while(i!=0)
		{
			i-- ;
    20c0:	8a 81       	ldd	r24, Y+2	; 0x02
    20c2:	81 50       	subi	r24, 0x01	; 1
    20c4:	8a 83       	std	Y+2, r24	; 0x02
			ADC_voidChannelSellect(i);
    20c6:	8a 81       	ldd	r24, Y+2	; 0x02
    20c8:	0e 94 ca 0f 	call	0x1f94	; 0x1f94 <ADC_voidChannelSellect>
			local_error =ADC_StartConversionBoling( (&copy_Pu8Data[i]) ) ;
    20cc:	8a 81       	ldd	r24, Y+2	; 0x02
    20ce:	88 2f       	mov	r24, r24
    20d0:	90 e0       	ldi	r25, 0x00	; 0
    20d2:	9c 01       	movw	r18, r24
    20d4:	22 0f       	add	r18, r18
    20d6:	33 1f       	adc	r19, r19
    20d8:	8b 81       	ldd	r24, Y+3	; 0x03
    20da:	9c 81       	ldd	r25, Y+4	; 0x04
    20dc:	82 0f       	add	r24, r18
    20de:	93 1f       	adc	r25, r19
    20e0:	0e 94 e8 0f 	call	0x1fd0	; 0x1fd0 <ADC_StartConversionBoling>
    20e4:	89 83       	std	Y+1, r24	; 0x01
{
	u8 i =4 ;
	ACD_ERROR_RETURN local_error =OK ;
	if(copy_Pu8Data!=NULL)
	{
		while(i!=0)
    20e6:	8a 81       	ldd	r24, Y+2	; 0x02
    20e8:	88 23       	and	r24, r24
    20ea:	51 f7       	brne	.-44     	; 0x20c0 <ADC_voidChannelMulBoling+0x22>
    20ec:	01 c0       	rjmp	.+2      	; 0x20f0 <ADC_voidChannelMulBoling+0x52>
		}

	}
	else
	{
		local_error =NULL_ERROR ;
    20ee:	19 82       	std	Y+1, r1	; 0x01
	}

	return  local_error ;
    20f0:	89 81       	ldd	r24, Y+1	; 0x01
}
    20f2:	0f 90       	pop	r0
    20f4:	0f 90       	pop	r0
    20f6:	0f 90       	pop	r0
    20f8:	0f 90       	pop	r0
    20fa:	cf 91       	pop	r28
    20fc:	df 91       	pop	r29
    20fe:	08 95       	ret

00002100 <ADC_Mapping>:
/*****************************************************************************************/



u16 ADC_Mapping( u16 x1 ,u16 x2 , u16 y1 ,u16 y2)
{
    2100:	ef 92       	push	r14
    2102:	ff 92       	push	r15
    2104:	0f 93       	push	r16
    2106:	1f 93       	push	r17
    2108:	df 93       	push	r29
    210a:	cf 93       	push	r28
    210c:	cd b7       	in	r28, 0x3d	; 61
    210e:	de b7       	in	r29, 0x3e	; 62
    2110:	2c 97       	sbiw	r28, 0x0c	; 12
    2112:	0f b6       	in	r0, 0x3f	; 63
    2114:	f8 94       	cli
    2116:	de bf       	out	0x3e, r29	; 62
    2118:	0f be       	out	0x3f, r0	; 63
    211a:	cd bf       	out	0x3d, r28	; 61
    211c:	9e 83       	std	Y+6, r25	; 0x06
    211e:	8d 83       	std	Y+5, r24	; 0x05
    2120:	78 87       	std	Y+8, r23	; 0x08
    2122:	6f 83       	std	Y+7, r22	; 0x07
    2124:	5a 87       	std	Y+10, r21	; 0x0a
    2126:	49 87       	std	Y+9, r20	; 0x09
    2128:	3c 87       	std	Y+12, r19	; 0x0c
    212a:	2b 87       	std	Y+11, r18	; 0x0b
	u16 data ;
	u16 local_adc_data = 0 ;
    212c:	1a 82       	std	Y+2, r1	; 0x02
    212e:	19 82       	std	Y+1, r1	; 0x01
#if TYPE_DATA ==RIGHT_DATA
	//store data from REG ( ADC_DATA )  to copy_Pu8Data
	local_adc_data = ADC_DATA     ;
    2130:	e4 e2       	ldi	r30, 0x24	; 36
    2132:	f0 e0       	ldi	r31, 0x00	; 0
    2134:	80 81       	ld	r24, Z
    2136:	91 81       	ldd	r25, Z+1	; 0x01
    2138:	9a 83       	std	Y+2, r25	; 0x02
    213a:	89 83       	std	Y+1, r24	; 0x01
#elif TYPE_DATA ==LEFT_DATA

	local_adc_data=((u16)ADC_DATA>>6) ;
#endif

	data =( ( (u32)(local_adc_data-x1)*(y2-y1) ) / (x2-x1) ) +y1 ;
    213c:	29 81       	ldd	r18, Y+1	; 0x01
    213e:	3a 81       	ldd	r19, Y+2	; 0x02
    2140:	8d 81       	ldd	r24, Y+5	; 0x05
    2142:	9e 81       	ldd	r25, Y+6	; 0x06
    2144:	a9 01       	movw	r20, r18
    2146:	48 1b       	sub	r20, r24
    2148:	59 0b       	sbc	r21, r25
    214a:	ca 01       	movw	r24, r20
    214c:	7c 01       	movw	r14, r24
    214e:	00 e0       	ldi	r16, 0x00	; 0
    2150:	10 e0       	ldi	r17, 0x00	; 0
    2152:	2b 85       	ldd	r18, Y+11	; 0x0b
    2154:	3c 85       	ldd	r19, Y+12	; 0x0c
    2156:	89 85       	ldd	r24, Y+9	; 0x09
    2158:	9a 85       	ldd	r25, Y+10	; 0x0a
    215a:	a9 01       	movw	r20, r18
    215c:	48 1b       	sub	r20, r24
    215e:	59 0b       	sbc	r21, r25
    2160:	ca 01       	movw	r24, r20
    2162:	9c 01       	movw	r18, r24
    2164:	40 e0       	ldi	r20, 0x00	; 0
    2166:	50 e0       	ldi	r21, 0x00	; 0
    2168:	c8 01       	movw	r24, r16
    216a:	b7 01       	movw	r22, r14
    216c:	0e 94 84 17 	call	0x2f08	; 0x2f08 <__mulsi3>
    2170:	7b 01       	movw	r14, r22
    2172:	8c 01       	movw	r16, r24
    2174:	2f 81       	ldd	r18, Y+7	; 0x07
    2176:	38 85       	ldd	r19, Y+8	; 0x08
    2178:	8d 81       	ldd	r24, Y+5	; 0x05
    217a:	9e 81       	ldd	r25, Y+6	; 0x06
    217c:	a9 01       	movw	r20, r18
    217e:	48 1b       	sub	r20, r24
    2180:	59 0b       	sbc	r21, r25
    2182:	ca 01       	movw	r24, r20
    2184:	9c 01       	movw	r18, r24
    2186:	40 e0       	ldi	r20, 0x00	; 0
    2188:	50 e0       	ldi	r21, 0x00	; 0
    218a:	c8 01       	movw	r24, r16
    218c:	b7 01       	movw	r22, r14
    218e:	0e 94 a3 17 	call	0x2f46	; 0x2f46 <__udivmodsi4>
    2192:	da 01       	movw	r26, r20
    2194:	c9 01       	movw	r24, r18
    2196:	9c 01       	movw	r18, r24
    2198:	89 85       	ldd	r24, Y+9	; 0x09
    219a:	9a 85       	ldd	r25, Y+10	; 0x0a
    219c:	82 0f       	add	r24, r18
    219e:	93 1f       	adc	r25, r19
    21a0:	9c 83       	std	Y+4, r25	; 0x04
    21a2:	8b 83       	std	Y+3, r24	; 0x03

	return  data ;
    21a4:	8b 81       	ldd	r24, Y+3	; 0x03
    21a6:	9c 81       	ldd	r25, Y+4	; 0x04
}
    21a8:	2c 96       	adiw	r28, 0x0c	; 12
    21aa:	0f b6       	in	r0, 0x3f	; 63
    21ac:	f8 94       	cli
    21ae:	de bf       	out	0x3e, r29	; 62
    21b0:	0f be       	out	0x3f, r0	; 63
    21b2:	cd bf       	out	0x3d, r28	; 61
    21b4:	cf 91       	pop	r28
    21b6:	df 91       	pop	r29
    21b8:	1f 91       	pop	r17
    21ba:	0f 91       	pop	r16
    21bc:	ff 90       	pop	r15
    21be:	ef 90       	pop	r14
    21c0:	08 95       	ret

000021c2 <LCD_voidInit>:



/***********************************************************************************/
void LCD_voidInit(void)
{
    21c2:	df 93       	push	r29
    21c4:	cf 93       	push	r28
    21c6:	cd b7       	in	r28, 0x3d	; 61
    21c8:	de b7       	in	r29, 0x3e	; 62
    21ca:	2e 97       	sbiw	r28, 0x0e	; 14
    21cc:	0f b6       	in	r0, 0x3f	; 63
    21ce:	f8 94       	cli
    21d0:	de bf       	out	0x3e, r29	; 62
    21d2:	0f be       	out	0x3f, r0	; 63
    21d4:	cd bf       	out	0x3d, r28	; 61
    21d6:	80 e0       	ldi	r24, 0x00	; 0
    21d8:	90 e0       	ldi	r25, 0x00	; 0
    21da:	a0 ef       	ldi	r26, 0xF0	; 240
    21dc:	b1 e4       	ldi	r27, 0x41	; 65
    21de:	8b 87       	std	Y+11, r24	; 0x0b
    21e0:	9c 87       	std	Y+12, r25	; 0x0c
    21e2:	ad 87       	std	Y+13, r26	; 0x0d
    21e4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21e6:	6b 85       	ldd	r22, Y+11	; 0x0b
    21e8:	7c 85       	ldd	r23, Y+12	; 0x0c
    21ea:	8d 85       	ldd	r24, Y+13	; 0x0d
    21ec:	9e 85       	ldd	r25, Y+14	; 0x0e
    21ee:	20 e0       	ldi	r18, 0x00	; 0
    21f0:	30 e0       	ldi	r19, 0x00	; 0
    21f2:	4a ef       	ldi	r20, 0xFA	; 250
    21f4:	54 e4       	ldi	r21, 0x44	; 68
    21f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21fa:	dc 01       	movw	r26, r24
    21fc:	cb 01       	movw	r24, r22
    21fe:	8f 83       	std	Y+7, r24	; 0x07
    2200:	98 87       	std	Y+8, r25	; 0x08
    2202:	a9 87       	std	Y+9, r26	; 0x09
    2204:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2206:	6f 81       	ldd	r22, Y+7	; 0x07
    2208:	78 85       	ldd	r23, Y+8	; 0x08
    220a:	89 85       	ldd	r24, Y+9	; 0x09
    220c:	9a 85       	ldd	r25, Y+10	; 0x0a
    220e:	20 e0       	ldi	r18, 0x00	; 0
    2210:	30 e0       	ldi	r19, 0x00	; 0
    2212:	40 e8       	ldi	r20, 0x80	; 128
    2214:	5f e3       	ldi	r21, 0x3F	; 63
    2216:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    221a:	88 23       	and	r24, r24
    221c:	2c f4       	brge	.+10     	; 0x2228 <LCD_voidInit+0x66>
		__ticks = 1;
    221e:	81 e0       	ldi	r24, 0x01	; 1
    2220:	90 e0       	ldi	r25, 0x00	; 0
    2222:	9e 83       	std	Y+6, r25	; 0x06
    2224:	8d 83       	std	Y+5, r24	; 0x05
    2226:	3f c0       	rjmp	.+126    	; 0x22a6 <LCD_voidInit+0xe4>
	else if (__tmp > 65535)
    2228:	6f 81       	ldd	r22, Y+7	; 0x07
    222a:	78 85       	ldd	r23, Y+8	; 0x08
    222c:	89 85       	ldd	r24, Y+9	; 0x09
    222e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2230:	20 e0       	ldi	r18, 0x00	; 0
    2232:	3f ef       	ldi	r19, 0xFF	; 255
    2234:	4f e7       	ldi	r20, 0x7F	; 127
    2236:	57 e4       	ldi	r21, 0x47	; 71
    2238:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    223c:	18 16       	cp	r1, r24
    223e:	4c f5       	brge	.+82     	; 0x2292 <LCD_voidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2240:	6b 85       	ldd	r22, Y+11	; 0x0b
    2242:	7c 85       	ldd	r23, Y+12	; 0x0c
    2244:	8d 85       	ldd	r24, Y+13	; 0x0d
    2246:	9e 85       	ldd	r25, Y+14	; 0x0e
    2248:	20 e0       	ldi	r18, 0x00	; 0
    224a:	30 e0       	ldi	r19, 0x00	; 0
    224c:	40 e2       	ldi	r20, 0x20	; 32
    224e:	51 e4       	ldi	r21, 0x41	; 65
    2250:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2254:	dc 01       	movw	r26, r24
    2256:	cb 01       	movw	r24, r22
    2258:	bc 01       	movw	r22, r24
    225a:	cd 01       	movw	r24, r26
    225c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2260:	dc 01       	movw	r26, r24
    2262:	cb 01       	movw	r24, r22
    2264:	9e 83       	std	Y+6, r25	; 0x06
    2266:	8d 83       	std	Y+5, r24	; 0x05
    2268:	0f c0       	rjmp	.+30     	; 0x2288 <LCD_voidInit+0xc6>
    226a:	88 ec       	ldi	r24, 0xC8	; 200
    226c:	90 e0       	ldi	r25, 0x00	; 0
    226e:	9c 83       	std	Y+4, r25	; 0x04
    2270:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2272:	8b 81       	ldd	r24, Y+3	; 0x03
    2274:	9c 81       	ldd	r25, Y+4	; 0x04
    2276:	01 97       	sbiw	r24, 0x01	; 1
    2278:	f1 f7       	brne	.-4      	; 0x2276 <LCD_voidInit+0xb4>
    227a:	9c 83       	std	Y+4, r25	; 0x04
    227c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    227e:	8d 81       	ldd	r24, Y+5	; 0x05
    2280:	9e 81       	ldd	r25, Y+6	; 0x06
    2282:	01 97       	sbiw	r24, 0x01	; 1
    2284:	9e 83       	std	Y+6, r25	; 0x06
    2286:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2288:	8d 81       	ldd	r24, Y+5	; 0x05
    228a:	9e 81       	ldd	r25, Y+6	; 0x06
    228c:	00 97       	sbiw	r24, 0x00	; 0
    228e:	69 f7       	brne	.-38     	; 0x226a <LCD_voidInit+0xa8>
    2290:	14 c0       	rjmp	.+40     	; 0x22ba <LCD_voidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2292:	6f 81       	ldd	r22, Y+7	; 0x07
    2294:	78 85       	ldd	r23, Y+8	; 0x08
    2296:	89 85       	ldd	r24, Y+9	; 0x09
    2298:	9a 85       	ldd	r25, Y+10	; 0x0a
    229a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    229e:	dc 01       	movw	r26, r24
    22a0:	cb 01       	movw	r24, r22
    22a2:	9e 83       	std	Y+6, r25	; 0x06
    22a4:	8d 83       	std	Y+5, r24	; 0x05
    22a6:	8d 81       	ldd	r24, Y+5	; 0x05
    22a8:	9e 81       	ldd	r25, Y+6	; 0x06
    22aa:	9a 83       	std	Y+2, r25	; 0x02
    22ac:	89 83       	std	Y+1, r24	; 0x01
    22ae:	89 81       	ldd	r24, Y+1	; 0x01
    22b0:	9a 81       	ldd	r25, Y+2	; 0x02
    22b2:	01 97       	sbiw	r24, 0x01	; 1
    22b4:	f1 f7       	brne	.-4      	; 0x22b2 <LCD_voidInit+0xf0>
    22b6:	9a 83       	std	Y+2, r25	; 0x02
    22b8:	89 83       	std	Y+1, r24	; 0x01
	/* Delay 30ms to ensure the initialization of the LCD driver */
	_delay_ms(30);

	/* Set Control pins as output */
	DIO_voidSetPinDirection(RS_PORT,RS_PIN,PIN_OUTPUT);
    22ba:	82 e0       	ldi	r24, 0x02	; 2
    22bc:	66 e0       	ldi	r22, 0x06	; 6
    22be:	41 e0       	ldi	r20, 0x01	; 1
    22c0:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>
	// DIO_voidSetPinDirection(RW_PORT,RW_PIN,PIN_OUTPUT);
	DIO_voidSetPinDirection(EN_PORT, EN_PIN,PIN_OUTPUT);
    22c4:	82 e0       	ldi	r24, 0x02	; 2
    22c6:	67 e0       	ldi	r22, 0x07	; 7
    22c8:	41 e0       	ldi	r20, 0x01	; 1
    22ca:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>

	/* Set Data Port Direction as output */
	DIO_voidSetPinDirection(D4_PORT,D4_PIN,PIN_OUTPUT);
    22ce:	82 e0       	ldi	r24, 0x02	; 2
    22d0:	62 e0       	ldi	r22, 0x02	; 2
    22d2:	41 e0       	ldi	r20, 0x01	; 1
    22d4:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(D5_PORT,D5_PIN,PIN_OUTPUT);
    22d8:	82 e0       	ldi	r24, 0x02	; 2
    22da:	63 e0       	ldi	r22, 0x03	; 3
    22dc:	41 e0       	ldi	r20, 0x01	; 1
    22de:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(D6_PORT,D6_PIN,PIN_OUTPUT);
    22e2:	82 e0       	ldi	r24, 0x02	; 2
    22e4:	64 e0       	ldi	r22, 0x04	; 4
    22e6:	41 e0       	ldi	r20, 0x01	; 1
    22e8:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(D7_PORT,D7_PIN,PIN_OUTPUT);
    22ec:	82 e0       	ldi	r24, 0x02	; 2
    22ee:	65 e0       	ldi	r22, 0x05	; 5
    22f0:	41 e0       	ldi	r20, 0x01	; 1
    22f2:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>

	/* Return Home */
	LCD_voidWriteCommand(RETURN_HOME );
    22f6:	82 e0       	ldi	r24, 0x02	; 2
    22f8:	0e 94 02 13 	call	0x2604	; 0x2604 <LCD_voidWriteCommand>

	/* Configure as 4-bit data mode*/
	LCD_voidWriteCommand(FUNCTION_SET_4BIT_2LINES_5X7_DOTS);
    22fc:	88 e2       	ldi	r24, 0x28	; 40
    22fe:	0e 94 02 13 	call	0x2604	; 0x2604 <LCD_voidWriteCommand>

	/*Display ON OFF Control */
	LCD_voidWriteCommand(DISPLAY_ON_CURSOR_OFF);
    2302:	8c e0       	ldi	r24, 0x0C	; 12
    2304:	0e 94 02 13 	call	0x2604	; 0x2604 <LCD_voidWriteCommand>

	/* Clear Display */
	LCD_voidWriteCommand(DISPLAY_CLEAR);
    2308:	81 e0       	ldi	r24, 0x01	; 1
    230a:	0e 94 02 13 	call	0x2604	; 0x2604 <LCD_voidWriteCommand>

	/*ENTRY MODE*/
	LCD_voidWriteCommand(ENTRY_MODE_SET);
    230e:	86 e0       	ldi	r24, 0x06	; 6
    2310:	0e 94 02 13 	call	0x2604	; 0x2604 <LCD_voidWriteCommand>

}
    2314:	2e 96       	adiw	r28, 0x0e	; 14
    2316:	0f b6       	in	r0, 0x3f	; 63
    2318:	f8 94       	cli
    231a:	de bf       	out	0x3e, r29	; 62
    231c:	0f be       	out	0x3f, r0	; 63
    231e:	cd bf       	out	0x3d, r28	; 61
    2320:	cf 91       	pop	r28
    2322:	df 91       	pop	r29
    2324:	08 95       	ret

00002326 <LCD_voidWriteBitsToSend>:
/***********************************************************************************/

static void LCD_voidWriteBitsToSend(u8 copy_u8Byte)
{
    2326:	df 93       	push	r29
    2328:	cf 93       	push	r28
    232a:	cd b7       	in	r28, 0x3d	; 61
    232c:	de b7       	in	r29, 0x3e	; 62
    232e:	6d 97       	sbiw	r28, 0x1d	; 29
    2330:	0f b6       	in	r0, 0x3f	; 63
    2332:	f8 94       	cli
    2334:	de bf       	out	0x3e, r29	; 62
    2336:	0f be       	out	0x3f, r0	; 63
    2338:	cd bf       	out	0x3d, r28	; 61
    233a:	8d 8f       	std	Y+29, r24	; 0x1d



	/*prepare 4 bits MSB to send */
	DIO_voidSetPinValue(D7_PORT,D7_PIN, GET_BIT(copy_u8Byte,PIN7) );
    233c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    233e:	98 2f       	mov	r25, r24
    2340:	99 1f       	adc	r25, r25
    2342:	99 27       	eor	r25, r25
    2344:	99 1f       	adc	r25, r25
    2346:	82 e0       	ldi	r24, 0x02	; 2
    2348:	65 e0       	ldi	r22, 0x05	; 5
    234a:	49 2f       	mov	r20, r25
    234c:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(D6_PORT,D6_PIN, GET_BIT(copy_u8Byte,PIN6) );
    2350:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2352:	82 95       	swap	r24
    2354:	86 95       	lsr	r24
    2356:	86 95       	lsr	r24
    2358:	83 70       	andi	r24, 0x03	; 3
    235a:	98 2f       	mov	r25, r24
    235c:	91 70       	andi	r25, 0x01	; 1
    235e:	82 e0       	ldi	r24, 0x02	; 2
    2360:	64 e0       	ldi	r22, 0x04	; 4
    2362:	49 2f       	mov	r20, r25
    2364:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(D5_PORT,D5_PIN, GET_BIT(copy_u8Byte,PIN5) );
    2368:	8d 8d       	ldd	r24, Y+29	; 0x1d
    236a:	82 95       	swap	r24
    236c:	86 95       	lsr	r24
    236e:	87 70       	andi	r24, 0x07	; 7
    2370:	98 2f       	mov	r25, r24
    2372:	91 70       	andi	r25, 0x01	; 1
    2374:	82 e0       	ldi	r24, 0x02	; 2
    2376:	63 e0       	ldi	r22, 0x03	; 3
    2378:	49 2f       	mov	r20, r25
    237a:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(D4_PORT,D4_PIN, GET_BIT(copy_u8Byte,PIN4) );
    237e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2380:	82 95       	swap	r24
    2382:	8f 70       	andi	r24, 0x0F	; 15
    2384:	98 2f       	mov	r25, r24
    2386:	91 70       	andi	r25, 0x01	; 1
    2388:	82 e0       	ldi	r24, 0x02	; 2
    238a:	62 e0       	ldi	r22, 0x02	; 2
    238c:	49 2f       	mov	r20, r25
    238e:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>

	/* open EN--> make it high --- then after 2m close EN -->make it low*/
	DIO_voidSetPinValue(EN_PORT,EN_PIN, PIN_HIGH);
    2392:	82 e0       	ldi	r24, 0x02	; 2
    2394:	67 e0       	ldi	r22, 0x07	; 7
    2396:	41 e0       	ldi	r20, 0x01	; 1
    2398:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>
    239c:	80 e0       	ldi	r24, 0x00	; 0
    239e:	90 e0       	ldi	r25, 0x00	; 0
    23a0:	a0 e0       	ldi	r26, 0x00	; 0
    23a2:	b0 e4       	ldi	r27, 0x40	; 64
    23a4:	89 8f       	std	Y+25, r24	; 0x19
    23a6:	9a 8f       	std	Y+26, r25	; 0x1a
    23a8:	ab 8f       	std	Y+27, r26	; 0x1b
    23aa:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23ac:	69 8d       	ldd	r22, Y+25	; 0x19
    23ae:	7a 8d       	ldd	r23, Y+26	; 0x1a
    23b0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    23b2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    23b4:	20 e0       	ldi	r18, 0x00	; 0
    23b6:	30 e0       	ldi	r19, 0x00	; 0
    23b8:	4a ef       	ldi	r20, 0xFA	; 250
    23ba:	54 e4       	ldi	r21, 0x44	; 68
    23bc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23c0:	dc 01       	movw	r26, r24
    23c2:	cb 01       	movw	r24, r22
    23c4:	8d 8b       	std	Y+21, r24	; 0x15
    23c6:	9e 8b       	std	Y+22, r25	; 0x16
    23c8:	af 8b       	std	Y+23, r26	; 0x17
    23ca:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    23cc:	6d 89       	ldd	r22, Y+21	; 0x15
    23ce:	7e 89       	ldd	r23, Y+22	; 0x16
    23d0:	8f 89       	ldd	r24, Y+23	; 0x17
    23d2:	98 8d       	ldd	r25, Y+24	; 0x18
    23d4:	20 e0       	ldi	r18, 0x00	; 0
    23d6:	30 e0       	ldi	r19, 0x00	; 0
    23d8:	40 e8       	ldi	r20, 0x80	; 128
    23da:	5f e3       	ldi	r21, 0x3F	; 63
    23dc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    23e0:	88 23       	and	r24, r24
    23e2:	2c f4       	brge	.+10     	; 0x23ee <LCD_voidWriteBitsToSend+0xc8>
		__ticks = 1;
    23e4:	81 e0       	ldi	r24, 0x01	; 1
    23e6:	90 e0       	ldi	r25, 0x00	; 0
    23e8:	9c 8b       	std	Y+20, r25	; 0x14
    23ea:	8b 8b       	std	Y+19, r24	; 0x13
    23ec:	3f c0       	rjmp	.+126    	; 0x246c <LCD_voidWriteBitsToSend+0x146>
	else if (__tmp > 65535)
    23ee:	6d 89       	ldd	r22, Y+21	; 0x15
    23f0:	7e 89       	ldd	r23, Y+22	; 0x16
    23f2:	8f 89       	ldd	r24, Y+23	; 0x17
    23f4:	98 8d       	ldd	r25, Y+24	; 0x18
    23f6:	20 e0       	ldi	r18, 0x00	; 0
    23f8:	3f ef       	ldi	r19, 0xFF	; 255
    23fa:	4f e7       	ldi	r20, 0x7F	; 127
    23fc:	57 e4       	ldi	r21, 0x47	; 71
    23fe:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2402:	18 16       	cp	r1, r24
    2404:	4c f5       	brge	.+82     	; 0x2458 <LCD_voidWriteBitsToSend+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2406:	69 8d       	ldd	r22, Y+25	; 0x19
    2408:	7a 8d       	ldd	r23, Y+26	; 0x1a
    240a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    240c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    240e:	20 e0       	ldi	r18, 0x00	; 0
    2410:	30 e0       	ldi	r19, 0x00	; 0
    2412:	40 e2       	ldi	r20, 0x20	; 32
    2414:	51 e4       	ldi	r21, 0x41	; 65
    2416:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    241a:	dc 01       	movw	r26, r24
    241c:	cb 01       	movw	r24, r22
    241e:	bc 01       	movw	r22, r24
    2420:	cd 01       	movw	r24, r26
    2422:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2426:	dc 01       	movw	r26, r24
    2428:	cb 01       	movw	r24, r22
    242a:	9c 8b       	std	Y+20, r25	; 0x14
    242c:	8b 8b       	std	Y+19, r24	; 0x13
    242e:	0f c0       	rjmp	.+30     	; 0x244e <LCD_voidWriteBitsToSend+0x128>
    2430:	88 ec       	ldi	r24, 0xC8	; 200
    2432:	90 e0       	ldi	r25, 0x00	; 0
    2434:	9a 8b       	std	Y+18, r25	; 0x12
    2436:	89 8b       	std	Y+17, r24	; 0x11
    2438:	89 89       	ldd	r24, Y+17	; 0x11
    243a:	9a 89       	ldd	r25, Y+18	; 0x12
    243c:	01 97       	sbiw	r24, 0x01	; 1
    243e:	f1 f7       	brne	.-4      	; 0x243c <LCD_voidWriteBitsToSend+0x116>
    2440:	9a 8b       	std	Y+18, r25	; 0x12
    2442:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2444:	8b 89       	ldd	r24, Y+19	; 0x13
    2446:	9c 89       	ldd	r25, Y+20	; 0x14
    2448:	01 97       	sbiw	r24, 0x01	; 1
    244a:	9c 8b       	std	Y+20, r25	; 0x14
    244c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    244e:	8b 89       	ldd	r24, Y+19	; 0x13
    2450:	9c 89       	ldd	r25, Y+20	; 0x14
    2452:	00 97       	sbiw	r24, 0x00	; 0
    2454:	69 f7       	brne	.-38     	; 0x2430 <LCD_voidWriteBitsToSend+0x10a>
    2456:	14 c0       	rjmp	.+40     	; 0x2480 <LCD_voidWriteBitsToSend+0x15a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2458:	6d 89       	ldd	r22, Y+21	; 0x15
    245a:	7e 89       	ldd	r23, Y+22	; 0x16
    245c:	8f 89       	ldd	r24, Y+23	; 0x17
    245e:	98 8d       	ldd	r25, Y+24	; 0x18
    2460:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2464:	dc 01       	movw	r26, r24
    2466:	cb 01       	movw	r24, r22
    2468:	9c 8b       	std	Y+20, r25	; 0x14
    246a:	8b 8b       	std	Y+19, r24	; 0x13
    246c:	8b 89       	ldd	r24, Y+19	; 0x13
    246e:	9c 89       	ldd	r25, Y+20	; 0x14
    2470:	98 8b       	std	Y+16, r25	; 0x10
    2472:	8f 87       	std	Y+15, r24	; 0x0f
    2474:	8f 85       	ldd	r24, Y+15	; 0x0f
    2476:	98 89       	ldd	r25, Y+16	; 0x10
    2478:	01 97       	sbiw	r24, 0x01	; 1
    247a:	f1 f7       	brne	.-4      	; 0x2478 <LCD_voidWriteBitsToSend+0x152>
    247c:	98 8b       	std	Y+16, r25	; 0x10
    247e:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	DIO_voidSetPinValue(EN_PORT,EN_PIN, PIN_LOW);
    2480:	82 e0       	ldi	r24, 0x02	; 2
    2482:	67 e0       	ldi	r22, 0x07	; 7
    2484:	40 e0       	ldi	r20, 0x00	; 0
    2486:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>


	/*prepare 4 bits LSB to send */
	DIO_voidSetPinValue(D7_PORT,D7_PIN, GET_BIT(copy_u8Byte,PIN3) );
    248a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    248c:	86 95       	lsr	r24
    248e:	86 95       	lsr	r24
    2490:	86 95       	lsr	r24
    2492:	98 2f       	mov	r25, r24
    2494:	91 70       	andi	r25, 0x01	; 1
    2496:	82 e0       	ldi	r24, 0x02	; 2
    2498:	65 e0       	ldi	r22, 0x05	; 5
    249a:	49 2f       	mov	r20, r25
    249c:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(D6_PORT,D6_PIN, GET_BIT(copy_u8Byte,PIN2) );
    24a0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    24a2:	86 95       	lsr	r24
    24a4:	86 95       	lsr	r24
    24a6:	98 2f       	mov	r25, r24
    24a8:	91 70       	andi	r25, 0x01	; 1
    24aa:	82 e0       	ldi	r24, 0x02	; 2
    24ac:	64 e0       	ldi	r22, 0x04	; 4
    24ae:	49 2f       	mov	r20, r25
    24b0:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(D5_PORT,D5_PIN, GET_BIT(copy_u8Byte,PIN1) );
    24b4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    24b6:	86 95       	lsr	r24
    24b8:	98 2f       	mov	r25, r24
    24ba:	91 70       	andi	r25, 0x01	; 1
    24bc:	82 e0       	ldi	r24, 0x02	; 2
    24be:	63 e0       	ldi	r22, 0x03	; 3
    24c0:	49 2f       	mov	r20, r25
    24c2:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(D4_PORT,D4_PIN, GET_BIT(copy_u8Byte,PIN0) );
    24c6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    24c8:	98 2f       	mov	r25, r24
    24ca:	91 70       	andi	r25, 0x01	; 1
    24cc:	82 e0       	ldi	r24, 0x02	; 2
    24ce:	62 e0       	ldi	r22, 0x02	; 2
    24d0:	49 2f       	mov	r20, r25
    24d2:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>

	/* open EN--> make it high --- then after 2m -- close EN -->make it low*/
	DIO_voidSetPinValue(EN_PORT,EN_PIN, PIN_HIGH);
    24d6:	82 e0       	ldi	r24, 0x02	; 2
    24d8:	67 e0       	ldi	r22, 0x07	; 7
    24da:	41 e0       	ldi	r20, 0x01	; 1
    24dc:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>
    24e0:	80 e0       	ldi	r24, 0x00	; 0
    24e2:	90 e0       	ldi	r25, 0x00	; 0
    24e4:	a0 e0       	ldi	r26, 0x00	; 0
    24e6:	b0 e4       	ldi	r27, 0x40	; 64
    24e8:	8b 87       	std	Y+11, r24	; 0x0b
    24ea:	9c 87       	std	Y+12, r25	; 0x0c
    24ec:	ad 87       	std	Y+13, r26	; 0x0d
    24ee:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    24f0:	6b 85       	ldd	r22, Y+11	; 0x0b
    24f2:	7c 85       	ldd	r23, Y+12	; 0x0c
    24f4:	8d 85       	ldd	r24, Y+13	; 0x0d
    24f6:	9e 85       	ldd	r25, Y+14	; 0x0e
    24f8:	20 e0       	ldi	r18, 0x00	; 0
    24fa:	30 e0       	ldi	r19, 0x00	; 0
    24fc:	4a ef       	ldi	r20, 0xFA	; 250
    24fe:	54 e4       	ldi	r21, 0x44	; 68
    2500:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2504:	dc 01       	movw	r26, r24
    2506:	cb 01       	movw	r24, r22
    2508:	8f 83       	std	Y+7, r24	; 0x07
    250a:	98 87       	std	Y+8, r25	; 0x08
    250c:	a9 87       	std	Y+9, r26	; 0x09
    250e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2510:	6f 81       	ldd	r22, Y+7	; 0x07
    2512:	78 85       	ldd	r23, Y+8	; 0x08
    2514:	89 85       	ldd	r24, Y+9	; 0x09
    2516:	9a 85       	ldd	r25, Y+10	; 0x0a
    2518:	20 e0       	ldi	r18, 0x00	; 0
    251a:	30 e0       	ldi	r19, 0x00	; 0
    251c:	40 e8       	ldi	r20, 0x80	; 128
    251e:	5f e3       	ldi	r21, 0x3F	; 63
    2520:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2524:	88 23       	and	r24, r24
    2526:	2c f4       	brge	.+10     	; 0x2532 <LCD_voidWriteBitsToSend+0x20c>
		__ticks = 1;
    2528:	81 e0       	ldi	r24, 0x01	; 1
    252a:	90 e0       	ldi	r25, 0x00	; 0
    252c:	9e 83       	std	Y+6, r25	; 0x06
    252e:	8d 83       	std	Y+5, r24	; 0x05
    2530:	3f c0       	rjmp	.+126    	; 0x25b0 <LCD_voidWriteBitsToSend+0x28a>
	else if (__tmp > 65535)
    2532:	6f 81       	ldd	r22, Y+7	; 0x07
    2534:	78 85       	ldd	r23, Y+8	; 0x08
    2536:	89 85       	ldd	r24, Y+9	; 0x09
    2538:	9a 85       	ldd	r25, Y+10	; 0x0a
    253a:	20 e0       	ldi	r18, 0x00	; 0
    253c:	3f ef       	ldi	r19, 0xFF	; 255
    253e:	4f e7       	ldi	r20, 0x7F	; 127
    2540:	57 e4       	ldi	r21, 0x47	; 71
    2542:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2546:	18 16       	cp	r1, r24
    2548:	4c f5       	brge	.+82     	; 0x259c <LCD_voidWriteBitsToSend+0x276>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    254a:	6b 85       	ldd	r22, Y+11	; 0x0b
    254c:	7c 85       	ldd	r23, Y+12	; 0x0c
    254e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2550:	9e 85       	ldd	r25, Y+14	; 0x0e
    2552:	20 e0       	ldi	r18, 0x00	; 0
    2554:	30 e0       	ldi	r19, 0x00	; 0
    2556:	40 e2       	ldi	r20, 0x20	; 32
    2558:	51 e4       	ldi	r21, 0x41	; 65
    255a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    255e:	dc 01       	movw	r26, r24
    2560:	cb 01       	movw	r24, r22
    2562:	bc 01       	movw	r22, r24
    2564:	cd 01       	movw	r24, r26
    2566:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    256a:	dc 01       	movw	r26, r24
    256c:	cb 01       	movw	r24, r22
    256e:	9e 83       	std	Y+6, r25	; 0x06
    2570:	8d 83       	std	Y+5, r24	; 0x05
    2572:	0f c0       	rjmp	.+30     	; 0x2592 <LCD_voidWriteBitsToSend+0x26c>
    2574:	88 ec       	ldi	r24, 0xC8	; 200
    2576:	90 e0       	ldi	r25, 0x00	; 0
    2578:	9c 83       	std	Y+4, r25	; 0x04
    257a:	8b 83       	std	Y+3, r24	; 0x03
    257c:	8b 81       	ldd	r24, Y+3	; 0x03
    257e:	9c 81       	ldd	r25, Y+4	; 0x04
    2580:	01 97       	sbiw	r24, 0x01	; 1
    2582:	f1 f7       	brne	.-4      	; 0x2580 <LCD_voidWriteBitsToSend+0x25a>
    2584:	9c 83       	std	Y+4, r25	; 0x04
    2586:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2588:	8d 81       	ldd	r24, Y+5	; 0x05
    258a:	9e 81       	ldd	r25, Y+6	; 0x06
    258c:	01 97       	sbiw	r24, 0x01	; 1
    258e:	9e 83       	std	Y+6, r25	; 0x06
    2590:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2592:	8d 81       	ldd	r24, Y+5	; 0x05
    2594:	9e 81       	ldd	r25, Y+6	; 0x06
    2596:	00 97       	sbiw	r24, 0x00	; 0
    2598:	69 f7       	brne	.-38     	; 0x2574 <LCD_voidWriteBitsToSend+0x24e>
    259a:	14 c0       	rjmp	.+40     	; 0x25c4 <LCD_voidWriteBitsToSend+0x29e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    259c:	6f 81       	ldd	r22, Y+7	; 0x07
    259e:	78 85       	ldd	r23, Y+8	; 0x08
    25a0:	89 85       	ldd	r24, Y+9	; 0x09
    25a2:	9a 85       	ldd	r25, Y+10	; 0x0a
    25a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25a8:	dc 01       	movw	r26, r24
    25aa:	cb 01       	movw	r24, r22
    25ac:	9e 83       	std	Y+6, r25	; 0x06
    25ae:	8d 83       	std	Y+5, r24	; 0x05
    25b0:	8d 81       	ldd	r24, Y+5	; 0x05
    25b2:	9e 81       	ldd	r25, Y+6	; 0x06
    25b4:	9a 83       	std	Y+2, r25	; 0x02
    25b6:	89 83       	std	Y+1, r24	; 0x01
    25b8:	89 81       	ldd	r24, Y+1	; 0x01
    25ba:	9a 81       	ldd	r25, Y+2	; 0x02
    25bc:	01 97       	sbiw	r24, 0x01	; 1
    25be:	f1 f7       	brne	.-4      	; 0x25bc <LCD_voidWriteBitsToSend+0x296>
    25c0:	9a 83       	std	Y+2, r25	; 0x02
    25c2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_voidSetPinValue(EN_PORT,EN_PIN, PIN_LOW);
    25c4:	82 e0       	ldi	r24, 0x02	; 2
    25c6:	67 e0       	ldi	r22, 0x07	; 7
    25c8:	40 e0       	ldi	r20, 0x00	; 0
    25ca:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>




}
    25ce:	6d 96       	adiw	r28, 0x1d	; 29
    25d0:	0f b6       	in	r0, 0x3f	; 63
    25d2:	f8 94       	cli
    25d4:	de bf       	out	0x3e, r29	; 62
    25d6:	0f be       	out	0x3f, r0	; 63
    25d8:	cd bf       	out	0x3d, r28	; 61
    25da:	cf 91       	pop	r28
    25dc:	df 91       	pop	r29
    25de:	08 95       	ret

000025e0 <LCD_voidWriteData>:



/***********************************************************************************/
void LCD_voidWriteData(u8 copy_u8data)
{
    25e0:	df 93       	push	r29
    25e2:	cf 93       	push	r28
    25e4:	0f 92       	push	r0
    25e6:	cd b7       	in	r28, 0x3d	; 61
    25e8:	de b7       	in	r29, 0x3e	; 62
    25ea:	89 83       	std	Y+1, r24	; 0x01
	/*Set RS to HIGH */
	DIO_voidSetPinValue(RS_PORT,RS_PIN,PIN_HIGH);
    25ec:	82 e0       	ldi	r24, 0x02	; 2
    25ee:	66 e0       	ldi	r22, 0x06	; 6
    25f0:	41 e0       	ldi	r20, 0x01	; 1
    25f2:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>

	LCD_voidWriteBitsToSend(copy_u8data);
    25f6:	89 81       	ldd	r24, Y+1	; 0x01
    25f8:	0e 94 93 11 	call	0x2326	; 0x2326 <LCD_voidWriteBitsToSend>
}
    25fc:	0f 90       	pop	r0
    25fe:	cf 91       	pop	r28
    2600:	df 91       	pop	r29
    2602:	08 95       	ret

00002604 <LCD_voidWriteCommand>:


/***********************************************************************************/

void LCD_voidWriteCommand(u8 copy_u8Command)
{
    2604:	df 93       	push	r29
    2606:	cf 93       	push	r28
    2608:	0f 92       	push	r0
    260a:	cd b7       	in	r28, 0x3d	; 61
    260c:	de b7       	in	r29, 0x3e	; 62
    260e:	89 83       	std	Y+1, r24	; 0x01
	/*Set RS to low */
	DIO_voidSetPinValue(RS_PORT,RS_PIN,PIN_LOW);
    2610:	82 e0       	ldi	r24, 0x02	; 2
    2612:	66 e0       	ldi	r22, 0x06	; 6
    2614:	40 e0       	ldi	r20, 0x00	; 0
    2616:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>


	LCD_voidWriteBitsToSend(copy_u8Command);
    261a:	89 81       	ldd	r24, Y+1	; 0x01
    261c:	0e 94 93 11 	call	0x2326	; 0x2326 <LCD_voidWriteBitsToSend>
}
    2620:	0f 90       	pop	r0
    2622:	cf 91       	pop	r28
    2624:	df 91       	pop	r29
    2626:	08 95       	ret

00002628 <LCD_voidWriteString>:
/***********************************************************************************/



void LCD_voidWriteString(u8 * copy_str)
{
    2628:	df 93       	push	r29
    262a:	cf 93       	push	r28
    262c:	00 d0       	rcall	.+0      	; 0x262e <LCD_voidWriteString+0x6>
    262e:	00 d0       	rcall	.+0      	; 0x2630 <LCD_voidWriteString+0x8>
    2630:	cd b7       	in	r28, 0x3d	; 61
    2632:	de b7       	in	r29, 0x3e	; 62
    2634:	9c 83       	std	Y+4, r25	; 0x04
    2636:	8b 83       	std	Y+3, r24	; 0x03

	u16 i= ZERO;
    2638:	1a 82       	std	Y+2, r1	; 0x02
    263a:	19 82       	std	Y+1, r1	; 0x01
    263c:	0f c0       	rjmp	.+30     	; 0x265c <LCD_voidWriteString+0x34>
	while(copy_str[i] != '\0')
	{
		LCD_voidWriteData(copy_str[i]);
    263e:	2b 81       	ldd	r18, Y+3	; 0x03
    2640:	3c 81       	ldd	r19, Y+4	; 0x04
    2642:	89 81       	ldd	r24, Y+1	; 0x01
    2644:	9a 81       	ldd	r25, Y+2	; 0x02
    2646:	f9 01       	movw	r30, r18
    2648:	e8 0f       	add	r30, r24
    264a:	f9 1f       	adc	r31, r25
    264c:	80 81       	ld	r24, Z
    264e:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <LCD_voidWriteData>
		i++;
    2652:	89 81       	ldd	r24, Y+1	; 0x01
    2654:	9a 81       	ldd	r25, Y+2	; 0x02
    2656:	01 96       	adiw	r24, 0x01	; 1
    2658:	9a 83       	std	Y+2, r25	; 0x02
    265a:	89 83       	std	Y+1, r24	; 0x01

void LCD_voidWriteString(u8 * copy_str)
{

	u16 i= ZERO;
	while(copy_str[i] != '\0')
    265c:	2b 81       	ldd	r18, Y+3	; 0x03
    265e:	3c 81       	ldd	r19, Y+4	; 0x04
    2660:	89 81       	ldd	r24, Y+1	; 0x01
    2662:	9a 81       	ldd	r25, Y+2	; 0x02
    2664:	f9 01       	movw	r30, r18
    2666:	e8 0f       	add	r30, r24
    2668:	f9 1f       	adc	r31, r25
    266a:	80 81       	ld	r24, Z
    266c:	88 23       	and	r24, r24
    266e:	39 f7       	brne	.-50     	; 0x263e <LCD_voidWriteString+0x16>
	{
		LCD_voidWriteData(copy_str[i]);
		i++;
	}
}
    2670:	0f 90       	pop	r0
    2672:	0f 90       	pop	r0
    2674:	0f 90       	pop	r0
    2676:	0f 90       	pop	r0
    2678:	cf 91       	pop	r28
    267a:	df 91       	pop	r29
    267c:	08 95       	ret

0000267e <LCD_voidGoToXY>:


/***********************************************************************************/
void LCD_voidGoToXY(u8 copy_u8row,u8 copy_u8col)
{
    267e:	df 93       	push	r29
    2680:	cf 93       	push	r28
    2682:	cd b7       	in	r28, 0x3d	; 61
    2684:	de b7       	in	r29, 0x3e	; 62
    2686:	27 97       	sbiw	r28, 0x07	; 7
    2688:	0f b6       	in	r0, 0x3f	; 63
    268a:	f8 94       	cli
    268c:	de bf       	out	0x3e, r29	; 62
    268e:	0f be       	out	0x3f, r0	; 63
    2690:	cd bf       	out	0x3d, r28	; 61
    2692:	8e 83       	std	Y+6, r24	; 0x06
    2694:	6f 83       	std	Y+7, r22	; 0x07
	 * 0x40 --> address row 1
	 * 0x14 --> address row 2
	 * 0x54 --> address row 3
	 * copy_u8col --> col num
	 * */
	u8 rows_address[4]={0x00,0x40,0x14,0x54};
    2696:	1a 82       	std	Y+2, r1	; 0x02
    2698:	80 e4       	ldi	r24, 0x40	; 64
    269a:	8b 83       	std	Y+3, r24	; 0x03
    269c:	84 e1       	ldi	r24, 0x14	; 20
    269e:	8c 83       	std	Y+4, r24	; 0x04
    26a0:	84 e5       	ldi	r24, 0x54	; 84
    26a2:	8d 83       	std	Y+5, r24	; 0x05

	u8 local_address=( rows_address[copy_u8row]  + copy_u8col ) + SET_DDRAM_ADDRESS ;
    26a4:	8e 81       	ldd	r24, Y+6	; 0x06
    26a6:	28 2f       	mov	r18, r24
    26a8:	30 e0       	ldi	r19, 0x00	; 0
    26aa:	ce 01       	movw	r24, r28
    26ac:	02 96       	adiw	r24, 0x02	; 2
    26ae:	fc 01       	movw	r30, r24
    26b0:	e2 0f       	add	r30, r18
    26b2:	f3 1f       	adc	r31, r19
    26b4:	90 81       	ld	r25, Z
    26b6:	8f 81       	ldd	r24, Y+7	; 0x07
    26b8:	89 0f       	add	r24, r25
    26ba:	80 58       	subi	r24, 0x80	; 128
    26bc:	89 83       	std	Y+1, r24	; 0x01

	LCD_voidWriteCommand(local_address) ;
    26be:	89 81       	ldd	r24, Y+1	; 0x01
    26c0:	0e 94 02 13 	call	0x2604	; 0x2604 <LCD_voidWriteCommand>

}
    26c4:	27 96       	adiw	r28, 0x07	; 7
    26c6:	0f b6       	in	r0, 0x3f	; 63
    26c8:	f8 94       	cli
    26ca:	de bf       	out	0x3e, r29	; 62
    26cc:	0f be       	out	0x3f, r0	; 63
    26ce:	cd bf       	out	0x3d, r28	; 61
    26d0:	cf 91       	pop	r28
    26d2:	df 91       	pop	r29
    26d4:	08 95       	ret

000026d6 <LCD_voidClear>:
}
 */
/***********************************************************************************/

void LCD_voidClear(void)
{
    26d6:	df 93       	push	r29
    26d8:	cf 93       	push	r28
    26da:	cd b7       	in	r28, 0x3d	; 61
    26dc:	de b7       	in	r29, 0x3e	; 62
	LCD_voidWriteCommand( DISPLAY_CLEAR);
    26de:	81 e0       	ldi	r24, 0x01	; 1
    26e0:	0e 94 02 13 	call	0x2604	; 0x2604 <LCD_voidWriteCommand>

}
    26e4:	cf 91       	pop	r28
    26e6:	df 91       	pop	r29
    26e8:	08 95       	ret

000026ea <LCD_voidWriteNumber>:

/***********************************************************************************/

void LCD_voidWriteNumber( u32 Copy_u8num )

{
    26ea:	0f 93       	push	r16
    26ec:	1f 93       	push	r17
    26ee:	df 93       	push	r29
    26f0:	cf 93       	push	r28
    26f2:	cd b7       	in	r28, 0x3d	; 61
    26f4:	de b7       	in	r29, 0x3e	; 62
    26f6:	63 97       	sbiw	r28, 0x13	; 19
    26f8:	0f b6       	in	r0, 0x3f	; 63
    26fa:	f8 94       	cli
    26fc:	de bf       	out	0x3e, r29	; 62
    26fe:	0f be       	out	0x3f, r0	; 63
    2700:	cd bf       	out	0x3d, r28	; 61
    2702:	68 8b       	std	Y+16, r22	; 0x10
    2704:	79 8b       	std	Y+17, r23	; 0x11
    2706:	8a 8b       	std	Y+18, r24	; 0x12
    2708:	9b 8b       	std	Y+19, r25	; 0x13
	u32 LOCAL_NUMBER=Copy_u8num ;
    270a:	88 89       	ldd	r24, Y+16	; 0x10
    270c:	99 89       	ldd	r25, Y+17	; 0x11
    270e:	aa 89       	ldd	r26, Y+18	; 0x12
    2710:	bb 89       	ldd	r27, Y+19	; 0x13
    2712:	8a 83       	std	Y+2, r24	; 0x02
    2714:	9b 83       	std	Y+3, r25	; 0x03
    2716:	ac 83       	std	Y+4, r26	; 0x04
    2718:	bd 83       	std	Y+5, r27	; 0x05
	u8 LOCAL_ARR[10]   ;
	u8 i=ZERO ;
    271a:	19 82       	std	Y+1, r1	; 0x01


	do
	{
		LOCAL_ARR[i]= ( (LOCAL_NUMBER%10)+'0' );
    271c:	89 81       	ldd	r24, Y+1	; 0x01
    271e:	08 2f       	mov	r16, r24
    2720:	10 e0       	ldi	r17, 0x00	; 0
    2722:	8a 81       	ldd	r24, Y+2	; 0x02
    2724:	9b 81       	ldd	r25, Y+3	; 0x03
    2726:	ac 81       	ldd	r26, Y+4	; 0x04
    2728:	bd 81       	ldd	r27, Y+5	; 0x05
    272a:	2a e0       	ldi	r18, 0x0A	; 10
    272c:	30 e0       	ldi	r19, 0x00	; 0
    272e:	40 e0       	ldi	r20, 0x00	; 0
    2730:	50 e0       	ldi	r21, 0x00	; 0
    2732:	bc 01       	movw	r22, r24
    2734:	cd 01       	movw	r24, r26
    2736:	0e 94 a3 17 	call	0x2f46	; 0x2f46 <__udivmodsi4>
    273a:	dc 01       	movw	r26, r24
    273c:	cb 01       	movw	r24, r22
    273e:	28 2f       	mov	r18, r24
    2740:	20 5d       	subi	r18, 0xD0	; 208
    2742:	ce 01       	movw	r24, r28
    2744:	06 96       	adiw	r24, 0x06	; 6
    2746:	fc 01       	movw	r30, r24
    2748:	e0 0f       	add	r30, r16
    274a:	f1 1f       	adc	r31, r17
    274c:	20 83       	st	Z, r18
		LOCAL_NUMBER=LOCAL_NUMBER/10 ;
    274e:	8a 81       	ldd	r24, Y+2	; 0x02
    2750:	9b 81       	ldd	r25, Y+3	; 0x03
    2752:	ac 81       	ldd	r26, Y+4	; 0x04
    2754:	bd 81       	ldd	r27, Y+5	; 0x05
    2756:	2a e0       	ldi	r18, 0x0A	; 10
    2758:	30 e0       	ldi	r19, 0x00	; 0
    275a:	40 e0       	ldi	r20, 0x00	; 0
    275c:	50 e0       	ldi	r21, 0x00	; 0
    275e:	bc 01       	movw	r22, r24
    2760:	cd 01       	movw	r24, r26
    2762:	0e 94 a3 17 	call	0x2f46	; 0x2f46 <__udivmodsi4>
    2766:	da 01       	movw	r26, r20
    2768:	c9 01       	movw	r24, r18
    276a:	8a 83       	std	Y+2, r24	; 0x02
    276c:	9b 83       	std	Y+3, r25	; 0x03
    276e:	ac 83       	std	Y+4, r26	; 0x04
    2770:	bd 83       	std	Y+5, r27	; 0x05
		i++ ;
    2772:	89 81       	ldd	r24, Y+1	; 0x01
    2774:	8f 5f       	subi	r24, 0xFF	; 255
    2776:	89 83       	std	Y+1, r24	; 0x01
	}
	while(LOCAL_NUMBER!=ZERO);
    2778:	8a 81       	ldd	r24, Y+2	; 0x02
    277a:	9b 81       	ldd	r25, Y+3	; 0x03
    277c:	ac 81       	ldd	r26, Y+4	; 0x04
    277e:	bd 81       	ldd	r27, Y+5	; 0x05
    2780:	00 97       	sbiw	r24, 0x00	; 0
    2782:	a1 05       	cpc	r26, r1
    2784:	b1 05       	cpc	r27, r1
    2786:	51 f6       	brne	.-108    	; 0x271c <LCD_voidWriteNumber+0x32>
    2788:	11 c0       	rjmp	.+34     	; 0x27ac <LCD_voidWriteNumber+0xc2>


	for(;i>0;i--)
	{
		LCD_voidWriteData(LOCAL_ARR[i-ONE]);
    278a:	89 81       	ldd	r24, Y+1	; 0x01
    278c:	88 2f       	mov	r24, r24
    278e:	90 e0       	ldi	r25, 0x00	; 0
    2790:	9c 01       	movw	r18, r24
    2792:	21 50       	subi	r18, 0x01	; 1
    2794:	30 40       	sbci	r19, 0x00	; 0
    2796:	ce 01       	movw	r24, r28
    2798:	06 96       	adiw	r24, 0x06	; 6
    279a:	fc 01       	movw	r30, r24
    279c:	e2 0f       	add	r30, r18
    279e:	f3 1f       	adc	r31, r19
    27a0:	80 81       	ld	r24, Z
    27a2:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <LCD_voidWriteData>
		i++ ;
	}
	while(LOCAL_NUMBER!=ZERO);


	for(;i>0;i--)
    27a6:	89 81       	ldd	r24, Y+1	; 0x01
    27a8:	81 50       	subi	r24, 0x01	; 1
    27aa:	89 83       	std	Y+1, r24	; 0x01
    27ac:	89 81       	ldd	r24, Y+1	; 0x01
    27ae:	88 23       	and	r24, r24
    27b0:	61 f7       	brne	.-40     	; 0x278a <LCD_voidWriteNumber+0xa0>
		LCD_voidWriteData(LOCAL_ARR[i-ONE]);
	}



}
    27b2:	63 96       	adiw	r28, 0x13	; 19
    27b4:	0f b6       	in	r0, 0x3f	; 63
    27b6:	f8 94       	cli
    27b8:	de bf       	out	0x3e, r29	; 62
    27ba:	0f be       	out	0x3f, r0	; 63
    27bc:	cd bf       	out	0x3d, r28	; 61
    27be:	cf 91       	pop	r28
    27c0:	df 91       	pop	r29
    27c2:	1f 91       	pop	r17
    27c4:	0f 91       	pop	r16
    27c6:	08 95       	ret

000027c8 <LCD_voidWriteSpecialCharToCGRAM>:

/***********************************************************************************/

void LCD_voidWriteSpecialCharToCGRAM(u8 *copy_u8data , u8 copy_u8ByteNum )

{
    27c8:	df 93       	push	r29
    27ca:	cf 93       	push	r28
    27cc:	00 d0       	rcall	.+0      	; 0x27ce <LCD_voidWriteSpecialCharToCGRAM+0x6>
    27ce:	00 d0       	rcall	.+0      	; 0x27d0 <LCD_voidWriteSpecialCharToCGRAM+0x8>
    27d0:	0f 92       	push	r0
    27d2:	cd b7       	in	r28, 0x3d	; 61
    27d4:	de b7       	in	r29, 0x3e	; 62
    27d6:	9c 83       	std	Y+4, r25	; 0x04
    27d8:	8b 83       	std	Y+3, r24	; 0x03
    27da:	6d 83       	std	Y+5, r22	; 0x05
	u8 Local_u8CGramAddrss ;
	u8 counter=ZERO ;
    27dc:	19 82       	std	Y+1, r1	; 0x01

	Local_u8CGramAddrss = ( (copy_u8ByteNum * EIGHT)+SET_CGRAM_ADDRESS ) ;
    27de:	8d 81       	ldd	r24, Y+5	; 0x05
    27e0:	88 2f       	mov	r24, r24
    27e2:	90 e0       	ldi	r25, 0x00	; 0
    27e4:	08 96       	adiw	r24, 0x08	; 8
    27e6:	88 0f       	add	r24, r24
    27e8:	99 1f       	adc	r25, r25
    27ea:	88 0f       	add	r24, r24
    27ec:	99 1f       	adc	r25, r25
    27ee:	88 0f       	add	r24, r24
    27f0:	99 1f       	adc	r25, r25
    27f2:	8a 83       	std	Y+2, r24	; 0x02

	LCD_voidWriteCommand( Local_u8CGramAddrss  ) ;
    27f4:	8a 81       	ldd	r24, Y+2	; 0x02
    27f6:	0e 94 02 13 	call	0x2604	; 0x2604 <LCD_voidWriteCommand>


	for(counter=ZERO;counter<EIGHT;counter++)
    27fa:	19 82       	std	Y+1, r1	; 0x01
    27fc:	0e c0       	rjmp	.+28     	; 0x281a <LCD_voidWriteSpecialCharToCGRAM+0x52>
	{
		LCD_voidWriteData(copy_u8data[counter]);
    27fe:	89 81       	ldd	r24, Y+1	; 0x01
    2800:	28 2f       	mov	r18, r24
    2802:	30 e0       	ldi	r19, 0x00	; 0
    2804:	8b 81       	ldd	r24, Y+3	; 0x03
    2806:	9c 81       	ldd	r25, Y+4	; 0x04
    2808:	fc 01       	movw	r30, r24
    280a:	e2 0f       	add	r30, r18
    280c:	f3 1f       	adc	r31, r19
    280e:	80 81       	ld	r24, Z
    2810:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <LCD_voidWriteData>
	Local_u8CGramAddrss = ( (copy_u8ByteNum * EIGHT)+SET_CGRAM_ADDRESS ) ;

	LCD_voidWriteCommand( Local_u8CGramAddrss  ) ;


	for(counter=ZERO;counter<EIGHT;counter++)
    2814:	89 81       	ldd	r24, Y+1	; 0x01
    2816:	8f 5f       	subi	r24, 0xFF	; 255
    2818:	89 83       	std	Y+1, r24	; 0x01
    281a:	89 81       	ldd	r24, Y+1	; 0x01
    281c:	88 30       	cpi	r24, 0x08	; 8
    281e:	78 f3       	brcs	.-34     	; 0x27fe <LCD_voidWriteSpecialCharToCGRAM+0x36>
	{
		LCD_voidWriteData(copy_u8data[counter]);
	}

}
    2820:	0f 90       	pop	r0
    2822:	0f 90       	pop	r0
    2824:	0f 90       	pop	r0
    2826:	0f 90       	pop	r0
    2828:	0f 90       	pop	r0
    282a:	cf 91       	pop	r28
    282c:	df 91       	pop	r29
    282e:	08 95       	ret

00002830 <LCD_voidDisplaySpecialChar>:

/***********************************************************************************/

void LCD_voidDisplaySpecialChar(u8 copy_u8ByteNum )
{
    2830:	df 93       	push	r29
    2832:	cf 93       	push	r28
    2834:	0f 92       	push	r0
    2836:	cd b7       	in	r28, 0x3d	; 61
    2838:	de b7       	in	r29, 0x3e	; 62
    283a:	89 83       	std	Y+1, r24	; 0x01

	LCD_voidWriteData(copy_u8ByteNum);
    283c:	89 81       	ldd	r24, Y+1	; 0x01
    283e:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <LCD_voidWriteData>

}
    2842:	0f 90       	pop	r0
    2844:	cf 91       	pop	r28
    2846:	df 91       	pop	r29
    2848:	08 95       	ret

0000284a <KPD_voidInit>:
 *                             Public Function Definition                            *
 *************************************************************************************/


void KPD_voidInit(void)
{
    284a:	df 93       	push	r29
    284c:	cf 93       	push	r28
    284e:	0f 92       	push	r0
    2850:	cd b7       	in	r28, 0x3d	; 61
    2852:	de b7       	in	r29, 0x3e	; 62

	u8 counter = ZERO ;
    2854:	19 82       	std	Y+1, r1	; 0x01

	for( counter=ZERO ; counter<ROW_SIZE ; counter++ )
    2856:	19 82       	std	Y+1, r1	; 0x01
    2858:	29 c0       	rjmp	.+82     	; 0x28ac <KPD_voidInit+0x62>
	{
		DIO_voidSetPinDirection( arr_ROW_port[counter] , arr_ROW_pins[counter] , PIN_OUTPUT ) ;
    285a:	89 81       	ldd	r24, Y+1	; 0x01
    285c:	88 2f       	mov	r24, r24
    285e:	90 e0       	ldi	r25, 0x00	; 0
    2860:	fc 01       	movw	r30, r24
    2862:	e2 58       	subi	r30, 0x82	; 130
    2864:	ff 4f       	sbci	r31, 0xFF	; 255
    2866:	20 81       	ld	r18, Z
    2868:	89 81       	ldd	r24, Y+1	; 0x01
    286a:	88 2f       	mov	r24, r24
    286c:	90 e0       	ldi	r25, 0x00	; 0
    286e:	fc 01       	movw	r30, r24
    2870:	e6 58       	subi	r30, 0x86	; 134
    2872:	ff 4f       	sbci	r31, 0xFF	; 255
    2874:	90 81       	ld	r25, Z
    2876:	82 2f       	mov	r24, r18
    2878:	69 2f       	mov	r22, r25
    287a:	41 e0       	ldi	r20, 0x01	; 1
    287c:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>
		DIO_voidSetPinValue( arr_ROW_port[counter] , arr_ROW_pins[counter] , PIN_HIGH ) ;
    2880:	89 81       	ldd	r24, Y+1	; 0x01
    2882:	88 2f       	mov	r24, r24
    2884:	90 e0       	ldi	r25, 0x00	; 0
    2886:	fc 01       	movw	r30, r24
    2888:	e2 58       	subi	r30, 0x82	; 130
    288a:	ff 4f       	sbci	r31, 0xFF	; 255
    288c:	20 81       	ld	r18, Z
    288e:	89 81       	ldd	r24, Y+1	; 0x01
    2890:	88 2f       	mov	r24, r24
    2892:	90 e0       	ldi	r25, 0x00	; 0
    2894:	fc 01       	movw	r30, r24
    2896:	e6 58       	subi	r30, 0x86	; 134
    2898:	ff 4f       	sbci	r31, 0xFF	; 255
    289a:	90 81       	ld	r25, Z
    289c:	82 2f       	mov	r24, r18
    289e:	69 2f       	mov	r22, r25
    28a0:	41 e0       	ldi	r20, 0x01	; 1
    28a2:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>
void KPD_voidInit(void)
{

	u8 counter = ZERO ;

	for( counter=ZERO ; counter<ROW_SIZE ; counter++ )
    28a6:	89 81       	ldd	r24, Y+1	; 0x01
    28a8:	8f 5f       	subi	r24, 0xFF	; 255
    28aa:	89 83       	std	Y+1, r24	; 0x01
    28ac:	89 81       	ldd	r24, Y+1	; 0x01
    28ae:	84 30       	cpi	r24, 0x04	; 4
    28b0:	a0 f2       	brcs	.-88     	; 0x285a <KPD_voidInit+0x10>
	{
		DIO_voidSetPinDirection( arr_ROW_port[counter] , arr_ROW_pins[counter] , PIN_OUTPUT ) ;
		DIO_voidSetPinValue( arr_ROW_port[counter] , arr_ROW_pins[counter] , PIN_HIGH ) ;
	}

	for( counter=ZERO ; counter<COL_SIZE ; counter++ )
    28b2:	19 82       	std	Y+1, r1	; 0x01
    28b4:	29 c0       	rjmp	.+82     	; 0x2908 <KPD_voidInit+0xbe>
	{

		DIO_voidSetPinDirection( arr_COL_port[counter] , arr_COL_pins[counter] , PIN_INPUT ) ;
    28b6:	89 81       	ldd	r24, Y+1	; 0x01
    28b8:	88 2f       	mov	r24, r24
    28ba:	90 e0       	ldi	r25, 0x00	; 0
    28bc:	fc 01       	movw	r30, r24
    28be:	ea 58       	subi	r30, 0x8A	; 138
    28c0:	ff 4f       	sbci	r31, 0xFF	; 255
    28c2:	20 81       	ld	r18, Z
    28c4:	89 81       	ldd	r24, Y+1	; 0x01
    28c6:	88 2f       	mov	r24, r24
    28c8:	90 e0       	ldi	r25, 0x00	; 0
    28ca:	fc 01       	movw	r30, r24
    28cc:	ee 58       	subi	r30, 0x8E	; 142
    28ce:	ff 4f       	sbci	r31, 0xFF	; 255
    28d0:	90 81       	ld	r25, Z
    28d2:	82 2f       	mov	r24, r18
    28d4:	69 2f       	mov	r22, r25
    28d6:	40 e0       	ldi	r20, 0x00	; 0
    28d8:	0e 94 30 0c 	call	0x1860	; 0x1860 <DIO_voidSetPinDirection>
		DIO_voidSetPinValue( arr_COL_port[counter] ,arr_COL_pins[counter] , PIN_HIGH ) ;
    28dc:	89 81       	ldd	r24, Y+1	; 0x01
    28de:	88 2f       	mov	r24, r24
    28e0:	90 e0       	ldi	r25, 0x00	; 0
    28e2:	fc 01       	movw	r30, r24
    28e4:	ea 58       	subi	r30, 0x8A	; 138
    28e6:	ff 4f       	sbci	r31, 0xFF	; 255
    28e8:	20 81       	ld	r18, Z
    28ea:	89 81       	ldd	r24, Y+1	; 0x01
    28ec:	88 2f       	mov	r24, r24
    28ee:	90 e0       	ldi	r25, 0x00	; 0
    28f0:	fc 01       	movw	r30, r24
    28f2:	ee 58       	subi	r30, 0x8E	; 142
    28f4:	ff 4f       	sbci	r31, 0xFF	; 255
    28f6:	90 81       	ld	r25, Z
    28f8:	82 2f       	mov	r24, r18
    28fa:	69 2f       	mov	r22, r25
    28fc:	41 e0       	ldi	r20, 0x01	; 1
    28fe:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>
	{
		DIO_voidSetPinDirection( arr_ROW_port[counter] , arr_ROW_pins[counter] , PIN_OUTPUT ) ;
		DIO_voidSetPinValue( arr_ROW_port[counter] , arr_ROW_pins[counter] , PIN_HIGH ) ;
	}

	for( counter=ZERO ; counter<COL_SIZE ; counter++ )
    2902:	89 81       	ldd	r24, Y+1	; 0x01
    2904:	8f 5f       	subi	r24, 0xFF	; 255
    2906:	89 83       	std	Y+1, r24	; 0x01
    2908:	89 81       	ldd	r24, Y+1	; 0x01
    290a:	84 30       	cpi	r24, 0x04	; 4
    290c:	a0 f2       	brcs	.-88     	; 0x28b6 <KPD_voidInit+0x6c>
		DIO_voidSetPinValue( arr_COL_port[counter] ,arr_COL_pins[counter] , PIN_HIGH ) ;

	}


}
    290e:	0f 90       	pop	r0
    2910:	cf 91       	pop	r28
    2912:	df 91       	pop	r29
    2914:	08 95       	ret

00002916 <KPD_voidGetPressedKey>:


/*****************************************************************************************/
u8 KPD_voidGetPressedKey(void)
{
    2916:	df 93       	push	r29
    2918:	cf 93       	push	r28
    291a:	cd b7       	in	r28, 0x3d	; 61
    291c:	de b7       	in	r29, 0x3e	; 62
    291e:	69 97       	sbiw	r28, 0x19	; 25
    2920:	0f b6       	in	r0, 0x3f	; 63
    2922:	f8 94       	cli
    2924:	de bf       	out	0x3e, r29	; 62
    2926:	0f be       	out	0x3f, r0	; 63
    2928:	cd bf       	out	0x3d, r28	; 61
	u8 counter1 ;                 //counter loop1
	u8 counter2 ;                 //counter loop2
	u8 get_key=KPD_NOT_PRESSED ;  //init val
    292a:	8f ef       	ldi	r24, 0xFF	; 255
    292c:	8a 83       	std	Y+2, r24	; 0x02
	u8 pin_val ;                  // to get val of pin if 0 or 1

	u8 SwitchVal[ROW_SIZE][COL_SIZE] = KEYPAD_ARR_VAL ;
    292e:	ce 01       	movw	r24, r28
    2930:	05 96       	adiw	r24, 0x05	; 5
    2932:	9e 8b       	std	Y+22, r25	; 0x16
    2934:	8d 8b       	std	Y+21, r24	; 0x15
    2936:	e2 e8       	ldi	r30, 0x82	; 130
    2938:	f0 e0       	ldi	r31, 0x00	; 0
    293a:	f8 8f       	std	Y+24, r31	; 0x18
    293c:	ef 8b       	std	Y+23, r30	; 0x17
    293e:	f0 e1       	ldi	r31, 0x10	; 16
    2940:	f9 8f       	std	Y+25, r31	; 0x19
    2942:	ef 89       	ldd	r30, Y+23	; 0x17
    2944:	f8 8d       	ldd	r31, Y+24	; 0x18
    2946:	00 80       	ld	r0, Z
    2948:	8f 89       	ldd	r24, Y+23	; 0x17
    294a:	98 8d       	ldd	r25, Y+24	; 0x18
    294c:	01 96       	adiw	r24, 0x01	; 1
    294e:	98 8f       	std	Y+24, r25	; 0x18
    2950:	8f 8b       	std	Y+23, r24	; 0x17
    2952:	ed 89       	ldd	r30, Y+21	; 0x15
    2954:	fe 89       	ldd	r31, Y+22	; 0x16
    2956:	00 82       	st	Z, r0
    2958:	8d 89       	ldd	r24, Y+21	; 0x15
    295a:	9e 89       	ldd	r25, Y+22	; 0x16
    295c:	01 96       	adiw	r24, 0x01	; 1
    295e:	9e 8b       	std	Y+22, r25	; 0x16
    2960:	8d 8b       	std	Y+21, r24	; 0x15
    2962:	99 8d       	ldd	r25, Y+25	; 0x19
    2964:	91 50       	subi	r25, 0x01	; 1
    2966:	99 8f       	std	Y+25, r25	; 0x19
    2968:	e9 8d       	ldd	r30, Y+25	; 0x19
    296a:	ee 23       	and	r30, r30
    296c:	51 f7       	brne	.-44     	; 0x2942 <KPD_voidGetPressedKey+0x2c>

	for(counter1=ZERO ; counter1 < ROW_SIZE ; counter1++ )
    296e:	1c 82       	std	Y+4, r1	; 0x04
    2970:	77 c0       	rjmp	.+238    	; 0x2a60 <KPD_voidGetPressedKey+0x14a>
	{
		DIO_voidSetPinValue(arr_ROW_port[counter1],arr_ROW_pins[counter1],PIN_LOW);
    2972:	8c 81       	ldd	r24, Y+4	; 0x04
    2974:	88 2f       	mov	r24, r24
    2976:	90 e0       	ldi	r25, 0x00	; 0
    2978:	fc 01       	movw	r30, r24
    297a:	e2 58       	subi	r30, 0x82	; 130
    297c:	ff 4f       	sbci	r31, 0xFF	; 255
    297e:	20 81       	ld	r18, Z
    2980:	8c 81       	ldd	r24, Y+4	; 0x04
    2982:	88 2f       	mov	r24, r24
    2984:	90 e0       	ldi	r25, 0x00	; 0
    2986:	fc 01       	movw	r30, r24
    2988:	e6 58       	subi	r30, 0x86	; 134
    298a:	ff 4f       	sbci	r31, 0xFF	; 255
    298c:	90 81       	ld	r25, Z
    298e:	82 2f       	mov	r24, r18
    2990:	69 2f       	mov	r22, r25
    2992:	40 e0       	ldi	r20, 0x00	; 0
    2994:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>

		for(counter2=ZERO ; counter2 < COL_SIZE ; counter2++ )
    2998:	1b 82       	std	Y+3, r1	; 0x03
    299a:	45 c0       	rjmp	.+138    	; 0x2a26 <KPD_voidGetPressedKey+0x110>
		{

			pin_val= DIO_u8GetBitValue( ( arr_COL_port[counter2] ) , (arr_COL_pins[counter2]) );
    299c:	8b 81       	ldd	r24, Y+3	; 0x03
    299e:	88 2f       	mov	r24, r24
    29a0:	90 e0       	ldi	r25, 0x00	; 0
    29a2:	fc 01       	movw	r30, r24
    29a4:	ea 58       	subi	r30, 0x8A	; 138
    29a6:	ff 4f       	sbci	r31, 0xFF	; 255
    29a8:	20 81       	ld	r18, Z
    29aa:	8b 81       	ldd	r24, Y+3	; 0x03
    29ac:	88 2f       	mov	r24, r24
    29ae:	90 e0       	ldi	r25, 0x00	; 0
    29b0:	fc 01       	movw	r30, r24
    29b2:	ee 58       	subi	r30, 0x8E	; 142
    29b4:	ff 4f       	sbci	r31, 0xFF	; 255
    29b6:	90 81       	ld	r25, Z
    29b8:	82 2f       	mov	r24, r18
    29ba:	69 2f       	mov	r22, r25
    29bc:	0e 94 38 0e 	call	0x1c70	; 0x1c70 <DIO_u8GetBitValue>
    29c0:	89 83       	std	Y+1, r24	; 0x01

			if(pin_val==KPD_PRESSED)
    29c2:	89 81       	ldd	r24, Y+1	; 0x01
    29c4:	88 23       	and	r24, r24
    29c6:	61 f5       	brne	.+88     	; 0x2a20 <KPD_voidGetPressedKey+0x10a>
			{
				get_key=SwitchVal[counter1][counter2]  ;
    29c8:	8c 81       	ldd	r24, Y+4	; 0x04
    29ca:	28 2f       	mov	r18, r24
    29cc:	30 e0       	ldi	r19, 0x00	; 0
    29ce:	8b 81       	ldd	r24, Y+3	; 0x03
    29d0:	48 2f       	mov	r20, r24
    29d2:	50 e0       	ldi	r21, 0x00	; 0
    29d4:	22 0f       	add	r18, r18
    29d6:	33 1f       	adc	r19, r19
    29d8:	22 0f       	add	r18, r18
    29da:	33 1f       	adc	r19, r19
    29dc:	ce 01       	movw	r24, r28
    29de:	01 96       	adiw	r24, 0x01	; 1
    29e0:	82 0f       	add	r24, r18
    29e2:	93 1f       	adc	r25, r19
    29e4:	84 0f       	add	r24, r20
    29e6:	95 1f       	adc	r25, r21
    29e8:	fc 01       	movw	r30, r24
    29ea:	34 96       	adiw	r30, 0x04	; 4
    29ec:	80 81       	ld	r24, Z
    29ee:	8a 83       	std	Y+2, r24	; 0x02
    29f0:	13 c0       	rjmp	.+38     	; 0x2a18 <KPD_voidGetPressedKey+0x102>

				while(pin_val==KPD_PRESSED)
				{
					pin_val=DIO_u8GetBitValue( ( arr_COL_port[counter2] ) , (arr_COL_pins[counter2]) );
    29f2:	8b 81       	ldd	r24, Y+3	; 0x03
    29f4:	88 2f       	mov	r24, r24
    29f6:	90 e0       	ldi	r25, 0x00	; 0
    29f8:	fc 01       	movw	r30, r24
    29fa:	ea 58       	subi	r30, 0x8A	; 138
    29fc:	ff 4f       	sbci	r31, 0xFF	; 255
    29fe:	20 81       	ld	r18, Z
    2a00:	8b 81       	ldd	r24, Y+3	; 0x03
    2a02:	88 2f       	mov	r24, r24
    2a04:	90 e0       	ldi	r25, 0x00	; 0
    2a06:	fc 01       	movw	r30, r24
    2a08:	ee 58       	subi	r30, 0x8E	; 142
    2a0a:	ff 4f       	sbci	r31, 0xFF	; 255
    2a0c:	90 81       	ld	r25, Z
    2a0e:	82 2f       	mov	r24, r18
    2a10:	69 2f       	mov	r22, r25
    2a12:	0e 94 38 0e 	call	0x1c70	; 0x1c70 <DIO_u8GetBitValue>
    2a16:	89 83       	std	Y+1, r24	; 0x01

			if(pin_val==KPD_PRESSED)
			{
				get_key=SwitchVal[counter1][counter2]  ;

				while(pin_val==KPD_PRESSED)
    2a18:	89 81       	ldd	r24, Y+1	; 0x01
    2a1a:	88 23       	and	r24, r24
    2a1c:	51 f3       	breq	.-44     	; 0x29f2 <KPD_voidGetPressedKey+0xdc>
    2a1e:	07 c0       	rjmp	.+14     	; 0x2a2e <KPD_voidGetPressedKey+0x118>

	for(counter1=ZERO ; counter1 < ROW_SIZE ; counter1++ )
	{
		DIO_voidSetPinValue(arr_ROW_port[counter1],arr_ROW_pins[counter1],PIN_LOW);

		for(counter2=ZERO ; counter2 < COL_SIZE ; counter2++ )
    2a20:	8b 81       	ldd	r24, Y+3	; 0x03
    2a22:	8f 5f       	subi	r24, 0xFF	; 255
    2a24:	8b 83       	std	Y+3, r24	; 0x03
    2a26:	8b 81       	ldd	r24, Y+3	; 0x03
    2a28:	84 30       	cpi	r24, 0x04	; 4
    2a2a:	08 f4       	brcc	.+2      	; 0x2a2e <KPD_voidGetPressedKey+0x118>
    2a2c:	b7 cf       	rjmp	.-146    	; 0x299c <KPD_voidGetPressedKey+0x86>
				break ;
			}

		}

		DIO_voidSetPinValue(arr_ROW_port[counter1],arr_ROW_pins[counter1],PIN_HIGH);
    2a2e:	8c 81       	ldd	r24, Y+4	; 0x04
    2a30:	88 2f       	mov	r24, r24
    2a32:	90 e0       	ldi	r25, 0x00	; 0
    2a34:	fc 01       	movw	r30, r24
    2a36:	e2 58       	subi	r30, 0x82	; 130
    2a38:	ff 4f       	sbci	r31, 0xFF	; 255
    2a3a:	20 81       	ld	r18, Z
    2a3c:	8c 81       	ldd	r24, Y+4	; 0x04
    2a3e:	88 2f       	mov	r24, r24
    2a40:	90 e0       	ldi	r25, 0x00	; 0
    2a42:	fc 01       	movw	r30, r24
    2a44:	e6 58       	subi	r30, 0x86	; 134
    2a46:	ff 4f       	sbci	r31, 0xFF	; 255
    2a48:	90 81       	ld	r25, Z
    2a4a:	82 2f       	mov	r24, r18
    2a4c:	69 2f       	mov	r22, r25
    2a4e:	41 e0       	ldi	r20, 0x01	; 1
    2a50:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <DIO_voidSetPinValue>
		if(get_key!=0xff)
    2a54:	8a 81       	ldd	r24, Y+2	; 0x02
    2a56:	8f 3f       	cpi	r24, 0xFF	; 255
    2a58:	39 f4       	brne	.+14     	; 0x2a68 <KPD_voidGetPressedKey+0x152>
	u8 get_key=KPD_NOT_PRESSED ;  //init val
	u8 pin_val ;                  // to get val of pin if 0 or 1

	u8 SwitchVal[ROW_SIZE][COL_SIZE] = KEYPAD_ARR_VAL ;

	for(counter1=ZERO ; counter1 < ROW_SIZE ; counter1++ )
    2a5a:	8c 81       	ldd	r24, Y+4	; 0x04
    2a5c:	8f 5f       	subi	r24, 0xFF	; 255
    2a5e:	8c 83       	std	Y+4, r24	; 0x04
    2a60:	8c 81       	ldd	r24, Y+4	; 0x04
    2a62:	84 30       	cpi	r24, 0x04	; 4
    2a64:	08 f4       	brcc	.+2      	; 0x2a68 <KPD_voidGetPressedKey+0x152>
    2a66:	85 cf       	rjmp	.-246    	; 0x2972 <KPD_voidGetPressedKey+0x5c>


	}


	return get_key;
    2a68:	8a 81       	ldd	r24, Y+2	; 0x02
}
    2a6a:	69 96       	adiw	r28, 0x19	; 25
    2a6c:	0f b6       	in	r0, 0x3f	; 63
    2a6e:	f8 94       	cli
    2a70:	de bf       	out	0x3e, r29	; 62
    2a72:	0f be       	out	0x3f, r0	; 63
    2a74:	cd bf       	out	0x3d, r28	; 61
    2a76:	cf 91       	pop	r28
    2a78:	df 91       	pop	r29
    2a7a:	08 95       	ret

00002a7c <H_EXT_EEPROM_void_Init>:




void H_EXT_EEPROM_void_Init(void)
{
    2a7c:	df 93       	push	r29
    2a7e:	cf 93       	push	r28
    2a80:	cd b7       	in	r28, 0x3d	; 61
    2a82:	de b7       	in	r29, 0x3e	; 62
	M_TWI_void_Init();
    2a84:	0e 94 c0 08 	call	0x1180	; 0x1180 <M_TWI_void_Init>
}
    2a88:	cf 91       	pop	r28
    2a8a:	df 91       	pop	r29
    2a8c:	08 95       	ret

00002a8e <H_EXT_EEPROM_void_Write>:


/***************************************************************************/

void H_EXT_EEPROM_void_Write(u16 Copy_u16ByteNo , u8 Copy_u8Data,u8 EP_NUM)
{
    2a8e:	df 93       	push	r29
    2a90:	cf 93       	push	r28
    2a92:	cd b7       	in	r28, 0x3d	; 61
    2a94:	de b7       	in	r29, 0x3e	; 62
    2a96:	62 97       	sbiw	r28, 0x12	; 18
    2a98:	0f b6       	in	r0, 0x3f	; 63
    2a9a:	f8 94       	cli
    2a9c:	de bf       	out	0x3e, r29	; 62
    2a9e:	0f be       	out	0x3f, r0	; 63
    2aa0:	cd bf       	out	0x3d, r28	; 61
    2aa2:	98 8b       	std	Y+16, r25	; 0x10
    2aa4:	8f 87       	std	Y+15, r24	; 0x0f
    2aa6:	69 8b       	std	Y+17, r22	; 0x11
    2aa8:	4a 8b       	std	Y+18, r20	; 0x12
 * for ex 900 ->  00000011 10000100
 * Copy_u8Data -> 'M'
 * EP_NUM EEPROM Number 0 or 1  for ex 1
 * */

M_TWI_u8_StartCondition();
    2aaa:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <M_TWI_u8_StartCondition>
                             /* For ex :      01010000 |   00000011 |00000100   = 01010111     */
M_TWI_u8_SendSlaveAddressWrite( EXT_EEPROM_ADDRESS_SEQ | (u8)(Copy_u16ByteNo>>8)|(EP_NUM<<2)  );
    2aae:	8f 85       	ldd	r24, Y+15	; 0x0f
    2ab0:	98 89       	ldd	r25, Y+16	; 0x10
    2ab2:	89 2f       	mov	r24, r25
    2ab4:	99 27       	eor	r25, r25
    2ab6:	80 65       	ori	r24, 0x50	; 80
    2ab8:	28 2f       	mov	r18, r24
    2aba:	30 e0       	ldi	r19, 0x00	; 0
    2abc:	8a 89       	ldd	r24, Y+18	; 0x12
    2abe:	88 2f       	mov	r24, r24
    2ac0:	90 e0       	ldi	r25, 0x00	; 0
    2ac2:	88 0f       	add	r24, r24
    2ac4:	99 1f       	adc	r25, r25
    2ac6:	88 0f       	add	r24, r24
    2ac8:	99 1f       	adc	r25, r25
    2aca:	82 2b       	or	r24, r18
    2acc:	93 2b       	or	r25, r19
    2ace:	0e 94 4b 09 	call	0x1296	; 0x1296 <M_TWI_u8_SendSlaveAddressWrite>

M_TWI_u8_SendByte( (u8)Copy_u16ByteNo);  /* For ex :     10000100    */
    2ad2:	8f 85       	ldd	r24, Y+15	; 0x0f
    2ad4:	88 2f       	mov	r24, r24
    2ad6:	90 e0       	ldi	r25, 0x00	; 0
    2ad8:	0e 94 ba 09 	call	0x1374	; 0x1374 <M_TWI_u8_SendByte>

M_TWI_u8_SendByte(Copy_u8Data); /* For ex : 'M'   */
    2adc:	89 89       	ldd	r24, Y+17	; 0x11
    2ade:	88 2f       	mov	r24, r24
    2ae0:	90 e0       	ldi	r25, 0x00	; 0
    2ae2:	0e 94 ba 09 	call	0x1374	; 0x1374 <M_TWI_u8_SendByte>

M_TWI_void_StopCondition();
    2ae6:	0e 94 0b 09 	call	0x1216	; 0x1216 <M_TWI_void_StopCondition>
    2aea:	80 e0       	ldi	r24, 0x00	; 0
    2aec:	90 e0       	ldi	r25, 0x00	; 0
    2aee:	a0 e2       	ldi	r26, 0x20	; 32
    2af0:	b1 e4       	ldi	r27, 0x41	; 65
    2af2:	8b 87       	std	Y+11, r24	; 0x0b
    2af4:	9c 87       	std	Y+12, r25	; 0x0c
    2af6:	ad 87       	std	Y+13, r26	; 0x0d
    2af8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2afa:	6b 85       	ldd	r22, Y+11	; 0x0b
    2afc:	7c 85       	ldd	r23, Y+12	; 0x0c
    2afe:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b00:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b02:	20 e0       	ldi	r18, 0x00	; 0
    2b04:	30 e0       	ldi	r19, 0x00	; 0
    2b06:	4a ef       	ldi	r20, 0xFA	; 250
    2b08:	54 e4       	ldi	r21, 0x44	; 68
    2b0a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b0e:	dc 01       	movw	r26, r24
    2b10:	cb 01       	movw	r24, r22
    2b12:	8f 83       	std	Y+7, r24	; 0x07
    2b14:	98 87       	std	Y+8, r25	; 0x08
    2b16:	a9 87       	std	Y+9, r26	; 0x09
    2b18:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2b1a:	6f 81       	ldd	r22, Y+7	; 0x07
    2b1c:	78 85       	ldd	r23, Y+8	; 0x08
    2b1e:	89 85       	ldd	r24, Y+9	; 0x09
    2b20:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b22:	20 e0       	ldi	r18, 0x00	; 0
    2b24:	30 e0       	ldi	r19, 0x00	; 0
    2b26:	40 e8       	ldi	r20, 0x80	; 128
    2b28:	5f e3       	ldi	r21, 0x3F	; 63
    2b2a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2b2e:	88 23       	and	r24, r24
    2b30:	2c f4       	brge	.+10     	; 0x2b3c <H_EXT_EEPROM_void_Write+0xae>
		__ticks = 1;
    2b32:	81 e0       	ldi	r24, 0x01	; 1
    2b34:	90 e0       	ldi	r25, 0x00	; 0
    2b36:	9e 83       	std	Y+6, r25	; 0x06
    2b38:	8d 83       	std	Y+5, r24	; 0x05
    2b3a:	3f c0       	rjmp	.+126    	; 0x2bba <H_EXT_EEPROM_void_Write+0x12c>
	else if (__tmp > 65535)
    2b3c:	6f 81       	ldd	r22, Y+7	; 0x07
    2b3e:	78 85       	ldd	r23, Y+8	; 0x08
    2b40:	89 85       	ldd	r24, Y+9	; 0x09
    2b42:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b44:	20 e0       	ldi	r18, 0x00	; 0
    2b46:	3f ef       	ldi	r19, 0xFF	; 255
    2b48:	4f e7       	ldi	r20, 0x7F	; 127
    2b4a:	57 e4       	ldi	r21, 0x47	; 71
    2b4c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2b50:	18 16       	cp	r1, r24
    2b52:	4c f5       	brge	.+82     	; 0x2ba6 <H_EXT_EEPROM_void_Write+0x118>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b54:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b56:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b58:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b5a:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b5c:	20 e0       	ldi	r18, 0x00	; 0
    2b5e:	30 e0       	ldi	r19, 0x00	; 0
    2b60:	40 e2       	ldi	r20, 0x20	; 32
    2b62:	51 e4       	ldi	r21, 0x41	; 65
    2b64:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b68:	dc 01       	movw	r26, r24
    2b6a:	cb 01       	movw	r24, r22
    2b6c:	bc 01       	movw	r22, r24
    2b6e:	cd 01       	movw	r24, r26
    2b70:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b74:	dc 01       	movw	r26, r24
    2b76:	cb 01       	movw	r24, r22
    2b78:	9e 83       	std	Y+6, r25	; 0x06
    2b7a:	8d 83       	std	Y+5, r24	; 0x05
    2b7c:	0f c0       	rjmp	.+30     	; 0x2b9c <H_EXT_EEPROM_void_Write+0x10e>
    2b7e:	88 ec       	ldi	r24, 0xC8	; 200
    2b80:	90 e0       	ldi	r25, 0x00	; 0
    2b82:	9c 83       	std	Y+4, r25	; 0x04
    2b84:	8b 83       	std	Y+3, r24	; 0x03
    2b86:	8b 81       	ldd	r24, Y+3	; 0x03
    2b88:	9c 81       	ldd	r25, Y+4	; 0x04
    2b8a:	01 97       	sbiw	r24, 0x01	; 1
    2b8c:	f1 f7       	brne	.-4      	; 0x2b8a <H_EXT_EEPROM_void_Write+0xfc>
    2b8e:	9c 83       	std	Y+4, r25	; 0x04
    2b90:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b92:	8d 81       	ldd	r24, Y+5	; 0x05
    2b94:	9e 81       	ldd	r25, Y+6	; 0x06
    2b96:	01 97       	sbiw	r24, 0x01	; 1
    2b98:	9e 83       	std	Y+6, r25	; 0x06
    2b9a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b9c:	8d 81       	ldd	r24, Y+5	; 0x05
    2b9e:	9e 81       	ldd	r25, Y+6	; 0x06
    2ba0:	00 97       	sbiw	r24, 0x00	; 0
    2ba2:	69 f7       	brne	.-38     	; 0x2b7e <H_EXT_EEPROM_void_Write+0xf0>
    2ba4:	14 c0       	rjmp	.+40     	; 0x2bce <H_EXT_EEPROM_void_Write+0x140>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ba6:	6f 81       	ldd	r22, Y+7	; 0x07
    2ba8:	78 85       	ldd	r23, Y+8	; 0x08
    2baa:	89 85       	ldd	r24, Y+9	; 0x09
    2bac:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bb2:	dc 01       	movw	r26, r24
    2bb4:	cb 01       	movw	r24, r22
    2bb6:	9e 83       	std	Y+6, r25	; 0x06
    2bb8:	8d 83       	std	Y+5, r24	; 0x05
    2bba:	8d 81       	ldd	r24, Y+5	; 0x05
    2bbc:	9e 81       	ldd	r25, Y+6	; 0x06
    2bbe:	9a 83       	std	Y+2, r25	; 0x02
    2bc0:	89 83       	std	Y+1, r24	; 0x01
    2bc2:	89 81       	ldd	r24, Y+1	; 0x01
    2bc4:	9a 81       	ldd	r25, Y+2	; 0x02
    2bc6:	01 97       	sbiw	r24, 0x01	; 1
    2bc8:	f1 f7       	brne	.-4      	; 0x2bc6 <H_EXT_EEPROM_void_Write+0x138>
    2bca:	9a 83       	std	Y+2, r25	; 0x02
    2bcc:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(10);
}
    2bce:	62 96       	adiw	r28, 0x12	; 18
    2bd0:	0f b6       	in	r0, 0x3f	; 63
    2bd2:	f8 94       	cli
    2bd4:	de bf       	out	0x3e, r29	; 62
    2bd6:	0f be       	out	0x3f, r0	; 63
    2bd8:	cd bf       	out	0x3d, r28	; 61
    2bda:	cf 91       	pop	r28
    2bdc:	df 91       	pop	r29
    2bde:	08 95       	ret

00002be0 <H_EXT_EEPROM_void_Read>:

/***************************************************************************/
u8   H_EXT_EEPROM_void_Read(u16 Copy_u16ByteNo,u8 EP_NUM)
{
    2be0:	df 93       	push	r29
    2be2:	cf 93       	push	r28
    2be4:	00 d0       	rcall	.+0      	; 0x2be6 <H_EXT_EEPROM_void_Read+0x6>
    2be6:	00 d0       	rcall	.+0      	; 0x2be8 <H_EXT_EEPROM_void_Read+0x8>
    2be8:	0f 92       	push	r0
    2bea:	cd b7       	in	r28, 0x3d	; 61
    2bec:	de b7       	in	r29, 0x3e	; 62
    2bee:	9c 83       	std	Y+4, r25	; 0x04
    2bf0:	8b 83       	std	Y+3, r24	; 0x03
    2bf2:	6d 83       	std	Y+5, r22	; 0x05
	/*Copy_u16ByteNo ->user pass num between 0 and 1023
	 * EP_NUM EEPROM Number 0 or 1  for ex 1   */
	u8 data = 0;
    2bf4:	19 82       	std	Y+1, r1	; 0x01
	u8 Local_u8Data=0 ;
    2bf6:	1a 82       	std	Y+2, r1	; 0x02


	data=M_TWI_u8_StartCondition();
    2bf8:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <M_TWI_u8_StartCondition>
    2bfc:	89 83       	std	Y+1, r24	; 0x01
	data=M_TWI_u8_SendSlaveAddressWrite(EXT_EEPROM_ADDRESS_SEQ | (u8)(Copy_u16ByteNo>>8)|(EP_NUM<<2));
    2bfe:	8b 81       	ldd	r24, Y+3	; 0x03
    2c00:	9c 81       	ldd	r25, Y+4	; 0x04
    2c02:	89 2f       	mov	r24, r25
    2c04:	99 27       	eor	r25, r25
    2c06:	80 65       	ori	r24, 0x50	; 80
    2c08:	28 2f       	mov	r18, r24
    2c0a:	30 e0       	ldi	r19, 0x00	; 0
    2c0c:	8d 81       	ldd	r24, Y+5	; 0x05
    2c0e:	88 2f       	mov	r24, r24
    2c10:	90 e0       	ldi	r25, 0x00	; 0
    2c12:	88 0f       	add	r24, r24
    2c14:	99 1f       	adc	r25, r25
    2c16:	88 0f       	add	r24, r24
    2c18:	99 1f       	adc	r25, r25
    2c1a:	82 2b       	or	r24, r18
    2c1c:	93 2b       	or	r25, r19
    2c1e:	0e 94 4b 09 	call	0x1296	; 0x1296 <M_TWI_u8_SendSlaveAddressWrite>
    2c22:	89 83       	std	Y+1, r24	; 0x01
	data=M_TWI_u8_SendByte((u8)Copy_u16ByteNo);
    2c24:	8b 81       	ldd	r24, Y+3	; 0x03
    2c26:	88 2f       	mov	r24, r24
    2c28:	90 e0       	ldi	r25, 0x00	; 0
    2c2a:	0e 94 ba 09 	call	0x1374	; 0x1374 <M_TWI_u8_SendByte>
    2c2e:	89 83       	std	Y+1, r24	; 0x01
	data=M_TWI_u8_RepeatedStart();
    2c30:	0e 94 20 09 	call	0x1240	; 0x1240 <M_TWI_u8_RepeatedStart>
    2c34:	89 83       	std	Y+1, r24	; 0x01
	data=M_TWI_u8_SendSlaveAddressRead( EXT_EEPROM_ADDRESS_SEQ | (u8)(Copy_u16ByteNo>>8)|(EP_NUM<<2));
    2c36:	8b 81       	ldd	r24, Y+3	; 0x03
    2c38:	9c 81       	ldd	r25, Y+4	; 0x04
    2c3a:	89 2f       	mov	r24, r25
    2c3c:	99 27       	eor	r25, r25
    2c3e:	80 65       	ori	r24, 0x50	; 80
    2c40:	28 2f       	mov	r18, r24
    2c42:	30 e0       	ldi	r19, 0x00	; 0
    2c44:	8d 81       	ldd	r24, Y+5	; 0x05
    2c46:	88 2f       	mov	r24, r24
    2c48:	90 e0       	ldi	r25, 0x00	; 0
    2c4a:	88 0f       	add	r24, r24
    2c4c:	99 1f       	adc	r25, r25
    2c4e:	88 0f       	add	r24, r24
    2c50:	99 1f       	adc	r25, r25
    2c52:	82 2b       	or	r24, r18
    2c54:	93 2b       	or	r25, r19
    2c56:	0e 94 84 09 	call	0x1308	; 0x1308 <M_TWI_u8_SendSlaveAddressRead>
    2c5a:	89 83       	std	Y+1, r24	; 0x01
	data=M_TWI_u8_ReadByte(&Local_u8Data);
    2c5c:	ce 01       	movw	r24, r28
    2c5e:	02 96       	adiw	r24, 0x02	; 2
    2c60:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <M_TWI_u8_ReadByte>
    2c64:	89 83       	std	Y+1, r24	; 0x01

	M_TWI_void_StopCondition();
    2c66:	0e 94 0b 09 	call	0x1216	; 0x1216 <M_TWI_void_StopCondition>
	//_delay_ms(10);

	return Local_u8Data;
    2c6a:	8a 81       	ldd	r24, Y+2	; 0x02
}
    2c6c:	0f 90       	pop	r0
    2c6e:	0f 90       	pop	r0
    2c70:	0f 90       	pop	r0
    2c72:	0f 90       	pop	r0
    2c74:	0f 90       	pop	r0
    2c76:	cf 91       	pop	r28
    2c78:	df 91       	pop	r29
    2c7a:	08 95       	ret

00002c7c <H_EXT_EEPROM_void_Write_Str>:

/***************************************************************************/
void H_EXT_EEPROM_void_Write_Str(u16 ByteNo , u8* DATA)
{
    2c7c:	df 93       	push	r29
    2c7e:	cf 93       	push	r28
    2c80:	00 d0       	rcall	.+0      	; 0x2c82 <H_EXT_EEPROM_void_Write_Str+0x6>
    2c82:	00 d0       	rcall	.+0      	; 0x2c84 <H_EXT_EEPROM_void_Write_Str+0x8>
    2c84:	00 d0       	rcall	.+0      	; 0x2c86 <H_EXT_EEPROM_void_Write_Str+0xa>
    2c86:	cd b7       	in	r28, 0x3d	; 61
    2c88:	de b7       	in	r29, 0x3e	; 62
    2c8a:	9c 83       	std	Y+4, r25	; 0x04
    2c8c:	8b 83       	std	Y+3, r24	; 0x03
    2c8e:	7e 83       	std	Y+6, r23	; 0x06
    2c90:	6d 83       	std	Y+5, r22	; 0x05
	s8 i = -1 ;
    2c92:	8f ef       	ldi	r24, 0xFF	; 255
    2c94:	8a 83       	std	Y+2, r24	; 0x02
	u8 BN=ByteNo ;
    2c96:	8b 81       	ldd	r24, Y+3	; 0x03
    2c98:	89 83       	std	Y+1, r24	; 0x01
       BN--;
    2c9a:	89 81       	ldd	r24, Y+1	; 0x01
    2c9c:	81 50       	subi	r24, 0x01	; 1
    2c9e:	89 83       	std	Y+1, r24	; 0x01
	do
	{
		i++ ;
    2ca0:	8a 81       	ldd	r24, Y+2	; 0x02
    2ca2:	8f 5f       	subi	r24, 0xFF	; 255
    2ca4:	8a 83       	std	Y+2, r24	; 0x02
		BN++;
    2ca6:	89 81       	ldd	r24, Y+1	; 0x01
    2ca8:	8f 5f       	subi	r24, 0xFF	; 255
    2caa:	89 83       	std	Y+1, r24	; 0x01
		H_EXT_EEPROM_void_Write(BN , DATA[i],0);
    2cac:	89 81       	ldd	r24, Y+1	; 0x01
    2cae:	48 2f       	mov	r20, r24
    2cb0:	50 e0       	ldi	r21, 0x00	; 0
    2cb2:	8a 81       	ldd	r24, Y+2	; 0x02
    2cb4:	28 2f       	mov	r18, r24
    2cb6:	33 27       	eor	r19, r19
    2cb8:	27 fd       	sbrc	r18, 7
    2cba:	30 95       	com	r19
    2cbc:	8d 81       	ldd	r24, Y+5	; 0x05
    2cbe:	9e 81       	ldd	r25, Y+6	; 0x06
    2cc0:	fc 01       	movw	r30, r24
    2cc2:	e2 0f       	add	r30, r18
    2cc4:	f3 1f       	adc	r31, r19
    2cc6:	20 81       	ld	r18, Z
    2cc8:	ca 01       	movw	r24, r20
    2cca:	62 2f       	mov	r22, r18
    2ccc:	40 e0       	ldi	r20, 0x00	; 0
    2cce:	0e 94 47 15 	call	0x2a8e	; 0x2a8e <H_EXT_EEPROM_void_Write>

	}while( DATA[i] != '\0' ) ;
    2cd2:	8a 81       	ldd	r24, Y+2	; 0x02
    2cd4:	28 2f       	mov	r18, r24
    2cd6:	33 27       	eor	r19, r19
    2cd8:	27 fd       	sbrc	r18, 7
    2cda:	30 95       	com	r19
    2cdc:	8d 81       	ldd	r24, Y+5	; 0x05
    2cde:	9e 81       	ldd	r25, Y+6	; 0x06
    2ce0:	fc 01       	movw	r30, r24
    2ce2:	e2 0f       	add	r30, r18
    2ce4:	f3 1f       	adc	r31, r19
    2ce6:	80 81       	ld	r24, Z
    2ce8:	88 23       	and	r24, r24
    2cea:	d1 f6       	brne	.-76     	; 0x2ca0 <H_EXT_EEPROM_void_Write_Str+0x24>


}
    2cec:	26 96       	adiw	r28, 0x06	; 6
    2cee:	0f b6       	in	r0, 0x3f	; 63
    2cf0:	f8 94       	cli
    2cf2:	de bf       	out	0x3e, r29	; 62
    2cf4:	0f be       	out	0x3f, r0	; 63
    2cf6:	cd bf       	out	0x3d, r28	; 61
    2cf8:	cf 91       	pop	r28
    2cfa:	df 91       	pop	r29
    2cfc:	08 95       	ret

00002cfe <H_EXT_EEPROM_void_Read_Str>:

/***************************************************************************/
void H_EXT_EEPROM_void_Read_Str(u16 ByteNo , u8* DATA)
{
    2cfe:	0f 93       	push	r16
    2d00:	1f 93       	push	r17
    2d02:	df 93       	push	r29
    2d04:	cf 93       	push	r28
    2d06:	00 d0       	rcall	.+0      	; 0x2d08 <H_EXT_EEPROM_void_Read_Str+0xa>
    2d08:	00 d0       	rcall	.+0      	; 0x2d0a <H_EXT_EEPROM_void_Read_Str+0xc>
    2d0a:	00 d0       	rcall	.+0      	; 0x2d0c <H_EXT_EEPROM_void_Read_Str+0xe>
    2d0c:	cd b7       	in	r28, 0x3d	; 61
    2d0e:	de b7       	in	r29, 0x3e	; 62
    2d10:	9c 83       	std	Y+4, r25	; 0x04
    2d12:	8b 83       	std	Y+3, r24	; 0x03
    2d14:	7e 83       	std	Y+6, r23	; 0x06
    2d16:	6d 83       	std	Y+5, r22	; 0x05
	s8 i = -1 ;
    2d18:	8f ef       	ldi	r24, 0xFF	; 255
    2d1a:	8a 83       	std	Y+2, r24	; 0x02
	u8 BN=ByteNo ;
    2d1c:	8b 81       	ldd	r24, Y+3	; 0x03
    2d1e:	89 83       	std	Y+1, r24	; 0x01
       BN--;
    2d20:	89 81       	ldd	r24, Y+1	; 0x01
    2d22:	81 50       	subi	r24, 0x01	; 1
    2d24:	89 83       	std	Y+1, r24	; 0x01
	do
	{
		i++ ;
    2d26:	8a 81       	ldd	r24, Y+2	; 0x02
    2d28:	8f 5f       	subi	r24, 0xFF	; 255
    2d2a:	8a 83       	std	Y+2, r24	; 0x02
		BN++;
    2d2c:	89 81       	ldd	r24, Y+1	; 0x01
    2d2e:	8f 5f       	subi	r24, 0xFF	; 255
    2d30:	89 83       	std	Y+1, r24	; 0x01
		DATA[i]= H_EXT_EEPROM_void_Read(BN,0);
    2d32:	8a 81       	ldd	r24, Y+2	; 0x02
    2d34:	28 2f       	mov	r18, r24
    2d36:	33 27       	eor	r19, r19
    2d38:	27 fd       	sbrc	r18, 7
    2d3a:	30 95       	com	r19
    2d3c:	8d 81       	ldd	r24, Y+5	; 0x05
    2d3e:	9e 81       	ldd	r25, Y+6	; 0x06
    2d40:	8c 01       	movw	r16, r24
    2d42:	02 0f       	add	r16, r18
    2d44:	13 1f       	adc	r17, r19
    2d46:	89 81       	ldd	r24, Y+1	; 0x01
    2d48:	88 2f       	mov	r24, r24
    2d4a:	90 e0       	ldi	r25, 0x00	; 0
    2d4c:	60 e0       	ldi	r22, 0x00	; 0
    2d4e:	0e 94 f0 15 	call	0x2be0	; 0x2be0 <H_EXT_EEPROM_void_Read>
    2d52:	f8 01       	movw	r30, r16
    2d54:	80 83       	st	Z, r24


	}while( DATA[i] != '\0' ) ;
    2d56:	8a 81       	ldd	r24, Y+2	; 0x02
    2d58:	28 2f       	mov	r18, r24
    2d5a:	33 27       	eor	r19, r19
    2d5c:	27 fd       	sbrc	r18, 7
    2d5e:	30 95       	com	r19
    2d60:	8d 81       	ldd	r24, Y+5	; 0x05
    2d62:	9e 81       	ldd	r25, Y+6	; 0x06
    2d64:	fc 01       	movw	r30, r24
    2d66:	e2 0f       	add	r30, r18
    2d68:	f3 1f       	adc	r31, r19
    2d6a:	80 81       	ld	r24, Z
    2d6c:	88 23       	and	r24, r24
    2d6e:	d9 f6       	brne	.-74     	; 0x2d26 <H_EXT_EEPROM_void_Read_Str+0x28>


}
    2d70:	26 96       	adiw	r28, 0x06	; 6
    2d72:	0f b6       	in	r0, 0x3f	; 63
    2d74:	f8 94       	cli
    2d76:	de bf       	out	0x3e, r29	; 62
    2d78:	0f be       	out	0x3f, r0	; 63
    2d7a:	cd bf       	out	0x3d, r28	; 61
    2d7c:	cf 91       	pop	r28
    2d7e:	df 91       	pop	r29
    2d80:	1f 91       	pop	r17
    2d82:	0f 91       	pop	r16
    2d84:	08 95       	ret

00002d86 <main>:
#ifndef F_CPU
#define F_CPU 8000000UL
#endif

int main()
{
    2d86:	df 93       	push	r29
    2d88:	cf 93       	push	r28
    2d8a:	cd b7       	in	r28, 0x3d	; 61
    2d8c:	de b7       	in	r29, 0x3e	; 62
    2d8e:	6e 97       	sbiw	r28, 0x1e	; 30
    2d90:	0f b6       	in	r0, 0x3f	; 63
    2d92:	f8 94       	cli
    2d94:	de bf       	out	0x3e, r29	; 62
    2d96:	0f be       	out	0x3f, r0	; 63
    2d98:	cd bf       	out	0x3d, r28	; 61
	M_TWI_void_Init();
    2d9a:	0e 94 c0 08 	call	0x1180	; 0x1180 <M_TWI_void_Init>
	u8 Message[] = "AMR_LABIB";
    2d9e:	ce 01       	movw	r24, r28
    2da0:	40 96       	adiw	r24, 0x10	; 16
    2da2:	9b 8f       	std	Y+27, r25	; 0x1b
    2da4:	8a 8f       	std	Y+26, r24	; 0x1a
    2da6:	e0 e6       	ldi	r30, 0x60	; 96
    2da8:	f0 e0       	ldi	r31, 0x00	; 0
    2daa:	fd 8f       	std	Y+29, r31	; 0x1d
    2dac:	ec 8f       	std	Y+28, r30	; 0x1c
    2dae:	fa e0       	ldi	r31, 0x0A	; 10
    2db0:	fe 8f       	std	Y+30, r31	; 0x1e
    2db2:	ec 8d       	ldd	r30, Y+28	; 0x1c
    2db4:	fd 8d       	ldd	r31, Y+29	; 0x1d
    2db6:	00 80       	ld	r0, Z
    2db8:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2dba:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2dbc:	01 96       	adiw	r24, 0x01	; 1
    2dbe:	9d 8f       	std	Y+29, r25	; 0x1d
    2dc0:	8c 8f       	std	Y+28, r24	; 0x1c
    2dc2:	ea 8d       	ldd	r30, Y+26	; 0x1a
    2dc4:	fb 8d       	ldd	r31, Y+27	; 0x1b
    2dc6:	00 82       	st	Z, r0
    2dc8:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2dca:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2dcc:	01 96       	adiw	r24, 0x01	; 1
    2dce:	9b 8f       	std	Y+27, r25	; 0x1b
    2dd0:	8a 8f       	std	Y+26, r24	; 0x1a
    2dd2:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2dd4:	91 50       	subi	r25, 0x01	; 1
    2dd6:	9e 8f       	std	Y+30, r25	; 0x1e
    2dd8:	ee 8d       	ldd	r30, Y+30	; 0x1e
    2dda:	ee 23       	and	r30, r30
    2ddc:	51 f7       	brne	.-44     	; 0x2db2 <main+0x2c>
	u8 i;
	while(1)
	{
		M_TWI_u8_StartCondition();
    2dde:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <M_TWI_u8_StartCondition>
		M_TWI_u8_SendSlaveAddressRead(0x01);
    2de2:	81 e0       	ldi	r24, 0x01	; 1
    2de4:	0e 94 84 09 	call	0x1308	; 0x1308 <M_TWI_u8_SendSlaveAddressRead>
		for (i = 0; Message[i] != '\0'; i++)
    2de8:	1f 86       	std	Y+15, r1	; 0x0f
    2dea:	0e c0       	rjmp	.+28     	; 0x2e08 <main+0x82>
		{
			M_TWI_u8_SendByte(Message[i]);
    2dec:	8f 85       	ldd	r24, Y+15	; 0x0f
    2dee:	28 2f       	mov	r18, r24
    2df0:	30 e0       	ldi	r19, 0x00	; 0
    2df2:	ce 01       	movw	r24, r28
    2df4:	40 96       	adiw	r24, 0x10	; 16
    2df6:	fc 01       	movw	r30, r24
    2df8:	e2 0f       	add	r30, r18
    2dfa:	f3 1f       	adc	r31, r19
    2dfc:	80 81       	ld	r24, Z
    2dfe:	0e 94 ba 09 	call	0x1374	; 0x1374 <M_TWI_u8_SendByte>
	u8 i;
	while(1)
	{
		M_TWI_u8_StartCondition();
		M_TWI_u8_SendSlaveAddressRead(0x01);
		for (i = 0; Message[i] != '\0'; i++)
    2e02:	8f 85       	ldd	r24, Y+15	; 0x0f
    2e04:	8f 5f       	subi	r24, 0xFF	; 255
    2e06:	8f 87       	std	Y+15, r24	; 0x0f
    2e08:	8f 85       	ldd	r24, Y+15	; 0x0f
    2e0a:	28 2f       	mov	r18, r24
    2e0c:	30 e0       	ldi	r19, 0x00	; 0
    2e0e:	ce 01       	movw	r24, r28
    2e10:	40 96       	adiw	r24, 0x10	; 16
    2e12:	fc 01       	movw	r30, r24
    2e14:	e2 0f       	add	r30, r18
    2e16:	f3 1f       	adc	r31, r19
    2e18:	80 81       	ld	r24, Z
    2e1a:	88 23       	and	r24, r24
    2e1c:	39 f7       	brne	.-50     	; 0x2dec <main+0x66>
		{
			M_TWI_u8_SendByte(Message[i]);

		}
		M_TWI_void_StopCondition();
    2e1e:	0e 94 0b 09 	call	0x1216	; 0x1216 <M_TWI_void_StopCondition>
    2e22:	80 e0       	ldi	r24, 0x00	; 0
    2e24:	90 e0       	ldi	r25, 0x00	; 0
    2e26:	aa e7       	ldi	r26, 0x7A	; 122
    2e28:	b4 e4       	ldi	r27, 0x44	; 68
    2e2a:	8b 87       	std	Y+11, r24	; 0x0b
    2e2c:	9c 87       	std	Y+12, r25	; 0x0c
    2e2e:	ad 87       	std	Y+13, r26	; 0x0d
    2e30:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e32:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e34:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e36:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e38:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e3a:	20 e0       	ldi	r18, 0x00	; 0
    2e3c:	30 e0       	ldi	r19, 0x00	; 0
    2e3e:	4a ef       	ldi	r20, 0xFA	; 250
    2e40:	54 e4       	ldi	r21, 0x44	; 68
    2e42:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e46:	dc 01       	movw	r26, r24
    2e48:	cb 01       	movw	r24, r22
    2e4a:	8f 83       	std	Y+7, r24	; 0x07
    2e4c:	98 87       	std	Y+8, r25	; 0x08
    2e4e:	a9 87       	std	Y+9, r26	; 0x09
    2e50:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2e52:	6f 81       	ldd	r22, Y+7	; 0x07
    2e54:	78 85       	ldd	r23, Y+8	; 0x08
    2e56:	89 85       	ldd	r24, Y+9	; 0x09
    2e58:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e5a:	20 e0       	ldi	r18, 0x00	; 0
    2e5c:	30 e0       	ldi	r19, 0x00	; 0
    2e5e:	40 e8       	ldi	r20, 0x80	; 128
    2e60:	5f e3       	ldi	r21, 0x3F	; 63
    2e62:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2e66:	88 23       	and	r24, r24
    2e68:	2c f4       	brge	.+10     	; 0x2e74 <main+0xee>
		__ticks = 1;
    2e6a:	81 e0       	ldi	r24, 0x01	; 1
    2e6c:	90 e0       	ldi	r25, 0x00	; 0
    2e6e:	9e 83       	std	Y+6, r25	; 0x06
    2e70:	8d 83       	std	Y+5, r24	; 0x05
    2e72:	3f c0       	rjmp	.+126    	; 0x2ef2 <main+0x16c>
	else if (__tmp > 65535)
    2e74:	6f 81       	ldd	r22, Y+7	; 0x07
    2e76:	78 85       	ldd	r23, Y+8	; 0x08
    2e78:	89 85       	ldd	r24, Y+9	; 0x09
    2e7a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e7c:	20 e0       	ldi	r18, 0x00	; 0
    2e7e:	3f ef       	ldi	r19, 0xFF	; 255
    2e80:	4f e7       	ldi	r20, 0x7F	; 127
    2e82:	57 e4       	ldi	r21, 0x47	; 71
    2e84:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2e88:	18 16       	cp	r1, r24
    2e8a:	4c f5       	brge	.+82     	; 0x2ede <main+0x158>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e8c:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e8e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e90:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e92:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e94:	20 e0       	ldi	r18, 0x00	; 0
    2e96:	30 e0       	ldi	r19, 0x00	; 0
    2e98:	40 e2       	ldi	r20, 0x20	; 32
    2e9a:	51 e4       	ldi	r21, 0x41	; 65
    2e9c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ea0:	dc 01       	movw	r26, r24
    2ea2:	cb 01       	movw	r24, r22
    2ea4:	bc 01       	movw	r22, r24
    2ea6:	cd 01       	movw	r24, r26
    2ea8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2eac:	dc 01       	movw	r26, r24
    2eae:	cb 01       	movw	r24, r22
    2eb0:	9e 83       	std	Y+6, r25	; 0x06
    2eb2:	8d 83       	std	Y+5, r24	; 0x05
    2eb4:	0f c0       	rjmp	.+30     	; 0x2ed4 <main+0x14e>
    2eb6:	88 ec       	ldi	r24, 0xC8	; 200
    2eb8:	90 e0       	ldi	r25, 0x00	; 0
    2eba:	9c 83       	std	Y+4, r25	; 0x04
    2ebc:	8b 83       	std	Y+3, r24	; 0x03
    2ebe:	8b 81       	ldd	r24, Y+3	; 0x03
    2ec0:	9c 81       	ldd	r25, Y+4	; 0x04
    2ec2:	01 97       	sbiw	r24, 0x01	; 1
    2ec4:	f1 f7       	brne	.-4      	; 0x2ec2 <main+0x13c>
    2ec6:	9c 83       	std	Y+4, r25	; 0x04
    2ec8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2eca:	8d 81       	ldd	r24, Y+5	; 0x05
    2ecc:	9e 81       	ldd	r25, Y+6	; 0x06
    2ece:	01 97       	sbiw	r24, 0x01	; 1
    2ed0:	9e 83       	std	Y+6, r25	; 0x06
    2ed2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ed4:	8d 81       	ldd	r24, Y+5	; 0x05
    2ed6:	9e 81       	ldd	r25, Y+6	; 0x06
    2ed8:	00 97       	sbiw	r24, 0x00	; 0
    2eda:	69 f7       	brne	.-38     	; 0x2eb6 <main+0x130>
    2edc:	80 cf       	rjmp	.-256    	; 0x2dde <main+0x58>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ede:	6f 81       	ldd	r22, Y+7	; 0x07
    2ee0:	78 85       	ldd	r23, Y+8	; 0x08
    2ee2:	89 85       	ldd	r24, Y+9	; 0x09
    2ee4:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ee6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2eea:	dc 01       	movw	r26, r24
    2eec:	cb 01       	movw	r24, r22
    2eee:	9e 83       	std	Y+6, r25	; 0x06
    2ef0:	8d 83       	std	Y+5, r24	; 0x05
    2ef2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ef4:	9e 81       	ldd	r25, Y+6	; 0x06
    2ef6:	9a 83       	std	Y+2, r25	; 0x02
    2ef8:	89 83       	std	Y+1, r24	; 0x01
    2efa:	89 81       	ldd	r24, Y+1	; 0x01
    2efc:	9a 81       	ldd	r25, Y+2	; 0x02
    2efe:	01 97       	sbiw	r24, 0x01	; 1
    2f00:	f1 f7       	brne	.-4      	; 0x2efe <main+0x178>
    2f02:	9a 83       	std	Y+2, r25	; 0x02
    2f04:	89 83       	std	Y+1, r24	; 0x01
    2f06:	6b cf       	rjmp	.-298    	; 0x2dde <main+0x58>

00002f08 <__mulsi3>:
    2f08:	62 9f       	mul	r22, r18
    2f0a:	d0 01       	movw	r26, r0
    2f0c:	73 9f       	mul	r23, r19
    2f0e:	f0 01       	movw	r30, r0
    2f10:	82 9f       	mul	r24, r18
    2f12:	e0 0d       	add	r30, r0
    2f14:	f1 1d       	adc	r31, r1
    2f16:	64 9f       	mul	r22, r20
    2f18:	e0 0d       	add	r30, r0
    2f1a:	f1 1d       	adc	r31, r1
    2f1c:	92 9f       	mul	r25, r18
    2f1e:	f0 0d       	add	r31, r0
    2f20:	83 9f       	mul	r24, r19
    2f22:	f0 0d       	add	r31, r0
    2f24:	74 9f       	mul	r23, r20
    2f26:	f0 0d       	add	r31, r0
    2f28:	65 9f       	mul	r22, r21
    2f2a:	f0 0d       	add	r31, r0
    2f2c:	99 27       	eor	r25, r25
    2f2e:	72 9f       	mul	r23, r18
    2f30:	b0 0d       	add	r27, r0
    2f32:	e1 1d       	adc	r30, r1
    2f34:	f9 1f       	adc	r31, r25
    2f36:	63 9f       	mul	r22, r19
    2f38:	b0 0d       	add	r27, r0
    2f3a:	e1 1d       	adc	r30, r1
    2f3c:	f9 1f       	adc	r31, r25
    2f3e:	bd 01       	movw	r22, r26
    2f40:	cf 01       	movw	r24, r30
    2f42:	11 24       	eor	r1, r1
    2f44:	08 95       	ret

00002f46 <__udivmodsi4>:
    2f46:	a1 e2       	ldi	r26, 0x21	; 33
    2f48:	1a 2e       	mov	r1, r26
    2f4a:	aa 1b       	sub	r26, r26
    2f4c:	bb 1b       	sub	r27, r27
    2f4e:	fd 01       	movw	r30, r26
    2f50:	0d c0       	rjmp	.+26     	; 0x2f6c <__udivmodsi4_ep>

00002f52 <__udivmodsi4_loop>:
    2f52:	aa 1f       	adc	r26, r26
    2f54:	bb 1f       	adc	r27, r27
    2f56:	ee 1f       	adc	r30, r30
    2f58:	ff 1f       	adc	r31, r31
    2f5a:	a2 17       	cp	r26, r18
    2f5c:	b3 07       	cpc	r27, r19
    2f5e:	e4 07       	cpc	r30, r20
    2f60:	f5 07       	cpc	r31, r21
    2f62:	20 f0       	brcs	.+8      	; 0x2f6c <__udivmodsi4_ep>
    2f64:	a2 1b       	sub	r26, r18
    2f66:	b3 0b       	sbc	r27, r19
    2f68:	e4 0b       	sbc	r30, r20
    2f6a:	f5 0b       	sbc	r31, r21

00002f6c <__udivmodsi4_ep>:
    2f6c:	66 1f       	adc	r22, r22
    2f6e:	77 1f       	adc	r23, r23
    2f70:	88 1f       	adc	r24, r24
    2f72:	99 1f       	adc	r25, r25
    2f74:	1a 94       	dec	r1
    2f76:	69 f7       	brne	.-38     	; 0x2f52 <__udivmodsi4_loop>
    2f78:	60 95       	com	r22
    2f7a:	70 95       	com	r23
    2f7c:	80 95       	com	r24
    2f7e:	90 95       	com	r25
    2f80:	9b 01       	movw	r18, r22
    2f82:	ac 01       	movw	r20, r24
    2f84:	bd 01       	movw	r22, r26
    2f86:	cf 01       	movw	r24, r30
    2f88:	08 95       	ret

00002f8a <__prologue_saves__>:
    2f8a:	2f 92       	push	r2
    2f8c:	3f 92       	push	r3
    2f8e:	4f 92       	push	r4
    2f90:	5f 92       	push	r5
    2f92:	6f 92       	push	r6
    2f94:	7f 92       	push	r7
    2f96:	8f 92       	push	r8
    2f98:	9f 92       	push	r9
    2f9a:	af 92       	push	r10
    2f9c:	bf 92       	push	r11
    2f9e:	cf 92       	push	r12
    2fa0:	df 92       	push	r13
    2fa2:	ef 92       	push	r14
    2fa4:	ff 92       	push	r15
    2fa6:	0f 93       	push	r16
    2fa8:	1f 93       	push	r17
    2faa:	cf 93       	push	r28
    2fac:	df 93       	push	r29
    2fae:	cd b7       	in	r28, 0x3d	; 61
    2fb0:	de b7       	in	r29, 0x3e	; 62
    2fb2:	ca 1b       	sub	r28, r26
    2fb4:	db 0b       	sbc	r29, r27
    2fb6:	0f b6       	in	r0, 0x3f	; 63
    2fb8:	f8 94       	cli
    2fba:	de bf       	out	0x3e, r29	; 62
    2fbc:	0f be       	out	0x3f, r0	; 63
    2fbe:	cd bf       	out	0x3d, r28	; 61
    2fc0:	09 94       	ijmp

00002fc2 <__epilogue_restores__>:
    2fc2:	2a 88       	ldd	r2, Y+18	; 0x12
    2fc4:	39 88       	ldd	r3, Y+17	; 0x11
    2fc6:	48 88       	ldd	r4, Y+16	; 0x10
    2fc8:	5f 84       	ldd	r5, Y+15	; 0x0f
    2fca:	6e 84       	ldd	r6, Y+14	; 0x0e
    2fcc:	7d 84       	ldd	r7, Y+13	; 0x0d
    2fce:	8c 84       	ldd	r8, Y+12	; 0x0c
    2fd0:	9b 84       	ldd	r9, Y+11	; 0x0b
    2fd2:	aa 84       	ldd	r10, Y+10	; 0x0a
    2fd4:	b9 84       	ldd	r11, Y+9	; 0x09
    2fd6:	c8 84       	ldd	r12, Y+8	; 0x08
    2fd8:	df 80       	ldd	r13, Y+7	; 0x07
    2fda:	ee 80       	ldd	r14, Y+6	; 0x06
    2fdc:	fd 80       	ldd	r15, Y+5	; 0x05
    2fde:	0c 81       	ldd	r16, Y+4	; 0x04
    2fe0:	1b 81       	ldd	r17, Y+3	; 0x03
    2fe2:	aa 81       	ldd	r26, Y+2	; 0x02
    2fe4:	b9 81       	ldd	r27, Y+1	; 0x01
    2fe6:	ce 0f       	add	r28, r30
    2fe8:	d1 1d       	adc	r29, r1
    2fea:	0f b6       	in	r0, 0x3f	; 63
    2fec:	f8 94       	cli
    2fee:	de bf       	out	0x3e, r29	; 62
    2ff0:	0f be       	out	0x3f, r0	; 63
    2ff2:	cd bf       	out	0x3d, r28	; 61
    2ff4:	ed 01       	movw	r28, r26
    2ff6:	08 95       	ret

00002ff8 <_exit>:
    2ff8:	f8 94       	cli

00002ffa <__stop_program>:
    2ffa:	ff cf       	rjmp	.-2      	; 0x2ffa <__stop_program>
