{"vcs1":{"timestamp_begin":1730969336.879542280, "rt":3.53, "ut":1.50, "st":0.26}}
{"vcselab":{"timestamp_begin":1730969340.502997819, "rt":1.71, "ut":0.31, "st":0.20}}
{"link":{"timestamp_begin":1730969342.289049894, "rt":0.35, "ut":0.14, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730969336.185358154}
{"VCS_COMP_START_TIME": 1730969336.185358154}
{"VCS_COMP_END_TIME": 1730969344.722807999}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 335408}}
{"stitch_vcselab": {"peak_mem": 231604}}
