--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Test.twx Test.ncd -o Test.twr Test.pcf -ucf VGA.ucf

Design file:              Test.ncd
Physical constraint file: Test.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
kbclk       |   -0.619(R)|      FAST  |    3.363(R)|      SLOW  |clk_BUFGP         |   0.000|
kbdata      |    1.084(R)|      FAST  |    0.404(R)|      SLOW  |clk_BUFGP         |   0.000|
set_color   |    0.238(R)|      FAST  |    1.662(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock RESET to Pad
------------+-----------------+------------+-----------------+------------+--------------------------------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                                 | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------------------------------+--------+
ledout<0>   |        12.959(F)|      SLOW  |         4.352(F)|      FAST  |cursor_controller/RESET_write_address[0]_AND_120_o|   0.000|
ledout<1>   |        13.214(F)|      SLOW  |         4.571(F)|      FAST  |cursor_controller/RESET_write_address[1]_AND_118_o|   0.000|
ledout<2>   |        12.833(F)|      SLOW  |         4.370(F)|      FAST  |cursor_controller/RESET_write_address[2]_AND_116_o|   0.000|
ledout<3>   |        12.048(F)|      SLOW  |         3.994(F)|      FAST  |cursor_controller/RESET_write_address[3]_AND_114_o|   0.000|
ledout<4>   |        13.017(F)|      SLOW  |         4.392(F)|      FAST  |cursor_controller/RESET_write_address[4]_AND_112_o|   0.000|
ledout<5>   |        13.705(F)|      SLOW  |         4.648(F)|      FAST  |cursor_controller/RESET_write_address[5]_AND_110_o|   0.000|
ledout<6>   |        12.764(F)|      SLOW  |         4.207(F)|      FAST  |cursor_controller/RESET_write_address[6]_AND_108_o|   0.000|
ledout<7>   |        13.673(F)|      SLOW  |         4.596(F)|      FAST  |cursor_controller/RESET_write_address[7]_AND_106_o|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------------------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
B<0>          |        13.809(R)|      SLOW  |         4.333(R)|      FAST  |clk_BUFGP         |   0.000|
B<1>          |        13.333(R)|      SLOW  |         4.244(R)|      FAST  |clk_BUFGP         |   0.000|
B<2>          |        13.646(R)|      SLOW  |         4.399(R)|      FAST  |clk_BUFGP         |   0.000|
B<3>          |        13.244(R)|      SLOW  |         4.140(R)|      FAST  |clk_BUFGP         |   0.000|
G<0>          |        13.141(R)|      SLOW  |         4.122(R)|      FAST  |clk_BUFGP         |   0.000|
G<1>          |        13.419(R)|      SLOW  |         4.321(R)|      FAST  |clk_BUFGP         |   0.000|
G<2>          |        13.134(R)|      SLOW  |         4.124(R)|      FAST  |clk_BUFGP         |   0.000|
G<3>          |        13.296(R)|      SLOW  |         4.203(R)|      FAST  |clk_BUFGP         |   0.000|
R<0>          |        12.835(R)|      SLOW  |         4.027(R)|      FAST  |clk_BUFGP         |   0.000|
R<1>          |        13.927(R)|      SLOW  |         4.578(R)|      FAST  |clk_BUFGP         |   0.000|
R<2>          |        13.196(R)|      SLOW  |         4.131(R)|      FAST  |clk_BUFGP         |   0.000|
R<3>          |        13.835(R)|      SLOW  |         4.592(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<0>     |        12.995(R)|      SLOW  |         4.090(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<1>     |        13.487(R)|      SLOW  |         4.191(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<2>     |        13.518(R)|      SLOW  |         4.393(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<3>     |        12.189(R)|      SLOW  |         3.657(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<4>     |        12.096(R)|      SLOW  |         3.631(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<5>     |        12.848(R)|      SLOW  |         4.002(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<6>     |        12.992(R)|      SLOW  |         3.933(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<7>     |        13.131(R)|      SLOW  |         4.006(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<0> |        13.269(R)|      SLOW  |         3.942(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<1> |        13.747(R)|      SLOW  |         4.033(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<2> |        14.136(R)|      SLOW  |         4.149(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<3> |        14.295(R)|      SLOW  |         4.286(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<4> |        13.248(R)|      SLOW  |         3.963(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<5> |        13.795(R)|      SLOW  |         4.151(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<6> |        13.561(R)|      SLOW  |         3.890(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<8> |        13.401(R)|      SLOW  |         4.077(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<9> |        13.159(R)|      SLOW  |         4.014(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<10>|        13.198(R)|      SLOW  |         4.196(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<11>|        13.511(R)|      SLOW  |         4.255(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RESET          |         |         |    1.096|    2.538|
clk            |         |         |    3.779|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RESET          |    3.984|    8.133|         |         |
clk            |    7.142|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jul 16 17:11:29 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 772 MB



