# Digital Logic with TL-Verilog and Makerchip

- explore and try makerchip:

![image](https://github.com/user-attachments/assets/87aa38aa-c63c-47ab-8a9b-0407cda55619)

![image](https://github.com/user-attachments/assets/3a26bdd1-ff93-4b78-9db6-b149407945af)

![image](https://github.com/user-attachments/assets/bb2b3cf3-9b0c-4b26-b6f4-c67913c69820)

- using vectors:

  ![image](https://github.com/user-attachments/assets/cf7f1ef9-a27a-46d5-863e-3e47bbb795ed)

![image](https://github.com/user-attachments/assets/93827fc1-f9ba-4c19-82d2-a93bdea3e838)

- creating mux:

![image](https://github.com/user-attachments/assets/aebe75ee-4317-4210-91d5-e4c0aca0297c)

  ![image](https://github.com/user-attachments/assets/c6af5377-adf4-46d2-94ee-dcc055d769b2)

- creating a calculator:

![image](https://github.com/user-attachments/assets/38b3b676-4b50-4ff8-9c60-7ec66d4b3c7f)

- create a counter:

![image](https://github.com/user-attachments/assets/38167474-cc29-4f22-bc03-ef145d2a531e)

![image](https://github.com/user-attachments/assets/f7132820-a029-45fc-b981-f91bdee25a87)

