

================================================================
== Vitis HLS Report for 'conv_combined'
================================================================
* Date:           Wed May 25 04:15:33 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                          Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3           |        ?|        ?|    13 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_52_4                                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_62_5                                           |        2|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_70_6                                           |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_71_7_VITIS_LOOP_72_8_VITIS_LOOP_73_9          |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_75_10                                       |        ?|        ?|     3 ~ ?|          -|          -|      ?|        no|
        |   +++ VITIS_LOOP_76_11                                     |        3|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_88_12                                          |        2|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_93_13_VITIS_LOOP_94_14_VITIS_LOOP_95_15        |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_96_16                                         |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_103_17_VITIS_LOOP_104_18                       |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_105_19                                        |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_106_20_VITIS_LOOP_107_21_VITIS_LOOP_108_22  |        ?|        ?|        11|          2|          1|      ?|       yes|
        |- VITIS_LOOP_120_23_VITIS_LOOP_121_24_VITIS_LOOP_122_25     |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_123_26                                        |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_131_27                                         |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_140_28                                         |        9|        ?|        10|          2|          1|  1 ~ ?|       yes|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 2, depth = 11
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 2
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 156
* Pipeline : 9
  Pipeline-0 : II = 1, D = 3, States = { 28 29 30 }
  Pipeline-1 : II = 1, D = 2, States = { 38 39 }
  Pipeline-2 : II = 1, D = 2, States = { 47 48 }
  Pipeline-3 : II = 1, D = 3, States = { 70 71 72 }
  Pipeline-4 : II = 2, D = 11, States = { 87 88 89 90 91 92 93 94 95 96 97 }
  Pipeline-5 : II = 1, D = 3, States = { 107 108 109 }
  Pipeline-6 : II = 1, D = 2, States = { 115 116 }
  Pipeline-7 : II = 1, D = 3, States = { 137 138 139 }
  Pipeline-8 : II = 2, D = 10, States = { 146 147 148 149 150 151 152 153 154 155 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 40 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 32 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 31 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 9 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 38 
40 --> 41 121 122 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 47 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 74 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 73 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 73 71 
71 --> 72 
72 --> 70 
73 --> 56 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 99 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 80 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 98 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 87 
98 --> 84 
99 --> 100 
100 --> 101 115 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 114 
106 --> 107 
107 --> 110 108 
108 --> 109 
109 --> 107 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 99 
115 --> 117 116 
116 --> 115 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 142 156 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 121 
130 --> 131 129 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 130 
136 --> 141 137 
137 --> 138 
138 --> 139 
139 --> 140 137 
140 --> 141 
141 --> 135 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 156 146 
146 --> 156 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 146 
156 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 157 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 158 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (1.00ns)   --->   "%debugip_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %debugip"   --->   Operation 159 'read' 'debugip_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 160 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 160 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 161 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW"   --->   Operation 161 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 162 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH"   --->   Operation 162 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 163 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W"   --->   Operation 163 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 164 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H"   --->   Operation 164 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 165 [1/1] (1.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %C"   --->   Operation 165 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 166 [1/1] (1.00ns)   --->   "%F_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %F"   --->   Operation 166 'read' 'F_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 167 [1/1] (1.00ns)   --->   "%debug_dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_dx"   --->   Operation 167 'read' 'debug_dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 168 [1/1] (1.00ns)   --->   "%debug_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %debug_x"   --->   Operation 168 'read' 'debug_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 169 [1/1] (1.00ns)   --->   "%db_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %db"   --->   Operation 169 'read' 'db_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 170 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 170 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 171 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 171 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 172 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 172 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%empty = trunc i32 %FH_read"   --->   Operation 173 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%empty_48 = trunc i32 %H_read"   --->   Operation 174 'trunc' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [conv_combined/main.cpp:37]   --->   Operation 175 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [conv_combined/main.cpp:38]   --->   Operation 176 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_33"   --->   Operation 177 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_2, i32 0, i32 0, void @empty_32, i32 0, i32 200, void @empty_34, void @empty_28, void @empty_32, i32 16, i32 16, i32 16, i32 16, void @empty_32, void @empty_32"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_2, i32 0, i32 0, void @empty_32, i32 0, i32 200, void @empty_15, void @empty_28, void @empty_32, i32 16, i32 16, i32 16, i32 16, void @empty_32, void @empty_32"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_35, i32 0, i32 0, void @empty_32, i32 2, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 183 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_35, i32 0, i32 0, void @empty_32, i32 2, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 186 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_37, void @empty_38, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_39"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_25, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_39"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_37, void @empty_10, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_39"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_25, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_39"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_35, i32 0, i32 0, void @empty_32, i32 2, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2"   --->   Operation 193 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 194 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_35, i32 0, i32 0, void @empty_32, i32 2, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2"   --->   Operation 196 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_37, void @empty_31, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_39"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_25, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_39"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_37, void @empty_11, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_39"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_25, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_39"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_37, void @empty_8, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_39"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_x, void @empty_25, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_39"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_37, void @empty_3, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_39"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_dx, void @empty_25, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_39"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %F"   --->   Operation 206 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_37, void @empty_4, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_25, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_37, void @empty_5, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_25, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 212 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_37, void @empty, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_25, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W"   --->   Operation 215 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_37, void @empty_12, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_25, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 218 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_37, void @empty_23, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_25, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 221 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_37, void @empty_6, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_25, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 224 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_37, void @empty_16, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_25, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debugip"   --->   Operation 227 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_37, void @empty_7, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debugip, void @empty_25, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_37, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln43 = sub i10 %empty_48, i10 %empty" [conv_combined/main.cpp:43]   --->   Operation 231 'sub' 'sub_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 232 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%outH = add i10 %sub_ln43, i10 1" [conv_combined/main.cpp:43]   --->   Operation 232 'add' 'outH' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 233 [1/1] (2.55ns)   --->   "%sub_ln44 = sub i32 %W_read, i32 %FW_read" [conv_combined/main.cpp:44]   --->   Operation 233 'sub' 'sub_ln44' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %sub_ln44" [conv_combined/main.cpp:44]   --->   Operation 234 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (2.55ns)   --->   "%outW = add i32 %sub_ln44, i32 1" [conv_combined/main.cpp:44]   --->   Operation 235 'add' 'outW' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_sgt  i32 %F_read, i32 0" [conv_combined/main.cpp:49]   --->   Operation 236 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %._crit_edge437, void %.lr.ph456" [conv_combined/main.cpp:49]   --->   Operation 237 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%cast = zext i32 %C_read"   --->   Operation 238 'zext' 'cast' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %FH_read"   --->   Operation 239 'zext' 'cast2' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 240 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast2"   --->   Operation 240 'mul' 'bound' <Predicate = (icmp_ln49)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 241 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast2"   --->   Operation 241 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%empty_49 = trunc i32 %F_read"   --->   Operation 242 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%cast3 = zext i31 %empty_49"   --->   Operation 243 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%cast4 = zext i64 %bound"   --->   Operation 244 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [5/5] (6.97ns)   --->   "%bound5 = mul i95 %cast3, i95 %cast4"   --->   Operation 245 'mul' 'bound5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 246 [4/5] (6.97ns)   --->   "%bound5 = mul i95 %cast3, i95 %cast4"   --->   Operation 246 'mul' 'bound5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 247 [3/5] (6.97ns)   --->   "%bound5 = mul i95 %cast3, i95 %cast4"   --->   Operation 247 'mul' 'bound5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 248 [2/5] (6.97ns)   --->   "%bound5 = mul i95 %cast3, i95 %cast4"   --->   Operation 248 'mul' 'bound5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 249 [1/1] (2.47ns)   --->   "%cmp57438 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 249 'icmp' 'cmp57438' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %FH_read" [conv_combined/main.cpp:49]   --->   Operation 250 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i32 %C_read" [conv_combined/main.cpp:49]   --->   Operation 251 'trunc' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%empty_50 = trunc i32 %FW_read"   --->   Operation 252 'trunc' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/5] (6.97ns)   --->   "%bound5 = mul i95 %cast3, i95 %cast4"   --->   Operation 253 'mul' 'bound5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (2.47ns)   --->   "%icmp_ln51 = icmp_eq  i32 %FH_read, i32 0" [conv_combined/main.cpp:51]   --->   Operation 254 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 255 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [conv_combined/main.cpp:49]   --->   Operation 255 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i95 0, void %.lr.ph456, i95 %add_ln49_1, void %._crit_edge442" [conv_combined/main.cpp:49]   --->   Operation 256 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %.lr.ph456, i31 %select_ln49_2, void %._crit_edge442" [conv_combined/main.cpp:49]   --->   Operation 257 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (4.40ns)   --->   "%add_ln49_1 = add i95 %indvar_flatten22, i95 1" [conv_combined/main.cpp:49]   --->   Operation 258 'add' 'add_ln49_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [2/2] (6.91ns)   --->   "%empty_51 = mul i31 %i, i31 %trunc_ln49_1" [conv_combined/main.cpp:49]   --->   Operation 259 'mul' 'empty_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (3.11ns)   --->   "%icmp_ln49_1 = icmp_eq  i95 %indvar_flatten22, i95 %bound5" [conv_combined/main.cpp:49]   --->   Operation 260 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 261 [1/2] (6.91ns)   --->   "%empty_51 = mul i31 %i, i31 %trunc_ln49_1" [conv_combined/main.cpp:49]   --->   Operation 261 'mul' 'empty_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph456, i64 %select_ln50_4, void %._crit_edge442" [conv_combined/main.cpp:50]   --->   Operation 262 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph456, i32 %select_ln50_3, void %._crit_edge442" [conv_combined/main.cpp:50]   --->   Operation 263 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %.lr.ph456, i32 %add_ln51, void %._crit_edge442" [conv_combined/main.cpp:51]   --->   Operation 264 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i32 %j" [conv_combined/main.cpp:50]   --->   Operation 265 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (2.52ns)   --->   "%tmp = add i31 %trunc_ln50, i31 %empty_51" [conv_combined/main.cpp:50]   --->   Operation 266 'add' 'tmp' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %j" [conv_combined/main.cpp:53]   --->   Operation 267 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49_1, void %._crit_edge452.loopexit, void %.lr.ph436" [conv_combined/main.cpp:49]   --->   Operation 268 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (2.52ns)   --->   "%add_ln49 = add i31 %i, i31 1" [conv_combined/main.cpp:49]   --->   Operation 269 'add' 'add_ln49' <Predicate = (!icmp_ln49_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (2.77ns)   --->   "%icmp_ln50 = icmp_eq  i64 %indvar_flatten, i64 %bound" [conv_combined/main.cpp:50]   --->   Operation 270 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln49_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.73ns)   --->   "%select_ln49_2 = select i1 %icmp_ln50, i31 %add_ln49, i31 %i" [conv_combined/main.cpp:49]   --->   Operation 271 'select' 'select_ln49_2' <Predicate = (!icmp_ln49_1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln49_2 = trunc i31 %select_ln49_2" [conv_combined/main.cpp:49]   --->   Operation 272 'trunc' 'trunc_ln49_2' <Predicate = (!icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (2.47ns)   --->   "%icmp_ln51_1 = icmp_eq  i32 %k, i32 %FH_read" [conv_combined/main.cpp:51]   --->   Operation 273 'icmp' 'icmp_ln51_1' <Predicate = (!icmp_ln49_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (0.99ns)   --->   "%select_ln49_5 = select i1 %icmp_ln50, i1 %icmp_ln51, i1 %icmp_ln51_1" [conv_combined/main.cpp:49]   --->   Operation 274 'select' 'select_ln49_5' <Predicate = (!icmp_ln49_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%bbuf_V_2 = alloca i32 1"   --->   Operation 275 'alloca' 'bbuf_V_2' <Predicate = (icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%bbuf_V_2_1 = alloca i32 1"   --->   Operation 276 'alloca' 'bbuf_V_2_1' <Predicate = (icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%bbuf_V_2_3 = alloca i32 1"   --->   Operation 277 'alloca' 'bbuf_V_2_3' <Predicate = (icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [conv_combined/main.cpp:62]   --->   Operation 278 'partselect' 'trunc_ln3' <Predicate = (icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i31 %trunc_ln3" [conv_combined/main.cpp:62]   --->   Operation 279 'sext' 'sext_ln62' <Predicate = (icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln62" [conv_combined/main.cpp:62]   --->   Operation 280 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 281 [7/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 281 'readreq' 'empty_56' <Predicate = (icmp_ln49_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 282 [2/2] (6.91ns)   --->   "%p_mid1 = mul i31 %add_ln49, i31 %trunc_ln49_1" [conv_combined/main.cpp:49]   --->   Operation 282 'mul' 'p_mid1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 283 [1/2] (6.91ns)   --->   "%p_mid1 = mul i31 %add_ln49, i31 %trunc_ln49_1" [conv_combined/main.cpp:49]   --->   Operation 283 'mul' 'p_mid1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.50>
ST_14 : Operation 284 [1/1] (0.69ns)   --->   "%select_ln49 = select i1 %icmp_ln50, i32 0, i32 %j" [conv_combined/main.cpp:49]   --->   Operation 284 'select' 'select_ln49' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%select_ln49_1 = select i1 %icmp_ln50, i31 %p_mid1, i31 %empty_51" [conv_combined/main.cpp:49]   --->   Operation 285 'select' 'select_ln49_1' <Predicate = (select_ln49_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i2 %trunc_ln49_2" [conv_combined/main.cpp:53]   --->   Operation 286 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln49_2, i2 0" [conv_combined/main.cpp:53]   --->   Operation 287 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i4 %tmp_5" [conv_combined/main.cpp:53]   --->   Operation 288 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 289 [1/1] (1.73ns)   --->   "%sub_ln53 = sub i5 %zext_ln53_1, i5 %zext_ln53" [conv_combined/main.cpp:53]   --->   Operation 289 'sub' 'sub_ln53' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%sext_ln50 = sext i5 %sub_ln53" [conv_combined/main.cpp:50]   --->   Operation 290 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%select_ln49_3 = select i1 %icmp_ln50, i31 %p_mid1, i31 %tmp" [conv_combined/main.cpp:49]   --->   Operation 291 'select' 'select_ln49_3' <Predicate = (!select_ln49_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%select_ln49_4 = select i1 %icmp_ln50, i4 0, i4 %trunc_ln53" [conv_combined/main.cpp:49]   --->   Operation 292 'select' 'select_ln49_4' <Predicate = (!select_ln49_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 293 [1/1] (2.55ns)   --->   "%add_ln50 = add i32 %select_ln49, i32 1" [conv_combined/main.cpp:50]   --->   Operation 293 'add' 'add_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%trunc_ln50_1 = trunc i32 %add_ln50" [conv_combined/main.cpp:50]   --->   Operation 294 'trunc' 'trunc_ln50_1' <Predicate = (select_ln49_5)> <Delay = 0.00>
ST_14 : Operation 295 [1/1] (2.52ns) (out node of the LUT)   --->   "%tmp_mid1 = add i31 %trunc_ln50_1, i31 %select_ln49_1" [conv_combined/main.cpp:50]   --->   Operation 295 'add' 'tmp_mid1' <Predicate = (select_ln49_5)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 296 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln50_1 = select i1 %select_ln49_5, i31 %tmp_mid1, i31 %select_ln49_3" [conv_combined/main.cpp:50]   --->   Operation 296 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%trunc_ln53_1 = trunc i32 %add_ln50" [conv_combined/main.cpp:53]   --->   Operation 297 'trunc' 'trunc_ln53_1' <Predicate = (select_ln49_5)> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%select_ln50_2 = select i1 %select_ln49_5, i4 %trunc_ln53_1, i4 %select_ln49_4" [conv_combined/main.cpp:50]   --->   Operation 298 'select' 'select_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%zext_ln53_2 = zext i4 %select_ln50_2" [conv_combined/main.cpp:53]   --->   Operation 299 'zext' 'zext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 300 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln53 = add i6 %sext_ln50, i6 %zext_ln53_2" [conv_combined/main.cpp:53]   --->   Operation 300 'add' 'add_ln53' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 301 [1/1] (0.69ns)   --->   "%select_ln50_3 = select i1 %select_ln49_5, i32 %add_ln50, i32 %select_ln49" [conv_combined/main.cpp:50]   --->   Operation 301 'select' 'select_ln50_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 302 [2/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %select_ln50_1, i31 %trunc_ln49" [conv_combined/main.cpp:50]   --->   Operation 302 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 303 [1/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %select_ln50_1, i31 %trunc_ln49" [conv_combined/main.cpp:50]   --->   Operation 303 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.50>
ST_17 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln50)   --->   "%or_ln50 = or i1 %select_ln49_5, i1 %icmp_ln50" [conv_combined/main.cpp:50]   --->   Operation 304 'or' 'or_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 305 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln50 = select i1 %or_ln50, i32 0, i32 %k" [conv_combined/main.cpp:50]   --->   Operation 305 'select' 'select_ln50' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %select_ln50" [conv_combined/main.cpp:51]   --->   Operation 306 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 307 [1/1] (2.52ns)   --->   "%tmp11 = add i31 %trunc_ln51, i31 %mul_ln50" [conv_combined/main.cpp:51]   --->   Operation 307 'add' 'tmp11' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 308 [2/2] (6.91ns)   --->   "%empty_54 = mul i31 %tmp11, i31 %empty_50" [conv_combined/main.cpp:51]   --->   Operation 308 'mul' 'empty_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 309 [1/2] (6.91ns)   --->   "%empty_54 = mul i31 %tmp11, i31 %empty_50" [conv_combined/main.cpp:51]   --->   Operation 309 'mul' 'empty_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.65>
ST_20 : Operation 310 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_str"   --->   Operation 310 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 311 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_50_2_VITIS_LOOP_51_3_str"   --->   Operation 311 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i6 %add_ln53" [conv_combined/main.cpp:53]   --->   Operation 312 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln53, i2 0" [conv_combined/main.cpp:53]   --->   Operation 313 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i8 %tmp_4" [conv_combined/main.cpp:53]   --->   Operation 314 'sext' 'sext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 315 [1/1] (1.91ns)   --->   "%add_ln53_1 = add i30 %sext_ln53_1, i30 %sext_ln53" [conv_combined/main.cpp:53]   --->   Operation 315 'add' 'add_ln53_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 316 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [conv_combined/main.cpp:51]   --->   Operation 316 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_54, i1 0" [conv_combined/main.cpp:51]   --->   Operation 317 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 318 [1/1] (2.55ns)   --->   "%empty_55 = add i32 %tmp_7, i32 %wt_read" [conv_combined/main.cpp:51]   --->   Operation 318 'add' 'empty_55' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %cmp57438, void %._crit_edge442, void %.lr.ph441" [conv_combined/main.cpp:52]   --->   Operation 319 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_55, i32 1, i32 31" [conv_combined/main.cpp:52]   --->   Operation 320 'partselect' 'trunc_ln5' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i31 %trunc_ln5" [conv_combined/main.cpp:52]   --->   Operation 321 'sext' 'sext_ln52' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 322 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln52" [conv_combined/main.cpp:52]   --->   Operation 322 'getelementptr' 'gmem_addr_2' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln53_2 = trunc i32 %select_ln50" [conv_combined/main.cpp:53]   --->   Operation 323 'trunc' 'trunc_ln53_2' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i6 %trunc_ln53_2" [conv_combined/main.cpp:53]   --->   Operation 324 'zext' 'zext_ln53_3' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 325 [1/1] (1.82ns)   --->   "%add_ln53_2 = add i30 %add_ln53_1, i30 %zext_ln53_3" [conv_combined/main.cpp:53]   --->   Operation 325 'add' 'add_ln53_2' <Predicate = (cmp57438)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln53_3 = trunc i30 %add_ln53_2" [conv_combined/main.cpp:53]   --->   Operation 326 'trunc' 'trunc_ln53_3' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln53_4 = trunc i30 %add_ln53_2" [conv_combined/main.cpp:53]   --->   Operation 327 'trunc' 'trunc_ln53_4' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 328 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln53_4, i2 0" [conv_combined/main.cpp:53]   --->   Operation 328 'bitconcatenate' 'p_shl1_cast' <Predicate = (cmp57438)> <Delay = 0.00>
ST_20 : Operation 329 [1/1] (1.91ns)   --->   "%add_ln53_3 = add i8 %p_shl1_cast, i8 %trunc_ln53_3" [conv_combined/main.cpp:53]   --->   Operation 329 'add' 'add_ln53_3' <Predicate = (cmp57438)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 330 [7/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 330 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 331 [6/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 331 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 332 [5/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 332 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 333 [4/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 333 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 334 [3/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 334 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 335 [2/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 335 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 336 [1/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 336 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 337 [1/1] (1.58ns)   --->   "%br_ln52 = br void" [conv_combined/main.cpp:52]   --->   Operation 337 'br' 'br_ln52' <Predicate = true> <Delay = 1.58>

State 28 <SV = 27> <Delay = 2.52>
ST_28 : Operation 338 [1/1] (0.00ns)   --->   "%l = phi i31 %add_ln52, void %.split52, i31 0, void %.lr.ph441" [conv_combined/main.cpp:52]   --->   Operation 338 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 339 [1/1] (2.52ns)   --->   "%add_ln52 = add i31 %l, i31 1" [conv_combined/main.cpp:52]   --->   Operation 339 'add' 'add_ln52' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 340 [1/1] (0.00ns)   --->   "%l_cast = zext i31 %l" [conv_combined/main.cpp:52]   --->   Operation 340 'zext' 'l_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 341 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 341 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 342 [1/1] (2.47ns)   --->   "%icmp_ln52 = icmp_eq  i32 %l_cast, i32 %FW_read" [conv_combined/main.cpp:52]   --->   Operation 342 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 343 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 343 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split52, void %._crit_edge442.loopexit" [conv_combined/main.cpp:52]   --->   Operation 344 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln53_5 = trunc i31 %l" [conv_combined/main.cpp:53]   --->   Operation 345 'trunc' 'trunc_ln53_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 346 [1/1] (1.91ns)   --->   "%add_ln53_4 = add i8 %add_ln53_3, i8 %trunc_ln53_5" [conv_combined/main.cpp:53]   --->   Operation 346 'add' 'add_ln53_4' <Predicate = (!icmp_ln52)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 347 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:53]   --->   Operation 347 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln52)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 348 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [conv_combined/main.cpp:52]   --->   Operation 348 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln53_4 = zext i8 %add_ln53_4" [conv_combined/main.cpp:53]   --->   Operation 349 'zext' 'zext_ln53_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 350 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln53_4" [conv_combined/main.cpp:53]   --->   Operation 350 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_30 : Operation 351 [1/1] (3.25ns)   --->   "%store_ln53 = store i16 %gmem_addr_2_read, i8 %wbuf_V_addr" [conv_combined/main.cpp:53]   --->   Operation 351 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>
ST_30 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 352 'br' 'br_ln0' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 31 <SV = 28> <Delay = 5.00>
ST_31 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge442"   --->   Operation 353 'br' 'br_ln0' <Predicate = (cmp57438)> <Delay = 0.00>
ST_31 : Operation 354 [1/1] (2.55ns)   --->   "%add_ln51 = add i32 %select_ln50, i32 1" [conv_combined/main.cpp:51]   --->   Operation 354 'add' 'add_ln51' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 355 [1/1] (3.52ns)   --->   "%add_ln50_1 = add i64 %indvar_flatten, i64 1" [conv_combined/main.cpp:50]   --->   Operation 355 'add' 'add_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 356 [1/1] (1.48ns)   --->   "%select_ln50_4 = select i1 %icmp_ln50, i64 1, i64 %add_ln50_1" [conv_combined/main.cpp:50]   --->   Operation 356 'select' 'select_ln50_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 357 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 32 <SV = 11> <Delay = 7.30>
ST_32 : Operation 358 [6/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 358 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 12> <Delay = 7.30>
ST_33 : Operation 359 [5/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 359 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 13> <Delay = 7.30>
ST_34 : Operation 360 [4/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 360 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 14> <Delay = 7.30>
ST_35 : Operation 361 [3/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 361 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 15> <Delay = 7.30>
ST_36 : Operation 362 [2/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 362 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 16> <Delay = 7.30>
ST_37 : Operation 363 [1/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:62]   --->   Operation 363 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 364 [1/1] (1.58ns)   --->   "%br_ln62 = br void" [conv_combined/main.cpp:62]   --->   Operation 364 'br' 'br_ln62' <Predicate = true> <Delay = 1.58>

State 38 <SV = 17> <Delay = 2.52>
ST_38 : Operation 365 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %.lr.ph436, i31 %add_ln62, void %.split5013" [conv_combined/main.cpp:62]   --->   Operation 365 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 366 [1/1] (2.52ns)   --->   "%add_ln62 = add i31 %i_1, i31 1" [conv_combined/main.cpp:62]   --->   Operation 366 'add' 'add_ln62' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 367 [1/1] (2.47ns)   --->   "%icmp_ln62 = icmp_eq  i31 %i_1, i31 %empty_49" [conv_combined/main.cpp:62]   --->   Operation 367 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %.split50, void %._crit_edge437.loopexit" [conv_combined/main.cpp:62]   --->   Operation 368 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i31 %i_1" [conv_combined/main.cpp:63]   --->   Operation 369 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_38 : Operation 370 [1/1] (1.13ns)   --->   "%switch_ln63 = switch i2 %trunc_ln63, void %branch2, i2 0, void %.split50..split5013_crit_edge, i2 1, void %branch1" [conv_combined/main.cpp:63]   --->   Operation 370 'switch' 'switch_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.13>
ST_38 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 371 'br' 'br_ln0' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 39 <SV = 18> <Delay = 7.30>
ST_39 : Operation 372 [1/1] (0.00ns)   --->   "%bbuf_V_2_load = load i16 %bbuf_V_2"   --->   Operation 372 'load' 'bbuf_V_2_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 373 [1/1] (0.00ns)   --->   "%bbuf_V_2_1_load = load i16 %bbuf_V_2_1"   --->   Operation 373 'load' 'bbuf_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 374 [1/1] (0.00ns)   --->   "%bbuf_V_2_3_load = load i16 %bbuf_V_2_3"   --->   Operation 374 'load' 'bbuf_V_2_3_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 375 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 375 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 376 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 376 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 377 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [conv_combined/main.cpp:62]   --->   Operation 377 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_39 : Operation 378 [1/1] (7.30ns)   --->   "%bbuf_V_0 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [conv_combined/main.cpp:63]   --->   Operation 378 'read' 'bbuf_V_0' <Predicate = (!icmp_ln62)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 379 [1/1] (0.00ns)   --->   "%store_ln63 = store i16 %bbuf_V_0, i16 %bbuf_V_2_1" [conv_combined/main.cpp:63]   --->   Operation 379 'store' 'store_ln63' <Predicate = (!icmp_ln62 & trunc_ln63 == 1)> <Delay = 0.00>
ST_39 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln63 = br void %.split5013" [conv_combined/main.cpp:63]   --->   Operation 380 'br' 'br_ln63' <Predicate = (!icmp_ln62 & trunc_ln63 == 1)> <Delay = 0.00>
ST_39 : Operation 381 [1/1] (0.00ns)   --->   "%store_ln63 = store i16 %bbuf_V_0, i16 %bbuf_V_2" [conv_combined/main.cpp:63]   --->   Operation 381 'store' 'store_ln63' <Predicate = (!icmp_ln62 & trunc_ln63 == 0)> <Delay = 0.00>
ST_39 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln63 = br void %.split5013" [conv_combined/main.cpp:63]   --->   Operation 382 'br' 'br_ln63' <Predicate = (!icmp_ln62 & trunc_ln63 == 0)> <Delay = 0.00>
ST_39 : Operation 383 [1/1] (0.00ns)   --->   "%store_ln63 = store i16 %bbuf_V_0, i16 %bbuf_V_2_3" [conv_combined/main.cpp:63]   --->   Operation 383 'store' 'store_ln63' <Predicate = (!icmp_ln62 & trunc_ln63 != 0 & trunc_ln63 != 1)> <Delay = 0.00>
ST_39 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln63 = br void %.split5013" [conv_combined/main.cpp:63]   --->   Operation 384 'br' 'br_ln63' <Predicate = (!icmp_ln62 & trunc_ln63 != 0 & trunc_ln63 != 1)> <Delay = 0.00>

State 40 <SV = 19> <Delay = 7.30>
ST_40 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge437"   --->   Operation 385 'br' 'br_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_40 : Operation 386 [1/1] (0.00ns)   --->   "%bbuf_V_2_2 = phi i16 0, void, i16 %bbuf_V_2_3_load, void %._crit_edge437.loopexit"   --->   Operation 386 'phi' 'bbuf_V_2_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 387 [1/1] (0.00ns)   --->   "%bbuf_V_1_2 = phi i16 0, void, i16 %bbuf_V_2_1_load, void %._crit_edge437.loopexit"   --->   Operation 387 'phi' 'bbuf_V_1_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 388 [1/1] (0.00ns)   --->   "%bbuf_V_0_2 = phi i16 0, void, i16 %bbuf_V_2_load, void %._crit_edge437.loopexit"   --->   Operation 388 'phi' 'bbuf_V_0_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %fwprop_read, void, void" [conv_combined/main.cpp:68]   --->   Operation 389 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln49, void %._crit_edge352, void %.lr.ph431" [conv_combined/main.cpp:88]   --->   Operation 390 'br' 'br_ln88' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_40 : Operation 391 [1/1] (0.00ns)   --->   "%dbbuf_V_2_1 = alloca i32 1"   --->   Operation 391 'alloca' 'dbbuf_V_2_1' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 0.00>
ST_40 : Operation 392 [1/1] (0.00ns)   --->   "%dbbuf_V_2_2 = alloca i32 1"   --->   Operation 392 'alloca' 'dbbuf_V_2_2' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 0.00>
ST_40 : Operation 393 [1/1] (0.00ns)   --->   "%dbbuf_V_2_4 = alloca i32 1"   --->   Operation 393 'alloca' 'dbbuf_V_2_4' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 0.00>
ST_40 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31" [conv_combined/main.cpp:88]   --->   Operation 394 'partselect' 'trunc_ln8' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 0.00>
ST_40 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i31 %trunc_ln8" [conv_combined/main.cpp:88]   --->   Operation 395 'sext' 'sext_ln88' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 0.00>
ST_40 : Operation 396 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln88" [conv_combined/main.cpp:88]   --->   Operation 396 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 0.00>
ST_40 : Operation 397 [7/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 397 'readreq' 'empty_68' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln49, void %._crit_edge352, void %.lr.ph351" [conv_combined/main.cpp:70]   --->   Operation 398 'br' 'br_ln70' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_40 : Operation 399 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %W_read, i32 1" [conv_combined/main.cpp:70]   --->   Operation 399 'add' 'add_ln70' <Predicate = (icmp_ln49 & fwprop_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 400 [1/1] (2.55ns)   --->   "%sub_ln70 = sub i32 %add_ln70, i32 %FW_read" [conv_combined/main.cpp:70]   --->   Operation 400 'sub' 'sub_ln70' <Predicate = (icmp_ln49 & fwprop_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70_1 = add i32 %H_read, i32 1" [conv_combined/main.cpp:70]   --->   Operation 401 'add' 'add_ln70_1' <Predicate = (icmp_ln49 & fwprop_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_40 : Operation 402 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln70_1 = sub i32 %add_ln70_1, i32 %FH_read" [conv_combined/main.cpp:70]   --->   Operation 402 'sub' 'sub_ln70_1' <Predicate = (icmp_ln49 & fwprop_read)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_40 : Operation 403 [1/1] (2.47ns)   --->   "%icmp_ln73 = icmp_eq  i32 %add_ln70, i32 %FW_read" [conv_combined/main.cpp:73]   --->   Operation 403 'icmp' 'icmp_ln73' <Predicate = (icmp_ln49 & fwprop_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 20> <Delay = 7.30>
ST_41 : Operation 404 [6/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 404 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 21> <Delay = 7.30>
ST_42 : Operation 405 [5/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 405 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 22> <Delay = 7.30>
ST_43 : Operation 406 [4/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 406 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 23> <Delay = 7.30>
ST_44 : Operation 407 [3/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 407 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 24> <Delay = 7.30>
ST_45 : Operation 408 [2/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 408 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 25> <Delay = 7.30>
ST_46 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 409 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 410 [1/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:88]   --->   Operation 410 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 411 [1/1] (1.58ns)   --->   "%br_ln88 = br void" [conv_combined/main.cpp:88]   --->   Operation 411 'br' 'br_ln88' <Predicate = true> <Delay = 1.58>

State 47 <SV = 26> <Delay = 2.52>
ST_47 : Operation 412 [1/1] (0.00ns)   --->   "%i_2 = phi i31 0, void %.lr.ph431, i31 %add_ln88, void %.split4824" [conv_combined/main.cpp:88]   --->   Operation 412 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 413 [1/1] (2.52ns)   --->   "%add_ln88 = add i31 %i_2, i31 1" [conv_combined/main.cpp:88]   --->   Operation 413 'add' 'add_ln88' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 414 [1/1] (2.47ns)   --->   "%icmp_ln88 = icmp_eq  i31 %i_2, i31 %trunc_ln88" [conv_combined/main.cpp:88]   --->   Operation 414 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split48, void %.lr.ph426" [conv_combined/main.cpp:88]   --->   Operation 415 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i31 %i_2" [conv_combined/main.cpp:89]   --->   Operation 416 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_47 : Operation 417 [1/1] (1.13ns)   --->   "%switch_ln89 = switch i2 %trunc_ln89, void %branch8, i2 0, void %.split48..split4824_crit_edge, i2 1, void %branch7" [conv_combined/main.cpp:89]   --->   Operation 417 'switch' 'switch_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.13>
ST_47 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 418 'br' 'br_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 48 <SV = 27> <Delay = 7.30>
ST_48 : Operation 419 [1/1] (0.00ns)   --->   "%dbbuf_V_2_1_load = load i16 %dbbuf_V_2_1"   --->   Operation 419 'load' 'dbbuf_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 420 [1/1] (0.00ns)   --->   "%dbbuf_V_2_2_load = load i16 %dbbuf_V_2_2"   --->   Operation 420 'load' 'dbbuf_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 421 [1/1] (0.00ns)   --->   "%dbbuf_V_2_4_load = load i16 %dbbuf_V_2_4"   --->   Operation 421 'load' 'dbbuf_V_2_4_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 422 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 422 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 423 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 423 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 424 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [conv_combined/main.cpp:88]   --->   Operation 424 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_48 : Operation 425 [1/1] (7.30ns)   --->   "%dbbuf_V_0_7 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:89]   --->   Operation 425 'read' 'dbbuf_V_0_7' <Predicate = (!icmp_ln88)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 426 [1/1] (0.00ns)   --->   "%store_ln89 = store i16 %dbbuf_V_0_7, i16 %dbbuf_V_2_2" [conv_combined/main.cpp:89]   --->   Operation 426 'store' 'store_ln89' <Predicate = (!icmp_ln88 & trunc_ln89 == 1)> <Delay = 0.00>
ST_48 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln89 = br void %.split4824" [conv_combined/main.cpp:89]   --->   Operation 427 'br' 'br_ln89' <Predicate = (!icmp_ln88 & trunc_ln89 == 1)> <Delay = 0.00>
ST_48 : Operation 428 [1/1] (0.00ns)   --->   "%store_ln89 = store i16 %dbbuf_V_0_7, i16 %dbbuf_V_2_1" [conv_combined/main.cpp:89]   --->   Operation 428 'store' 'store_ln89' <Predicate = (!icmp_ln88 & trunc_ln89 == 0)> <Delay = 0.00>
ST_48 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln89 = br void %.split4824" [conv_combined/main.cpp:89]   --->   Operation 429 'br' 'br_ln89' <Predicate = (!icmp_ln88 & trunc_ln89 == 0)> <Delay = 0.00>
ST_48 : Operation 430 [1/1] (0.00ns)   --->   "%store_ln89 = store i16 %dbbuf_V_0_7, i16 %dbbuf_V_2_4" [conv_combined/main.cpp:89]   --->   Operation 430 'store' 'store_ln89' <Predicate = (!icmp_ln88 & trunc_ln89 != 0 & trunc_ln89 != 1)> <Delay = 0.00>
ST_48 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln89 = br void %.split4824" [conv_combined/main.cpp:89]   --->   Operation 431 'br' 'br_ln89' <Predicate = (!icmp_ln88 & trunc_ln89 != 0 & trunc_ln89 != 1)> <Delay = 0.00>

State 49 <SV = 28> <Delay = 6.91>
ST_49 : Operation 432 [1/1] (0.00ns)   --->   "%cast60 = zext i32 %C_read"   --->   Operation 432 'zext' 'cast60' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 433 [1/1] (0.00ns)   --->   "%cast61 = zext i32 %FH_read"   --->   Operation 433 'zext' 'cast61' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 434 [2/2] (6.91ns)   --->   "%bound62 = mul i64 %cast60, i64 %cast61"   --->   Operation 434 'mul' 'bound62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 29> <Delay = 6.91>
ST_50 : Operation 435 [1/2] (6.91ns)   --->   "%bound62 = mul i64 %cast60, i64 %cast61"   --->   Operation 435 'mul' 'bound62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 30> <Delay = 6.97>
ST_51 : Operation 436 [1/1] (0.00ns)   --->   "%cast71 = zext i31 %trunc_ln88" [conv_combined/main.cpp:88]   --->   Operation 436 'zext' 'cast71' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 437 [1/1] (0.00ns)   --->   "%cast72 = zext i64 %bound62"   --->   Operation 437 'zext' 'cast72' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 438 [5/5] (6.97ns)   --->   "%bound73 = mul i95 %cast71, i95 %cast72" [conv_combined/main.cpp:88]   --->   Operation 438 'mul' 'bound73' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 31> <Delay = 6.97>
ST_52 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i32 %FW_read" [conv_combined/main.cpp:93]   --->   Operation 439 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i32 %FH_read" [conv_combined/main.cpp:93]   --->   Operation 440 'trunc' 'trunc_ln93_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 441 [2/2] (6.91ns)   --->   "%empty_71 = mul i31 %trunc_ln93, i31 %trunc_ln93_1" [conv_combined/main.cpp:93]   --->   Operation 441 'mul' 'empty_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 442 [4/5] (6.97ns)   --->   "%bound73 = mul i95 %cast71, i95 %cast72" [conv_combined/main.cpp:88]   --->   Operation 442 'mul' 'bound73' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 32> <Delay = 6.97>
ST_53 : Operation 443 [1/2] (6.91ns)   --->   "%empty_71 = mul i31 %trunc_ln93, i31 %trunc_ln93_1" [conv_combined/main.cpp:93]   --->   Operation 443 'mul' 'empty_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 444 [3/5] (6.97ns)   --->   "%bound73 = mul i95 %cast71, i95 %cast72" [conv_combined/main.cpp:88]   --->   Operation 444 'mul' 'bound73' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 33> <Delay = 6.97>
ST_54 : Operation 445 [1/1] (0.00ns)   --->   "%empty_70 = trunc i32 %C_read"   --->   Operation 445 'trunc' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 446 [2/2] (6.91ns)   --->   "%empty_72 = mul i31 %empty_71, i31 %empty_70" [conv_combined/main.cpp:93]   --->   Operation 446 'mul' 'empty_72' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 447 [2/5] (6.97ns)   --->   "%bound73 = mul i95 %cast71, i95 %cast72" [conv_combined/main.cpp:88]   --->   Operation 447 'mul' 'bound73' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 34> <Delay = 6.97>
ST_55 : Operation 448 [1/1] (2.47ns)   --->   "%cmp147408 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 448 'icmp' 'cmp147408' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 449 [1/2] (6.91ns)   --->   "%empty_72 = mul i31 %empty_71, i31 %empty_70" [conv_combined/main.cpp:93]   --->   Operation 449 'mul' 'empty_72' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 450 [1/5] (6.97ns)   --->   "%bound73 = mul i95 %cast71, i95 %cast72" [conv_combined/main.cpp:88]   --->   Operation 450 'mul' 'bound73' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 451 [1/1] (2.47ns)   --->   "%icmp_ln95 = icmp_eq  i32 %FH_read, i32 0" [conv_combined/main.cpp:95]   --->   Operation 451 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 452 [1/1] (1.58ns)   --->   "%br_ln93 = br void" [conv_combined/main.cpp:93]   --->   Operation 452 'br' 'br_ln93' <Predicate = true> <Delay = 1.58>

State 56 <SV = 35> <Delay = 6.91>
ST_56 : Operation 453 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.lr.ph426, i32 %select_ln94_3, void %._crit_edge412" [conv_combined/main.cpp:94]   --->   Operation 453 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i32 %j_1" [conv_combined/main.cpp:94]   --->   Operation 454 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 455 [2/2] (6.91ns)   --->   "%empty_73 = mul i31 %trunc_ln94, i31 %empty_71" [conv_combined/main.cpp:94]   --->   Operation 455 'mul' 'empty_73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i32 %j_1" [conv_combined/main.cpp:97]   --->   Operation 456 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>

State 57 <SV = 36> <Delay = 6.91>
ST_57 : Operation 457 [1/1] (0.00ns)   --->   "%indvar_flatten91 = phi i95 0, void %.lr.ph426, i95 %add_ln93_1, void %._crit_edge412" [conv_combined/main.cpp:93]   --->   Operation 457 'phi' 'indvar_flatten91' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 458 [1/1] (0.00ns)   --->   "%i_3 = phi i31 0, void %.lr.ph426, i31 %select_ln93_1, void %._crit_edge412" [conv_combined/main.cpp:93]   --->   Operation 458 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 459 [1/1] (0.00ns)   --->   "%indvar_flatten68 = phi i64 0, void %.lr.ph426, i64 %select_ln94_4, void %._crit_edge412" [conv_combined/main.cpp:94]   --->   Operation 459 'phi' 'indvar_flatten68' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 460 [1/1] (0.00ns)   --->   "%k_1 = phi i32 0, void %.lr.ph426, i32 %add_ln95, void %._crit_edge412" [conv_combined/main.cpp:95]   --->   Operation 460 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 461 [1/1] (4.40ns)   --->   "%add_ln93_1 = add i95 %indvar_flatten91, i95 1" [conv_combined/main.cpp:93]   --->   Operation 461 'add' 'add_ln93_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 462 [1/2] (6.91ns)   --->   "%empty_73 = mul i31 %trunc_ln94, i31 %empty_71" [conv_combined/main.cpp:94]   --->   Operation 462 'mul' 'empty_73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 463 [1/1] (3.11ns)   --->   "%icmp_ln93 = icmp_eq  i95 %indvar_flatten91, i95 %bound73" [conv_combined/main.cpp:93]   --->   Operation 463 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %._crit_edge422.loopexit, void %.lr.ph406" [conv_combined/main.cpp:93]   --->   Operation 464 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 465 [1/1] (2.77ns)   --->   "%icmp_ln94 = icmp_eq  i64 %indvar_flatten68, i64 %bound62" [conv_combined/main.cpp:94]   --->   Operation 465 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln93)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 466 [1/1] (0.00ns)   --->   "%dbbuf_V_0_2 = alloca i32 1"   --->   Operation 466 'alloca' 'dbbuf_V_0_2' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 467 [1/1] (0.00ns)   --->   "%dbbuf_V_0_3 = alloca i32 1"   --->   Operation 467 'alloca' 'dbbuf_V_0_3' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 468 [1/1] (0.00ns)   --->   "%dbbuf_V_2_3 = alloca i32 1"   --->   Operation 468 'alloca' 'dbbuf_V_2_3' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 469 [1/1] (2.47ns)   --->   "%cmp176393 = icmp_sgt  i32 %outW, i32 0" [conv_combined/main.cpp:44]   --->   Operation 469 'icmp' 'cmp176393' <Predicate = (icmp_ln93)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 470 [1/1] (0.00ns)   --->   "%cast95 = zext i32 %FW_read"   --->   Operation 470 'zext' 'cast95' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_57 : Operation 471 [2/2] (6.91ns)   --->   "%bound96 = mul i64 %cast61, i64 %cast95"   --->   Operation 471 'mul' 'bound96' <Predicate = (icmp_ln93)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 472 [1/1] (1.58ns)   --->   "%store_ln103 = store i16 %dbbuf_V_2_4_load, i16 %dbbuf_V_2_3" [conv_combined/main.cpp:103]   --->   Operation 472 'store' 'store_ln103' <Predicate = (icmp_ln93)> <Delay = 1.58>
ST_57 : Operation 473 [1/1] (1.58ns)   --->   "%store_ln103 = store i16 %dbbuf_V_2_2_load, i16 %dbbuf_V_0_3" [conv_combined/main.cpp:103]   --->   Operation 473 'store' 'store_ln103' <Predicate = (icmp_ln93)> <Delay = 1.58>
ST_57 : Operation 474 [1/1] (1.58ns)   --->   "%store_ln103 = store i16 %dbbuf_V_2_1_load, i16 %dbbuf_V_0_2" [conv_combined/main.cpp:103]   --->   Operation 474 'store' 'store_ln103' <Predicate = (icmp_ln93)> <Delay = 1.58>

State 58 <SV = 37> <Delay = 6.77>
ST_58 : Operation 475 [1/1] (2.52ns)   --->   "%add_ln93 = add i31 %i_3, i31 1" [conv_combined/main.cpp:93]   --->   Operation 475 'add' 'add_ln93' <Predicate = (icmp_ln94)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 476 [1/1] (0.69ns)   --->   "%select_ln93 = select i1 %icmp_ln94, i32 0, i32 %j_1" [conv_combined/main.cpp:93]   --->   Operation 476 'select' 'select_ln93' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 477 [1/1] (0.73ns)   --->   "%select_ln93_1 = select i1 %icmp_ln94, i31 %add_ln93, i31 %i_3" [conv_combined/main.cpp:93]   --->   Operation 477 'select' 'select_ln93_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln93_2 = trunc i31 %select_ln93_1" [conv_combined/main.cpp:93]   --->   Operation 478 'trunc' 'trunc_ln93_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i2 %trunc_ln93_2" [conv_combined/main.cpp:97]   --->   Operation 479 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln93_2, i2 0" [conv_combined/main.cpp:97]   --->   Operation 480 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i4 %tmp_s" [conv_combined/main.cpp:97]   --->   Operation 481 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 482 [1/1] (1.73ns)   --->   "%sub_ln97 = sub i5 %zext_ln97_1, i5 %zext_ln97" [conv_combined/main.cpp:97]   --->   Operation 482 'sub' 'sub_ln97' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%sext_ln94 = sext i5 %sub_ln97" [conv_combined/main.cpp:94]   --->   Operation 483 'sext' 'sext_ln94' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%select_ln93_3 = select i1 %icmp_ln94, i4 0, i4 %trunc_ln97" [conv_combined/main.cpp:93]   --->   Operation 484 'select' 'select_ln93_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 485 [1/1] (2.47ns)   --->   "%icmp_ln95_1 = icmp_eq  i32 %k_1, i32 %FH_read" [conv_combined/main.cpp:95]   --->   Operation 485 'icmp' 'icmp_ln95_1' <Predicate = (!icmp_ln94)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 486 [1/1] (0.99ns)   --->   "%select_ln93_4 = select i1 %icmp_ln94, i1 %icmp_ln95, i1 %icmp_ln95_1" [conv_combined/main.cpp:93]   --->   Operation 486 'select' 'select_ln93_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 487 [1/1] (2.55ns)   --->   "%add_ln94 = add i32 %select_ln93, i32 1" [conv_combined/main.cpp:94]   --->   Operation 487 'add' 'add_ln94' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node select_ln94)   --->   "%or_ln94 = or i1 %select_ln93_4, i1 %icmp_ln94" [conv_combined/main.cpp:94]   --->   Operation 488 'or' 'or_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 489 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln94 = select i1 %or_ln94, i32 0, i32 %k_1" [conv_combined/main.cpp:94]   --->   Operation 489 'select' 'select_ln94' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = trunc i32 %add_ln94" [conv_combined/main.cpp:94]   --->   Operation 490 'trunc' 'trunc_ln94_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%trunc_ln97_1 = trunc i32 %add_ln94" [conv_combined/main.cpp:97]   --->   Operation 491 'trunc' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%select_ln94_2 = select i1 %select_ln93_4, i4 %trunc_ln97_1, i4 %select_ln93_3" [conv_combined/main.cpp:94]   --->   Operation 492 'select' 'select_ln94_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%zext_ln97_2 = zext i4 %select_ln94_2" [conv_combined/main.cpp:97]   --->   Operation 493 'zext' 'zext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 494 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln97 = add i6 %sext_ln94, i6 %zext_ln97_2" [conv_combined/main.cpp:97]   --->   Operation 494 'add' 'add_ln97' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 495 [1/1] (0.69ns)   --->   "%select_ln94_3 = select i1 %select_ln93_4, i32 %add_ln94, i32 %select_ln93" [conv_combined/main.cpp:94]   --->   Operation 495 'select' 'select_ln94_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i32 %select_ln94" [conv_combined/main.cpp:95]   --->   Operation 496 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>

State 59 <SV = 38> <Delay = 6.91>
ST_59 : Operation 497 [2/2] (6.91ns)   --->   "%mul_ln93 = mul i31 %select_ln93_1, i31 %empty_72" [conv_combined/main.cpp:93]   --->   Operation 497 'mul' 'mul_ln93' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 498 [2/2] (6.91ns)   --->   "%p_mid166 = mul i31 %trunc_ln94_1, i31 %empty_71" [conv_combined/main.cpp:94]   --->   Operation 498 'mul' 'p_mid166' <Predicate = (select_ln93_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 499 [2/2] (6.91ns)   --->   "%empty_76 = mul i31 %trunc_ln95, i31 %trunc_ln93" [conv_combined/main.cpp:95]   --->   Operation 499 'mul' 'empty_76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 39> <Delay = 6.91>
ST_60 : Operation 500 [1/2] (6.91ns)   --->   "%mul_ln93 = mul i31 %select_ln93_1, i31 %empty_72" [conv_combined/main.cpp:93]   --->   Operation 500 'mul' 'mul_ln93' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 501 [1/2] (6.91ns)   --->   "%p_mid166 = mul i31 %trunc_ln94_1, i31 %empty_71" [conv_combined/main.cpp:94]   --->   Operation 501 'mul' 'p_mid166' <Predicate = (select_ln93_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 502 [1/2] (6.91ns)   --->   "%empty_76 = mul i31 %trunc_ln95, i31 %trunc_ln93" [conv_combined/main.cpp:95]   --->   Operation 502 'mul' 'empty_76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 40> <Delay = 5.07>
ST_61 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node select_ln94_1)   --->   "%select_ln93_2 = select i1 %icmp_ln94, i31 0, i31 %empty_73" [conv_combined/main.cpp:93]   --->   Operation 503 'select' 'select_ln93_2' <Predicate = (!select_ln93_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 504 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln94_1 = select i1 %select_ln93_4, i31 %p_mid166, i31 %select_ln93_2" [conv_combined/main.cpp:94]   --->   Operation 504 'select' 'select_ln94_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i31 %mul_ln93, i31 %empty_76" [conv_combined/main.cpp:93]   --->   Operation 505 'add' 'tmp18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_61 : Operation 506 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_77 = add i31 %tmp18, i31 %select_ln94_1" [conv_combined/main.cpp:93]   --->   Operation 506 'add' 'empty_77' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 62 <SV = 41> <Delay = 5.65>
ST_62 : Operation 507 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_93_13_VITIS_LOOP_94_14_VITIS_LOOP_95_15_str"   --->   Operation 507 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 508 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_94_14_VITIS_LOOP_95_15_str"   --->   Operation 508 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i6 %add_ln97" [conv_combined/main.cpp:97]   --->   Operation 509 'sext' 'sext_ln97' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln97, i2 0" [conv_combined/main.cpp:97]   --->   Operation 510 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln97_1 = sext i8 %tmp_6" [conv_combined/main.cpp:97]   --->   Operation 511 'sext' 'sext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 512 [1/1] (1.91ns)   --->   "%add_ln97_1 = add i30 %sext_ln97_1, i30 %sext_ln97" [conv_combined/main.cpp:97]   --->   Operation 512 'add' 'add_ln97_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 513 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [conv_combined/main.cpp:95]   --->   Operation 513 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_77, i1 0" [conv_combined/main.cpp:93]   --->   Operation 514 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 515 [1/1] (2.55ns)   --->   "%empty_78 = add i32 %tmp_8, i32 %dwt_read" [conv_combined/main.cpp:93]   --->   Operation 515 'add' 'empty_78' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %cmp147408, void %._crit_edge412, void %.lr.ph411" [conv_combined/main.cpp:96]   --->   Operation 516 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_78, i32 1, i32 31" [conv_combined/main.cpp:96]   --->   Operation 517 'partselect' 'trunc_ln' <Predicate = (cmp147408)> <Delay = 0.00>
ST_62 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i31 %trunc_ln" [conv_combined/main.cpp:96]   --->   Operation 518 'sext' 'sext_ln96' <Predicate = (cmp147408)> <Delay = 0.00>
ST_62 : Operation 519 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln96" [conv_combined/main.cpp:96]   --->   Operation 519 'getelementptr' 'gmem_addr_3' <Predicate = (cmp147408)> <Delay = 0.00>
ST_62 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln97_2 = trunc i32 %select_ln94" [conv_combined/main.cpp:97]   --->   Operation 520 'trunc' 'trunc_ln97_2' <Predicate = (cmp147408)> <Delay = 0.00>
ST_62 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln97_3 = zext i6 %trunc_ln97_2" [conv_combined/main.cpp:97]   --->   Operation 521 'zext' 'zext_ln97_3' <Predicate = (cmp147408)> <Delay = 0.00>
ST_62 : Operation 522 [1/1] (1.82ns)   --->   "%add_ln97_2 = add i30 %add_ln97_1, i30 %zext_ln97_3" [conv_combined/main.cpp:97]   --->   Operation 522 'add' 'add_ln97_2' <Predicate = (cmp147408)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln97_3 = trunc i30 %add_ln97_2" [conv_combined/main.cpp:97]   --->   Operation 523 'trunc' 'trunc_ln97_3' <Predicate = (cmp147408)> <Delay = 0.00>
ST_62 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln97_4 = trunc i30 %add_ln97_2" [conv_combined/main.cpp:97]   --->   Operation 524 'trunc' 'trunc_ln97_4' <Predicate = (cmp147408)> <Delay = 0.00>
ST_62 : Operation 525 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln97_4, i2 0" [conv_combined/main.cpp:97]   --->   Operation 525 'bitconcatenate' 'p_shl3_cast' <Predicate = (cmp147408)> <Delay = 0.00>
ST_62 : Operation 526 [1/1] (1.91ns)   --->   "%add_ln97_3 = add i8 %p_shl3_cast, i8 %trunc_ln97_3" [conv_combined/main.cpp:97]   --->   Operation 526 'add' 'add_ln97_3' <Predicate = (cmp147408)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 42> <Delay = 7.30>
ST_63 : Operation 527 [7/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 527 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 43> <Delay = 7.30>
ST_64 : Operation 528 [6/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 528 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 44> <Delay = 7.30>
ST_65 : Operation 529 [5/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 529 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 45> <Delay = 7.30>
ST_66 : Operation 530 [4/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 530 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 46> <Delay = 7.30>
ST_67 : Operation 531 [3/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 531 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 47> <Delay = 7.30>
ST_68 : Operation 532 [2/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 532 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 48> <Delay = 7.30>
ST_69 : Operation 533 [1/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 533 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 534 [1/1] (1.58ns)   --->   "%br_ln96 = br void" [conv_combined/main.cpp:96]   --->   Operation 534 'br' 'br_ln96' <Predicate = true> <Delay = 1.58>

State 70 <SV = 49> <Delay = 2.52>
ST_70 : Operation 535 [1/1] (0.00ns)   --->   "%l_1 = phi i31 %add_ln96, void %.split40, i31 0, void %.lr.ph411" [conv_combined/main.cpp:96]   --->   Operation 535 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 536 [1/1] (2.52ns)   --->   "%add_ln96 = add i31 %l_1, i31 1" [conv_combined/main.cpp:96]   --->   Operation 536 'add' 'add_ln96' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 537 [1/1] (0.00ns)   --->   "%l_1_cast = zext i31 %l_1" [conv_combined/main.cpp:96]   --->   Operation 537 'zext' 'l_1_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 538 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 538 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 539 [1/1] (2.47ns)   --->   "%icmp_ln96 = icmp_eq  i32 %l_1_cast, i32 %FW_read" [conv_combined/main.cpp:96]   --->   Operation 539 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 540 [1/1] (0.00ns)   --->   "%empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 540 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %.split40, void %._crit_edge412.loopexit" [conv_combined/main.cpp:96]   --->   Operation 541 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln97_5 = trunc i31 %l_1" [conv_combined/main.cpp:97]   --->   Operation 542 'trunc' 'trunc_ln97_5' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_70 : Operation 543 [1/1] (1.91ns)   --->   "%add_ln97_4 = add i8 %add_ln97_3, i8 %trunc_ln97_5" [conv_combined/main.cpp:97]   --->   Operation 543 'add' 'add_ln97_4' <Predicate = (!icmp_ln96)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 50> <Delay = 7.30>
ST_71 : Operation 544 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:97]   --->   Operation 544 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 51> <Delay = 3.25>
ST_72 : Operation 545 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [conv_combined/main.cpp:96]   --->   Operation 545 'specloopname' 'specloopname_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_72 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln97_4 = zext i8 %add_ln97_4" [conv_combined/main.cpp:97]   --->   Operation 546 'zext' 'zext_ln97_4' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_72 : Operation 547 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln97_4" [conv_combined/main.cpp:97]   --->   Operation 547 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_72 : Operation 548 [1/1] (3.25ns)   --->   "%store_ln97 = store i16 %gmem_addr_3_read, i8 %dwbuf_V_addr" [conv_combined/main.cpp:97]   --->   Operation 548 'store' 'store_ln97' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>
ST_72 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 549 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 73 <SV = 50> <Delay = 5.00>
ST_73 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge412"   --->   Operation 550 'br' 'br_ln0' <Predicate = (cmp147408)> <Delay = 0.00>
ST_73 : Operation 551 [1/1] (2.55ns)   --->   "%add_ln95 = add i32 %select_ln94, i32 1" [conv_combined/main.cpp:95]   --->   Operation 551 'add' 'add_ln95' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 552 [1/1] (3.52ns)   --->   "%add_ln94_1 = add i64 %indvar_flatten68, i64 1" [conv_combined/main.cpp:94]   --->   Operation 552 'add' 'add_ln94_1' <Predicate = (!icmp_ln94)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 553 [1/1] (1.48ns)   --->   "%select_ln94_4 = select i1 %icmp_ln94, i64 1, i64 %add_ln94_1" [conv_combined/main.cpp:94]   --->   Operation 553 'select' 'select_ln94_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 554 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 74 <SV = 37> <Delay = 6.91>
ST_74 : Operation 555 [1/2] (6.91ns)   --->   "%bound96 = mul i64 %cast61, i64 %cast95"   --->   Operation 555 'mul' 'bound96' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 38> <Delay = 6.97>
ST_75 : Operation 556 [1/1] (0.00ns)   --->   "%cast107 = zext i32 %C_read"   --->   Operation 556 'zext' 'cast107' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 557 [1/1] (0.00ns)   --->   "%cast108 = zext i64 %bound96"   --->   Operation 557 'zext' 'cast108' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 558 [5/5] (6.97ns)   --->   "%bound109 = mul i96 %cast107, i96 %cast108"   --->   Operation 558 'mul' 'bound109' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 39> <Delay = 6.97>
ST_76 : Operation 559 [4/5] (6.97ns)   --->   "%bound109 = mul i96 %cast107, i96 %cast108"   --->   Operation 559 'mul' 'bound109' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 40> <Delay = 6.97>
ST_77 : Operation 560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_1 = add i32 %H_read, i32 1" [conv_combined/main.cpp:103]   --->   Operation 560 'add' 'add_ln103_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_77 : Operation 561 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln103_1 = sub i32 %add_ln103_1, i32 %FH_read" [conv_combined/main.cpp:103]   --->   Operation 561 'sub' 'sub_ln103_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_77 : Operation 562 [3/5] (6.97ns)   --->   "%bound109 = mul i96 %cast107, i96 %cast108"   --->   Operation 562 'mul' 'bound109' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 41> <Delay = 6.97>
ST_78 : Operation 563 [2/5] (6.97ns)   --->   "%bound109 = mul i96 %cast107, i96 %cast108"   --->   Operation 563 'mul' 'bound109' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 564 [1/1] (0.00ns)   --->   "%cast136 = zext i31 %trunc_ln88" [conv_combined/main.cpp:88]   --->   Operation 564 'zext' 'cast136' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 565 [1/1] (0.00ns)   --->   "%cast137 = zext i32 %sub_ln103_1" [conv_combined/main.cpp:103]   --->   Operation 565 'zext' 'cast137' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 566 [2/2] (6.91ns)   --->   "%bound138 = mul i63 %cast136, i63 %cast137" [conv_combined/main.cpp:88]   --->   Operation 566 'mul' 'bound138' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 42> <Delay = 6.97>
ST_79 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %W_read" [conv_combined/main.cpp:103]   --->   Operation 567 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103 = add i32 %W_read, i32 1" [conv_combined/main.cpp:103]   --->   Operation 568 'add' 'add_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 569 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln103 = sub i32 %add_ln103, i32 %FW_read" [conv_combined/main.cpp:103]   --->   Operation 569 'sub' 'sub_ln103' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 570 [1/1] (1.73ns)   --->   "%add_ln103_3 = add i10 %trunc_ln44, i10 1" [conv_combined/main.cpp:103]   --->   Operation 570 'add' 'add_ln103_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 571 [1/5] (6.97ns)   --->   "%bound109 = mul i96 %cast107, i96 %cast108"   --->   Operation 571 'mul' 'bound109' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 572 [1/2] (6.91ns)   --->   "%bound138 = mul i63 %cast136, i63 %cast137" [conv_combined/main.cpp:88]   --->   Operation 572 'mul' 'bound138' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 573 [1/1] (2.47ns)   --->   "%icmp_ln108 = icmp_eq  i32 %FW_read, i32 0" [conv_combined/main.cpp:108]   --->   Operation 573 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 574 [1/1] (1.58ns)   --->   "%br_ln103 = br void" [conv_combined/main.cpp:103]   --->   Operation 574 'br' 'br_ln103' <Predicate = true> <Delay = 1.58>

State 80 <SV = 43> <Delay = 4.47>
ST_80 : Operation 575 [1/1] (0.00ns)   --->   "%indvar_flatten144 = phi i63 0, void %.lr.ph406, i63 %add_ln103_4, void %._crit_edge397" [conv_combined/main.cpp:103]   --->   Operation 575 'phi' 'indvar_flatten144' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 576 [1/1] (0.00ns)   --->   "%f_1 = phi i31 0, void %.lr.ph406, i31 %select_ln103_1, void %._crit_edge397" [conv_combined/main.cpp:103]   --->   Operation 576 'phi' 'f_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 577 [1/1] (0.00ns)   --->   "%h_1 = phi i32 0, void %.lr.ph406, i32 %add_ln104, void %._crit_edge397" [conv_combined/main.cpp:104]   --->   Operation 577 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 578 [1/1] (3.49ns)   --->   "%add_ln103_4 = add i63 %indvar_flatten144, i63 1" [conv_combined/main.cpp:103]   --->   Operation 578 'add' 'add_ln103_4' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 579 [1/1] (0.00ns)   --->   "%empty_79 = trunc i31 %f_1" [conv_combined/main.cpp:103]   --->   Operation 579 'trunc' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 580 [1/1] (0.95ns)   --->   "%icmp_ln703 = icmp_eq  i2 %empty_79, i2 1"   --->   Operation 580 'icmp' 'icmp_ln703' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 581 [1/1] (0.95ns)   --->   "%icmp_ln703_1 = icmp_eq  i2 %empty_79, i2 0"   --->   Operation 581 'icmp' 'icmp_ln703_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 582 [1/1] (2.78ns)   --->   "%icmp_ln103 = icmp_eq  i63 %indvar_flatten144, i63 %bound138" [conv_combined/main.cpp:103]   --->   Operation 582 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %._crit_edge402.loopexit, void %.lr.ph376.preheader.preheader" [conv_combined/main.cpp:103]   --->   Operation 583 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 584 [1/1] (2.52ns)   --->   "%add_ln103_2 = add i31 %f_1, i31 1" [conv_combined/main.cpp:103]   --->   Operation 584 'add' 'add_ln103_2' <Predicate = (!icmp_ln103)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 585 [1/1] (2.47ns)   --->   "%icmp_ln104 = icmp_eq  i32 %h_1, i32 %sub_ln103_1" [conv_combined/main.cpp:104]   --->   Operation 585 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln103)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 586 [1/1] (0.73ns)   --->   "%select_ln103_1 = select i1 %icmp_ln104, i31 %add_ln103_2, i31 %f_1" [conv_combined/main.cpp:103]   --->   Operation 586 'select' 'select_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i31 %select_ln103_1" [conv_combined/main.cpp:103]   --->   Operation 587 'trunc' 'trunc_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_80 : Operation 588 [3/3] (1.05ns) (grouped into DSP with root node empty_84)   --->   "%mul_ln103 = mul i10 %trunc_ln103_1, i10 %outH" [conv_combined/main.cpp:103]   --->   Operation 588 'mul' 'mul_ln103' <Predicate = (!icmp_ln103)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 589 [1/1] (0.00ns)   --->   "%empty_83 = trunc i31 %add_ln103_2" [conv_combined/main.cpp:103]   --->   Operation 589 'trunc' 'empty_83' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_80 : Operation 590 [1/1] (0.99ns)   --->   "%select_ln103_2 = select i1 %icmp_ln104, i2 %empty_83, i2 %empty_79" [conv_combined/main.cpp:103]   --->   Operation 590 'select' 'select_ln103_2' <Predicate = (!icmp_ln103)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 591 [1/1] (0.95ns)   --->   "%icmp_ln703_2 = icmp_eq  i2 %empty_83, i2 1"   --->   Operation 591 'icmp' 'icmp_ln703_2' <Predicate = (!icmp_ln103)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 592 [1/1] (0.99ns)   --->   "%select_ln103_3 = select i1 %icmp_ln104, i1 %icmp_ln703_2, i1 %icmp_ln703" [conv_combined/main.cpp:103]   --->   Operation 592 'select' 'select_ln103_3' <Predicate = (!icmp_ln103)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 593 [1/1] (0.95ns)   --->   "%icmp_ln703_3 = icmp_eq  i2 %empty_83, i2 0"   --->   Operation 593 'icmp' 'icmp_ln703_3' <Predicate = (!icmp_ln103)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 594 [1/1] (0.99ns)   --->   "%select_ln103_4 = select i1 %icmp_ln104, i1 %icmp_ln703_3, i1 %icmp_ln703_1" [conv_combined/main.cpp:103]   --->   Operation 594 'select' 'select_ln103_4' <Predicate = (!icmp_ln103)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 595 [1/1] (1.58ns)   --->   "%br_ln120 = br void %.lr.ph376.preheader" [conv_combined/main.cpp:120]   --->   Operation 595 'br' 'br_ln120' <Predicate = (icmp_ln103)> <Delay = 1.58>

State 81 <SV = 44> <Delay = 1.05>
ST_81 : Operation 596 [2/3] (1.05ns) (grouped into DSP with root node empty_84)   --->   "%mul_ln103 = mul i10 %trunc_ln103_1, i10 %outH" [conv_combined/main.cpp:103]   --->   Operation 596 'mul' 'mul_ln103' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 45> <Delay = 2.79>
ST_82 : Operation 597 [1/1] (0.69ns)   --->   "%select_ln103 = select i1 %icmp_ln104, i32 0, i32 %h_1" [conv_combined/main.cpp:103]   --->   Operation 597 'select' 'select_ln103' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 598 [1/3] (0.00ns) (grouped into DSP with root node empty_84)   --->   "%mul_ln103 = mul i10 %trunc_ln103_1, i10 %outH" [conv_combined/main.cpp:103]   --->   Operation 598 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i32 %select_ln103" [conv_combined/main.cpp:104]   --->   Operation 599 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 600 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_84 = add i10 %trunc_ln104, i10 %mul_ln103" [conv_combined/main.cpp:104]   --->   Operation 600 'add' 'empty_84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 83 <SV = 46> <Delay = 6.62>
ST_83 : Operation 601 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_103_17_VITIS_LOOP_104_18_str"   --->   Operation 601 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i2 %select_ln103_2"   --->   Operation 602 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln103_2, i2 0"   --->   Operation 603 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i4 %tmp_9"   --->   Operation 604 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 605 [1/1] (1.73ns)   --->   "%sub_ln1118 = sub i5 %zext_ln1118_2, i5 %zext_ln1118_1"   --->   Operation 605 'sub' 'sub_ln1118' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i5 %sub_ln1118"   --->   Operation 606 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 607 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [conv_combined/main.cpp:104]   --->   Operation 607 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 608 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_84 = add i10 %trunc_ln104, i10 %mul_ln103" [conv_combined/main.cpp:104]   --->   Operation 608 'add' 'empty_84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 609 [1/1] (4.52ns)   --->   "%empty_85 = mul i10 %empty_84, i10 %add_ln103_3" [conv_combined/main.cpp:104]   --->   Operation 609 'mul' 'empty_85' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %cmp176393, void %._crit_edge397, void %.lr.ph396" [conv_combined/main.cpp:105]   --->   Operation 610 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 611 [1/1] (0.00ns)   --->   "%dbbuf_V_0_2_load = load i16 %dbbuf_V_0_2"   --->   Operation 611 'load' 'dbbuf_V_0_2_load' <Predicate = (cmp176393)> <Delay = 0.00>
ST_83 : Operation 612 [1/1] (0.00ns)   --->   "%dbbuf_V_0_3_load = load i16 %dbbuf_V_0_3"   --->   Operation 612 'load' 'dbbuf_V_0_3_load' <Predicate = (cmp176393)> <Delay = 0.00>
ST_83 : Operation 613 [1/1] (0.00ns)   --->   "%dbbuf_V_2_3_load_1 = load i16 %dbbuf_V_2_3"   --->   Operation 613 'load' 'dbbuf_V_2_3_load_1' <Predicate = (cmp176393)> <Delay = 0.00>
ST_83 : Operation 614 [1/1] (1.70ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %dbbuf_V_0_2_load, i16 %dbbuf_V_0_3_load, i16 %dbbuf_V_2_3_load_1, i2 %select_ln103_2"   --->   Operation 614 'mux' 'tmp_2' <Predicate = (cmp176393)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 615 [1/1] (1.58ns)   --->   "%br_ln105 = br void" [conv_combined/main.cpp:105]   --->   Operation 615 'br' 'br_ln105' <Predicate = (cmp176393)> <Delay = 1.58>

State 84 <SV = 47> <Delay = 4.06>
ST_84 : Operation 616 [1/1] (0.00ns)   --->   "%w_1 = phi i32 %add_ln105, void %._crit_edge392.loopexit, i32 0, void %.lr.ph396" [conv_combined/main.cpp:105]   --->   Operation 616 'phi' 'w_1' <Predicate = (cmp176393)> <Delay = 0.00>
ST_84 : Operation 617 [1/1] (0.00ns)   --->   "%dbbuf_V_2_8 = phi i16 %add_ln703_1, void %._crit_edge392.loopexit, i16 %tmp_2, void %.lr.ph396"   --->   Operation 617 'phi' 'dbbuf_V_2_8' <Predicate = (cmp176393)> <Delay = 0.00>
ST_84 : Operation 618 [1/1] (2.55ns)   --->   "%add_ln105 = add i32 %w_1, i32 1" [conv_combined/main.cpp:105]   --->   Operation 618 'add' 'add_ln105' <Predicate = (cmp176393)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 619 [1/1] (2.47ns)   --->   "%icmp_ln105 = icmp_eq  i32 %w_1, i32 %sub_ln103" [conv_combined/main.cpp:105]   --->   Operation 619 'icmp' 'icmp_ln105' <Predicate = (cmp176393)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %.split34, void %._crit_edge397.loopexit_ifconv" [conv_combined/main.cpp:105]   --->   Operation 620 'br' 'br_ln105' <Predicate = (cmp176393)> <Delay = 0.00>
ST_84 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i32 %w_1" [conv_combined/main.cpp:105]   --->   Operation 621 'trunc' 'trunc_ln105' <Predicate = (cmp176393 & !icmp_ln105)> <Delay = 0.00>
ST_84 : Operation 622 [1/1] (1.73ns)   --->   "%empty_80 = add i10 %trunc_ln105, i10 %empty_85" [conv_combined/main.cpp:105]   --->   Operation 622 'add' 'empty_80' <Predicate = (cmp176393 & !icmp_ln105)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 623 [1/1] (0.00ns)   --->   "%p_cast45 = zext i10 %empty_80" [conv_combined/main.cpp:105]   --->   Operation 623 'zext' 'p_cast45' <Predicate = (cmp176393 & !icmp_ln105)> <Delay = 0.00>
ST_84 : Operation 624 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %p_cast45" [conv_combined/main.cpp:105]   --->   Operation 624 'getelementptr' 'dy_addr' <Predicate = (cmp176393 & !icmp_ln105)> <Delay = 0.00>
ST_84 : Operation 625 [3/3] (1.68ns)   --->   "%r_V = load i10 %dy_addr" [conv_combined/main.cpp:105]   --->   Operation 625 'load' 'r_V' <Predicate = (cmp176393 & !icmp_ln105)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_84 : Operation 626 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 626 'store' 'store_ln0' <Predicate = (cmp176393 & !icmp_ln105)> <Delay = 1.58>
ST_84 : Operation 627 [1/1] (0.00ns)   --->   "%dbbuf_V_0_2_load_1 = load i16 %dbbuf_V_0_2"   --->   Operation 627 'load' 'dbbuf_V_0_2_load_1' <Predicate = (cmp176393 & icmp_ln105 & !select_ln103_4)> <Delay = 0.00>
ST_84 : Operation 628 [1/1] (0.00ns)   --->   "%dbbuf_V_0_3_load_1 = load i16 %dbbuf_V_0_3"   --->   Operation 628 'load' 'dbbuf_V_0_3_load_1' <Predicate = (cmp176393 & icmp_ln105)> <Delay = 0.00>
ST_84 : Operation 629 [1/1] (0.00ns)   --->   "%dbbuf_V_2_3_load_2 = load i16 %dbbuf_V_2_3"   --->   Operation 629 'load' 'dbbuf_V_2_3_load_2' <Predicate = (cmp176393 & icmp_ln105)> <Delay = 0.00>
ST_84 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node dbbuf_V_2_7)   --->   "%dbbuf_V_2 = select i1 %select_ln103_3, i16 %dbbuf_V_2_3_load_2, i16 %dbbuf_V_2_8"   --->   Operation 630 'select' 'dbbuf_V_2' <Predicate = (cmp176393 & icmp_ln105 & !select_ln103_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 631 [1/1] (0.80ns) (out node of the LUT)   --->   "%dbbuf_V_2_7 = select i1 %select_ln103_4, i16 %dbbuf_V_2_3_load_2, i16 %dbbuf_V_2"   --->   Operation 631 'select' 'dbbuf_V_2_7' <Predicate = (cmp176393 & icmp_ln105)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node dbbuf_V_0_5)   --->   "%dbbuf_V_0 = select i1 %select_ln103_3, i16 %dbbuf_V_2_8, i16 %dbbuf_V_0_3_load_1"   --->   Operation 632 'select' 'dbbuf_V_0' <Predicate = (cmp176393 & icmp_ln105 & !select_ln103_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 633 [1/1] (0.80ns) (out node of the LUT)   --->   "%dbbuf_V_0_5 = select i1 %select_ln103_4, i16 %dbbuf_V_0_3_load_1, i16 %dbbuf_V_0"   --->   Operation 633 'select' 'dbbuf_V_0_5' <Predicate = (cmp176393 & icmp_ln105)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 634 [1/1] (0.80ns)   --->   "%dbbuf_V_0_6 = select i1 %select_ln103_4, i16 %dbbuf_V_2_8, i16 %dbbuf_V_0_2_load_1"   --->   Operation 634 'select' 'dbbuf_V_0_6' <Predicate = (cmp176393 & icmp_ln105)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 635 [1/1] (1.58ns)   --->   "%store_ln104 = store i16 %dbbuf_V_2_7, i16 %dbbuf_V_2_3" [conv_combined/main.cpp:104]   --->   Operation 635 'store' 'store_ln104' <Predicate = (cmp176393 & icmp_ln105)> <Delay = 1.58>
ST_84 : Operation 636 [1/1] (1.58ns)   --->   "%store_ln104 = store i16 %dbbuf_V_0_5, i16 %dbbuf_V_0_3" [conv_combined/main.cpp:104]   --->   Operation 636 'store' 'store_ln104' <Predicate = (cmp176393 & icmp_ln105)> <Delay = 1.58>
ST_84 : Operation 637 [1/1] (1.58ns)   --->   "%store_ln104 = store i16 %dbbuf_V_0_6, i16 %dbbuf_V_0_2" [conv_combined/main.cpp:104]   --->   Operation 637 'store' 'store_ln104' <Predicate = (cmp176393 & icmp_ln105)> <Delay = 1.58>
ST_84 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln104 = br void %._crit_edge397" [conv_combined/main.cpp:104]   --->   Operation 638 'br' 'br_ln104' <Predicate = (cmp176393 & icmp_ln105)> <Delay = 0.00>
ST_84 : Operation 639 [1/1] (2.55ns)   --->   "%add_ln104 = add i32 %select_ln103, i32 1" [conv_combined/main.cpp:104]   --->   Operation 639 'add' 'add_ln104' <Predicate = (icmp_ln105) | (!cmp176393)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 640 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 640 'br' 'br_ln0' <Predicate = (icmp_ln105) | (!cmp176393)> <Delay = 0.00>

State 85 <SV = 48> <Delay = 1.68>
ST_85 : Operation 641 [2/3] (1.68ns)   --->   "%r_V = load i10 %dy_addr" [conv_combined/main.cpp:105]   --->   Operation 641 'load' 'r_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 86 <SV = 49> <Delay = 1.68>
ST_86 : Operation 642 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [conv_combined/main.cpp:105]   --->   Operation 642 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 643 [1/3] (1.68ns)   --->   "%r_V = load i10 %dy_addr" [conv_combined/main.cpp:105]   --->   Operation 643 'load' 'r_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_86 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %r_V"   --->   Operation 644 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 645 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 645 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_86 : Operation 646 [1/1] (1.58ns)   --->   "%br_ln106 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i67" [conv_combined/main.cpp:106]   --->   Operation 646 'br' 'br_ln106' <Predicate = true> <Delay = 1.58>

State 87 <SV = 50> <Delay = 4.52>
ST_87 : Operation 647 [1/1] (0.00ns)   --->   "%c_1 = phi i32 0, void %.split34, i32 %select_ln106_2, void %._crit_edge387.loopexit" [conv_combined/main.cpp:106]   --->   Operation 647 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i32 %c_1" [conv_combined/main.cpp:106]   --->   Operation 648 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 649 [1/1] (4.52ns)   --->   "%empty_81 = mul i10 %trunc_ln106, i10 %empty_48" [conv_combined/main.cpp:106]   --->   Operation 649 'mul' 'empty_81' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 51> <Delay = 7.21>
ST_88 : Operation 650 [1/1] (0.00ns)   --->   "%indvar_flatten133 = phi i96 0, void %.split34, i96 %add_ln106_1, void %._crit_edge387.loopexit" [conv_combined/main.cpp:106]   --->   Operation 650 'phi' 'indvar_flatten133' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 651 [1/1] (0.00ns)   --->   "%indvar_flatten104 = phi i64 0, void %.split34, i64 %select_ln107_4, void %._crit_edge387.loopexit" [conv_combined/main.cpp:107]   --->   Operation 651 'phi' 'indvar_flatten104' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 652 [1/1] (0.00ns)   --->   "%fh_1 = phi i32 0, void %.split34, i32 %select_ln107_3, void %._crit_edge387.loopexit" [conv_combined/main.cpp:107]   --->   Operation 652 'phi' 'fh_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 653 [1/1] (0.00ns)   --->   "%fw_1 = phi i32 0, void %.split34, i32 %add_ln108, void %._crit_edge387.loopexit" [conv_combined/main.cpp:108]   --->   Operation 653 'phi' 'fw_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 654 [1/1] (4.43ns)   --->   "%add_ln106_1 = add i96 %indvar_flatten133, i96 1" [conv_combined/main.cpp:106]   --->   Operation 654 'add' 'add_ln106_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i32 %fh_1" [conv_combined/main.cpp:107]   --->   Operation 655 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i10 %trunc_ln104, i10 %trunc_ln107" [conv_combined/main.cpp:104]   --->   Operation 656 'add' 'tmp19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_88 : Operation 657 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%empty_82 = add i10 %tmp19, i10 %empty_81" [conv_combined/main.cpp:104]   --->   Operation 657 'add' 'empty_82' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_88 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i32 %fh_1"   --->   Operation 658 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 659 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 659 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 660 [1/1] (3.12ns)   --->   "%icmp_ln106 = icmp_eq  i96 %indvar_flatten133, i96 %bound109" [conv_combined/main.cpp:106]   --->   Operation 660 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 661 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %._crit_edge387.loopexit, void %._crit_edge392.loopexit" [conv_combined/main.cpp:106]   --->   Operation 661 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 662 [1/1] (2.55ns)   --->   "%add_ln106 = add i32 %c_1, i32 1" [conv_combined/main.cpp:106]   --->   Operation 662 'add' 'add_ln106' <Predicate = (!icmp_ln106)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 663 [1/1] (2.77ns)   --->   "%icmp_ln107 = icmp_eq  i64 %indvar_flatten104, i64 %bound96" [conv_combined/main.cpp:107]   --->   Operation 663 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln106)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 664 [1/1] (0.69ns)   --->   "%select_ln106 = select i1 %icmp_ln107, i32 0, i32 %fh_1" [conv_combined/main.cpp:106]   --->   Operation 664 'select' 'select_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i32 %add_ln106" [conv_combined/main.cpp:106]   --->   Operation 665 'trunc' 'trunc_ln106_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_88 : Operation 666 [1/1] (4.52ns)   --->   "%p_mid1115 = mul i10 %trunc_ln106_1, i10 %empty_48" [conv_combined/main.cpp:106]   --->   Operation 666 'mul' 'p_mid1115' <Predicate = (!icmp_ln106)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 667 [1/1] (0.69ns)   --->   "%select_ln106_2 = select i1 %icmp_ln107, i32 %add_ln106, i32 %c_1" [conv_combined/main.cpp:106]   --->   Operation 667 'select' 'select_ln106_2' <Predicate = (!icmp_ln106)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = trunc i32 %select_ln106_2" [conv_combined/main.cpp:106]   --->   Operation 668 'trunc' 'trunc_ln106_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_88 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_1)   --->   "%select_ln106_3 = select i1 %icmp_ln107, i6 0, i6 %trunc_ln727" [conv_combined/main.cpp:106]   --->   Operation 669 'select' 'select_ln106_3' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 670 [1/1] (2.47ns)   --->   "%icmp_ln108_1 = icmp_eq  i32 %fw_1, i32 %FW_read" [conv_combined/main.cpp:108]   --->   Operation 670 'icmp' 'icmp_ln108_1' <Predicate = (!icmp_ln106)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 671 [1/1] (0.99ns)   --->   "%select_ln106_5 = select i1 %icmp_ln107, i1 %icmp_ln108, i1 %icmp_ln108_1" [conv_combined/main.cpp:106]   --->   Operation 671 'select' 'select_ln106_5' <Predicate = (!icmp_ln106)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 672 [1/1] (2.55ns)   --->   "%add_ln107 = add i32 %select_ln106, i32 1" [conv_combined/main.cpp:107]   --->   Operation 672 'add' 'add_ln107' <Predicate = (!icmp_ln106)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i32 %add_ln107" [conv_combined/main.cpp:107]   --->   Operation 673 'trunc' 'trunc_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_88 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_1)   --->   "%trunc_ln727_1 = trunc i32 %add_ln107"   --->   Operation 674 'trunc' 'trunc_ln727_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_88 : Operation 675 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln107_1 = select i1 %select_ln106_5, i6 %trunc_ln727_1, i6 %select_ln106_3" [conv_combined/main.cpp:107]   --->   Operation 675 'select' 'select_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 676 [1/1] (3.52ns)   --->   "%add_ln107_2 = add i64 %indvar_flatten104, i64 1" [conv_combined/main.cpp:107]   --->   Operation 676 'add' 'add_ln107_2' <Predicate = (!icmp_ln106)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 52> <Delay = 6.15>
ST_89 : Operation 677 [1/1] (0.68ns)   --->   "%select_ln106_1 = select i1 %icmp_ln107, i10 %p_mid1115, i10 %empty_81" [conv_combined/main.cpp:106]   --->   Operation 677 'select' 'select_ln106_1' <Predicate = (!icmp_ln106 & select_ln106_5)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i4 %trunc_ln106_2"   --->   Operation 678 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_89 : Operation 679 [1/1] (1.78ns)   --->   "%add_ln1118_1 = add i6 %sext_ln703, i6 %zext_ln1118_3"   --->   Operation 679 'add' 'add_ln1118_1' <Predicate = (!icmp_ln106)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i6 %add_ln1118_1"   --->   Operation 680 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_89 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln1118_1, i2 0"   --->   Operation 681 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_89 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i8 %tmp_13"   --->   Operation 682 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_89 : Operation 683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_2 = add i30 %sext_ln1118_4, i30 %sext_ln1118_3"   --->   Operation 683 'add' 'add_ln1118_2' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_89 : Operation 684 [1/1] (1.73ns)   --->   "%p_mid1121 = add i10 %trunc_ln104, i10 %p_mid1115" [conv_combined/main.cpp:104]   --->   Operation 684 'add' 'p_mid1121' <Predicate = (!icmp_ln106 & icmp_ln107 & !select_ln106_5)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_2)   --->   "%select_ln106_4 = select i1 %icmp_ln107, i10 %p_mid1121, i10 %empty_82" [conv_combined/main.cpp:106]   --->   Operation 685 'select' 'select_ln106_4' <Predicate = (!icmp_ln106 & !select_ln106_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln107)   --->   "%or_ln107 = or i1 %select_ln106_5, i1 %icmp_ln107" [conv_combined/main.cpp:107]   --->   Operation 686 'or' 'or_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 687 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln107 = select i1 %or_ln107, i32 0, i32 %fw_1" [conv_combined/main.cpp:107]   --->   Operation 687 'select' 'select_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19_mid1 = add i10 %trunc_ln104, i10 %trunc_ln107_1" [conv_combined/main.cpp:104]   --->   Operation 688 'add' 'tmp19_mid1' <Predicate = (!icmp_ln106 & select_ln106_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_89 : Operation 689 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%p_mid1100 = add i10 %tmp19_mid1, i10 %select_ln106_1" [conv_combined/main.cpp:104]   --->   Operation 689 'add' 'p_mid1100' <Predicate = (!icmp_ln106 & select_ln106_5)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_89 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i6 %select_ln107_1"   --->   Operation 690 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_89 : Operation 691 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1118_3 = add i30 %add_ln1118_2, i30 %zext_ln1118_4"   --->   Operation 691 'add' 'add_ln1118_3' <Predicate = (!icmp_ln106)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_89 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i30 %add_ln1118_3"   --->   Operation 692 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_89 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i30 %add_ln1118_3"   --->   Operation 693 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_89 : Operation 694 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln107_2 = select i1 %select_ln106_5, i10 %p_mid1100, i10 %select_ln106_4" [conv_combined/main.cpp:107]   --->   Operation 694 'select' 'select_ln107_2' <Predicate = (!icmp_ln106)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 695 [3/3] (1.05ns) (grouped into DSP with root node add_ln107_1)   --->   "%mul_ln107 = mul i10 %select_ln107_2, i10 %trunc_ln103" [conv_combined/main.cpp:107]   --->   Operation 695 'mul' 'mul_ln107' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 696 [1/1] (0.69ns)   --->   "%select_ln107_3 = select i1 %select_ln106_5, i32 %add_ln107, i32 %select_ln106" [conv_combined/main.cpp:107]   --->   Operation 696 'select' 'select_ln107_3' <Predicate = (!icmp_ln106)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i32 %select_ln107" [conv_combined/main.cpp:109]   --->   Operation 697 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_89 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln1118_2 = trunc i32 %select_ln107"   --->   Operation 698 'trunc' 'trunc_ln1118_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_89 : Operation 699 [1/1] (2.55ns)   --->   "%add_ln108 = add i32 %select_ln107, i32 1" [conv_combined/main.cpp:108]   --->   Operation 699 'add' 'add_ln108' <Predicate = (!icmp_ln106)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 700 [1/1] (1.48ns)   --->   "%select_ln107_4 = select i1 %icmp_ln107, i64 1, i64 %add_ln107_2" [conv_combined/main.cpp:107]   --->   Operation 700 'select' 'select_ln107_4' <Predicate = (!icmp_ln106)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 90 <SV = 53> <Delay = 3.66>
ST_90 : Operation 701 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln1118_1, i2 0"   --->   Operation 701 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_90 : Operation 702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_4 = add i8 %p_shl7_cast, i8 %trunc_ln1118"   --->   Operation 702 'add' 'add_ln1118_4' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_90 : Operation 703 [2/3] (1.05ns) (grouped into DSP with root node add_ln107_1)   --->   "%mul_ln107 = mul i10 %select_ln107_2, i10 %trunc_ln103" [conv_combined/main.cpp:107]   --->   Operation 703 'mul' 'mul_ln107' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 704 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1118_5 = add i8 %add_ln1118_4, i8 %trunc_ln1118_2"   --->   Operation 704 'add' 'add_ln1118_5' <Predicate = (!icmp_ln106)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 91 <SV = 54> <Delay = 3.25>
ST_91 : Operation 705 [1/3] (0.00ns) (grouped into DSP with root node add_ln107_1)   --->   "%mul_ln107 = mul i10 %select_ln107_2, i10 %trunc_ln103" [conv_combined/main.cpp:107]   --->   Operation 705 'mul' 'mul_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 706 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln107_1 = add i10 %mul_ln107, i10 %trunc_ln105" [conv_combined/main.cpp:107]   --->   Operation 706 'add' 'add_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i8 %add_ln1118_5"   --->   Operation 707 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_91 : Operation 708 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_5"   --->   Operation 708 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_91 : Operation 709 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_5"   --->   Operation 709 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_91 : Operation 710 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i8 %wbuf_V_addr_1"   --->   Operation 710 'load' 'wbuf_V_load' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>

State 92 <SV = 55> <Delay = 6.30>
ST_92 : Operation 711 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln107_1 = add i10 %mul_ln107, i10 %trunc_ln105" [conv_combined/main.cpp:107]   --->   Operation 711 'add' 'add_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 712 [1/1] (1.73ns)   --->   "%add_ln1118 = add i10 %add_ln107_1, i10 %trunc_ln109"   --->   Operation 712 'add' 'add_ln1118' <Predicate = (!icmp_ln106)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i10 %add_ln1118"   --->   Operation 713 'zext' 'zext_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_92 : Operation 714 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 714 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_92 : Operation 715 [3/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 715 'load' 'x_load_2' <Predicate = (!icmp_ln106)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_92 : Operation 716 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i8 %wbuf_V_addr_1"   --->   Operation 716 'load' 'wbuf_V_load' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>
ST_92 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %wbuf_V_load"   --->   Operation 717 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_92 : Operation 718 [1/1] (0.00ns)   --->   "%dx_addr_1 = getelementptr i16 %dx, i32 0, i32 %zext_ln1118"   --->   Operation 718 'getelementptr' 'dx_addr_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_92 : Operation 719 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 719 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_92 : Operation 720 [3/3] (1.68ns)   --->   "%dx_load_1 = load i10 %dx_addr_1"   --->   Operation 720 'load' 'dx_load_1' <Predicate = (!icmp_ln106)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_92 : Operation 721 [1/1] (2.47ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln1118"   --->   Operation 721 'icmp' 'addr_cmp' <Predicate = (!icmp_ln106)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 722 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_2, i29 %sext_ln1118_1"   --->   Operation 722 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 723 [1/1] (1.58ns)   --->   "%store_ln1118 = store i32 %zext_ln1118, i32 %reuse_addr_reg"   --->   Operation 723 'store' 'store_ln1118' <Predicate = (!icmp_ln106)> <Delay = 1.58>

State 93 <SV = 56> <Delay = 1.68>
ST_93 : Operation 724 [2/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 724 'load' 'x_load_2' <Predicate = (!icmp_ln106)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_93 : Operation 725 [2/3] (1.68ns)   --->   "%dx_load_1 = load i10 %dx_addr_1"   --->   Operation 725 'load' 'dx_load_1' <Predicate = (!icmp_ln106)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_93 : Operation 726 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_2, i29 %sext_ln1118_1"   --->   Operation 726 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 94 <SV = 57> <Delay = 4.58>
ST_94 : Operation 727 [1/3] (1.68ns)   --->   "%x_load_2 = load i10 %x_addr_2"   --->   Operation 727 'load' 'x_load_2' <Predicate = (!icmp_ln106)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_94 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %x_load_2"   --->   Operation 728 'sext' 'sext_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_94 : Operation 729 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln1118_1"   --->   Operation 729 'mul' 'mul_ln1192' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 730 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 730 'load' 'reuse_reg_load' <Predicate = (!icmp_ln106 & addr_cmp)> <Delay = 0.00>
ST_94 : Operation 731 [1/3] (1.68ns)   --->   "%dx_load_1 = load i10 %dx_addr_1"   --->   Operation 731 'load' 'dx_load_1' <Predicate = (!icmp_ln106)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_94 : Operation 732 [1/1] (0.80ns)   --->   "%lhs_2 = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %dx_load_1"   --->   Operation 732 'select' 'lhs_2' <Predicate = (!icmp_ln106)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 733 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs_2, i13 0"   --->   Operation 733 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_94 : Operation 734 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_2, i29 %sext_ln1118_1"   --->   Operation 734 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 735 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 735 'add' 'ret_V_1' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 95 <SV = 58> <Delay = 5.35>
ST_95 : Operation 736 [2/2] (3.25ns)   --->   "%lhs = load i8 %dwbuf_V_addr_2"   --->   Operation 736 'load' 'lhs' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>
ST_95 : Operation 737 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln1118_1"   --->   Operation 737 'mul' 'mul_ln1192' <Predicate = (!icmp_ln106)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 738 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 738 'add' 'ret_V_1' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28"   --->   Operation 739 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_95 : Operation 740 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i10 %dx_addr_1"   --->   Operation 740 'store' 'store_ln708' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_95 : Operation 741 [1/1] (1.58ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i16 %reuse_reg"   --->   Operation 741 'store' 'store_ln708' <Predicate = (!icmp_ln106)> <Delay = 1.58>

State 96 <SV = 59> <Delay = 5.35>
ST_96 : Operation 742 [1/2] (3.25ns)   --->   "%lhs = load i8 %dwbuf_V_addr_2"   --->   Operation 742 'load' 'lhs' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>
ST_96 : Operation 743 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 743 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_96 : Operation 744 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln1118_1"   --->   Operation 744 'mul' 'mul_ln1192' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 745 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 745 'add' 'ret_V' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 97 <SV = 60> <Delay = 5.35>
ST_97 : Operation 746 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_106_20_VITIS_LOOP_107_21_VITIS_LOOP_108_22_str"   --->   Operation 746 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_97 : Operation 747 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 747 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_97 : Operation 748 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_107_21_VITIS_LOOP_108_22_str"   --->   Operation 748 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_97 : Operation 749 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 749 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_97 : Operation 750 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [conv_combined/main.cpp:108]   --->   Operation 750 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_97 : Operation 751 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 751 'add' 'ret_V' <Predicate = (!icmp_ln106)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 752 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_97 : Operation 753 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln2, i8 %dwbuf_V_addr_2"   --->   Operation 753 'store' 'store_ln708' <Predicate = (!icmp_ln106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>
ST_97 : Operation 754 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i67"   --->   Operation 754 'br' 'br_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 98 <SV = 52> <Delay = 2.07>
ST_98 : Operation 755 [1/1] (2.07ns)   --->   "%add_ln703_1 = add i16 %r_V, i16 %dbbuf_V_2_8"   --->   Operation 755 'add' 'add_ln703_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 756 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 99 <SV = 44> <Delay = 6.91>
ST_99 : Operation 757 [1/1] (0.00ns)   --->   "%indvar_flatten178 = phi i95 %add_ln120_1, void %._crit_edge362, i95 0, void %.lr.ph376.preheader.preheader" [conv_combined/main.cpp:120]   --->   Operation 757 'phi' 'indvar_flatten178' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 758 [1/1] (0.00ns)   --->   "%j_2 = phi i32 %select_ln121_3, void %._crit_edge362, i32 0, void %.lr.ph376.preheader.preheader" [conv_combined/main.cpp:121]   --->   Operation 758 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 759 [1/1] (4.40ns)   --->   "%add_ln120_1 = add i95 %indvar_flatten178, i95 1" [conv_combined/main.cpp:120]   --->   Operation 759 'add' 'add_ln120_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %j_2" [conv_combined/main.cpp:121]   --->   Operation 760 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 761 [2/2] (6.91ns)   --->   "%empty_86 = mul i31 %trunc_ln121, i31 %empty_71" [conv_combined/main.cpp:121]   --->   Operation 761 'mul' 'empty_86' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i32 %j_2" [conv_combined/main.cpp:124]   --->   Operation 762 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 763 [1/1] (3.11ns)   --->   "%icmp_ln120 = icmp_eq  i95 %indvar_flatten178, i95 %bound73" [conv_combined/main.cpp:120]   --->   Operation 763 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 45> <Delay = 7.30>
ST_100 : Operation 764 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %select_ln120_1, void %._crit_edge362, i31 0, void %.lr.ph376.preheader.preheader" [conv_combined/main.cpp:120]   --->   Operation 764 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 765 [1/1] (0.00ns)   --->   "%indvar_flatten155 = phi i64 %select_ln121_4, void %._crit_edge362, i64 0, void %.lr.ph376.preheader.preheader" [conv_combined/main.cpp:121]   --->   Operation 765 'phi' 'indvar_flatten155' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 766 [1/1] (0.00ns)   --->   "%k_2 = phi i32 %add_ln122, void %._crit_edge362, i32 0, void %.lr.ph376.preheader.preheader" [conv_combined/main.cpp:122]   --->   Operation 766 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 767 [1/2] (6.91ns)   --->   "%empty_86 = mul i31 %trunc_ln121, i31 %empty_71" [conv_combined/main.cpp:121]   --->   Operation 767 'mul' 'empty_86' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 768 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %._crit_edge372.loopexit, void %.lr.ph356" [conv_combined/main.cpp:120]   --->   Operation 768 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 769 [1/1] (2.52ns)   --->   "%add_ln120 = add i31 %i_4, i31 1" [conv_combined/main.cpp:120]   --->   Operation 769 'add' 'add_ln120' <Predicate = (!icmp_ln120)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 770 [1/1] (2.77ns)   --->   "%icmp_ln121 = icmp_eq  i64 %indvar_flatten155, i64 %bound62" [conv_combined/main.cpp:121]   --->   Operation 770 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln120)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 771 [1/1] (0.73ns)   --->   "%select_ln120_1 = select i1 %icmp_ln121, i31 %add_ln120, i31 %i_4" [conv_combined/main.cpp:120]   --->   Operation 771 'select' 'select_ln120_1' <Predicate = (!icmp_ln120)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i31 %select_ln120_1" [conv_combined/main.cpp:120]   --->   Operation 772 'trunc' 'trunc_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_100 : Operation 773 [1/1] (2.47ns)   --->   "%icmp_ln122 = icmp_eq  i32 %k_2, i32 %FH_read" [conv_combined/main.cpp:122]   --->   Operation 773 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln120)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 774 [1/1] (0.99ns)   --->   "%select_ln120_4 = select i1 %icmp_ln121, i1 %icmp_ln95, i1 %icmp_ln122" [conv_combined/main.cpp:120]   --->   Operation 774 'select' 'select_ln120_4' <Predicate = (!icmp_ln120)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node select_ln121)   --->   "%or_ln121 = or i1 %select_ln120_4, i1 %icmp_ln121" [conv_combined/main.cpp:121]   --->   Operation 775 'or' 'or_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 776 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln121 = select i1 %or_ln121, i32 0, i32 %k_2" [conv_combined/main.cpp:121]   --->   Operation 776 'select' 'select_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i32 %select_ln121" [conv_combined/main.cpp:122]   --->   Operation 777 'trunc' 'trunc_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_100 : Operation 778 [1/1] (7.30ns)   --->   "%empty_93 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:131]   --->   Operation 778 'writereq' 'empty_93' <Predicate = (icmp_ln120)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 779 [1/1] (1.58ns)   --->   "%br_ln131 = br void" [conv_combined/main.cpp:131]   --->   Operation 779 'br' 'br_ln131' <Predicate = (icmp_ln120)> <Delay = 1.58>

State 101 <SV = 46> <Delay = 6.91>
ST_101 : Operation 780 [1/1] (0.69ns)   --->   "%select_ln120 = select i1 %icmp_ln121, i32 0, i32 %j_2" [conv_combined/main.cpp:120]   --->   Operation 780 'select' 'select_ln120' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 781 [2/2] (6.91ns)   --->   "%mul_ln120 = mul i31 %select_ln120_1, i31 %empty_72" [conv_combined/main.cpp:120]   --->   Operation 781 'mul' 'mul_ln120' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i2 %trunc_ln120" [conv_combined/main.cpp:124]   --->   Operation 782 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln120, i2 0" [conv_combined/main.cpp:124]   --->   Operation 783 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i4 %tmp_10" [conv_combined/main.cpp:124]   --->   Operation 784 'zext' 'zext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 785 [1/1] (1.73ns)   --->   "%sub_ln124 = sub i5 %zext_ln124_1, i5 %zext_ln124" [conv_combined/main.cpp:124]   --->   Operation 785 'sub' 'sub_ln124' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node add_ln124)   --->   "%sext_ln121 = sext i5 %sub_ln124" [conv_combined/main.cpp:121]   --->   Operation 786 'sext' 'sext_ln121' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node add_ln124)   --->   "%select_ln120_3 = select i1 %icmp_ln121, i4 0, i4 %trunc_ln124" [conv_combined/main.cpp:120]   --->   Operation 787 'select' 'select_ln120_3' <Predicate = (!select_ln120_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 788 [1/1] (2.55ns)   --->   "%add_ln121 = add i32 %select_ln120, i32 1" [conv_combined/main.cpp:121]   --->   Operation 788 'add' 'add_ln121' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = trunc i32 %add_ln121" [conv_combined/main.cpp:121]   --->   Operation 789 'trunc' 'trunc_ln121_1' <Predicate = (select_ln120_4)> <Delay = 0.00>
ST_101 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node add_ln124)   --->   "%trunc_ln124_1 = trunc i32 %add_ln121" [conv_combined/main.cpp:124]   --->   Operation 790 'trunc' 'trunc_ln124_1' <Predicate = (select_ln120_4)> <Delay = 0.00>
ST_101 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node add_ln124)   --->   "%select_ln121_2 = select i1 %select_ln120_4, i4 %trunc_ln124_1, i4 %select_ln120_3" [conv_combined/main.cpp:121]   --->   Operation 791 'select' 'select_ln121_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node add_ln124)   --->   "%zext_ln124_2 = zext i4 %select_ln121_2" [conv_combined/main.cpp:124]   --->   Operation 792 'zext' 'zext_ln124_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 793 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln124 = add i6 %sext_ln121, i6 %zext_ln124_2" [conv_combined/main.cpp:124]   --->   Operation 793 'add' 'add_ln124' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 794 [1/1] (0.69ns)   --->   "%select_ln121_3 = select i1 %select_ln120_4, i32 %add_ln121, i32 %select_ln120" [conv_combined/main.cpp:121]   --->   Operation 794 'select' 'select_ln121_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 795 [2/2] (6.91ns)   --->   "%empty_90 = mul i31 %trunc_ln122, i31 %trunc_ln93" [conv_combined/main.cpp:122]   --->   Operation 795 'mul' 'empty_90' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 47> <Delay = 6.91>
ST_102 : Operation 796 [1/2] (6.91ns)   --->   "%mul_ln120 = mul i31 %select_ln120_1, i31 %empty_72" [conv_combined/main.cpp:120]   --->   Operation 796 'mul' 'mul_ln120' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 797 [2/2] (6.91ns)   --->   "%p_mid1153 = mul i31 %trunc_ln121_1, i31 %empty_71" [conv_combined/main.cpp:121]   --->   Operation 797 'mul' 'p_mid1153' <Predicate = (select_ln120_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 798 [1/2] (6.91ns)   --->   "%empty_90 = mul i31 %trunc_ln122, i31 %trunc_ln93" [conv_combined/main.cpp:122]   --->   Operation 798 'mul' 'empty_90' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 48> <Delay = 6.91>
ST_103 : Operation 799 [1/2] (6.91ns)   --->   "%p_mid1153 = mul i31 %trunc_ln121_1, i31 %empty_71" [conv_combined/main.cpp:121]   --->   Operation 799 'mul' 'p_mid1153' <Predicate = (select_ln120_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 49> <Delay = 5.07>
ST_104 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node select_ln121_1)   --->   "%select_ln120_2 = select i1 %icmp_ln121, i31 0, i31 %empty_86" [conv_combined/main.cpp:120]   --->   Operation 800 'select' 'select_ln120_2' <Predicate = (!select_ln120_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 801 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln121_1 = select i1 %select_ln120_4, i31 %p_mid1153, i31 %select_ln120_2" [conv_combined/main.cpp:121]   --->   Operation 801 'select' 'select_ln121_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp20 = add i31 %mul_ln120, i31 %empty_90" [conv_combined/main.cpp:120]   --->   Operation 802 'add' 'tmp20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_104 : Operation 803 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_91 = add i31 %tmp20, i31 %select_ln121_1" [conv_combined/main.cpp:120]   --->   Operation 803 'add' 'empty_91' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 105 <SV = 50> <Delay = 5.65>
ST_105 : Operation 804 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_120_23_VITIS_LOOP_121_24_VITIS_LOOP_122_25_str"   --->   Operation 804 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 805 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_121_24_VITIS_LOOP_122_25_str"   --->   Operation 805 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i6 %add_ln124" [conv_combined/main.cpp:124]   --->   Operation 806 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln124, i2 0" [conv_combined/main.cpp:124]   --->   Operation 807 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln124_1 = sext i8 %tmp_11" [conv_combined/main.cpp:124]   --->   Operation 808 'sext' 'sext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 809 [1/1] (1.91ns)   --->   "%add_ln124_1 = add i30 %sext_ln124_1, i30 %sext_ln124" [conv_combined/main.cpp:124]   --->   Operation 809 'add' 'add_ln124_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 810 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [conv_combined/main.cpp:122]   --->   Operation 810 'specloopname' 'specloopname_ln122' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_91, i1 0" [conv_combined/main.cpp:120]   --->   Operation 811 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 812 [1/1] (2.55ns)   --->   "%empty_92 = add i32 %tmp_12, i32 %dwt_read" [conv_combined/main.cpp:120]   --->   Operation 812 'add' 'empty_92' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 813 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %cmp147408, void %._crit_edge362, void %.lr.ph361" [conv_combined/main.cpp:123]   --->   Operation 813 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_92, i32 1, i32 31" [conv_combined/main.cpp:123]   --->   Operation 814 'partselect' 'trunc_ln1' <Predicate = (cmp147408)> <Delay = 0.00>
ST_105 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i31 %trunc_ln1" [conv_combined/main.cpp:123]   --->   Operation 815 'sext' 'sext_ln123' <Predicate = (cmp147408)> <Delay = 0.00>
ST_105 : Operation 816 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %sext_ln123" [conv_combined/main.cpp:123]   --->   Operation 816 'getelementptr' 'gmem_addr_4' <Predicate = (cmp147408)> <Delay = 0.00>
ST_105 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln124_2 = trunc i32 %select_ln121" [conv_combined/main.cpp:124]   --->   Operation 817 'trunc' 'trunc_ln124_2' <Predicate = (cmp147408)> <Delay = 0.00>
ST_105 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i6 %trunc_ln124_2" [conv_combined/main.cpp:124]   --->   Operation 818 'zext' 'zext_ln124_3' <Predicate = (cmp147408)> <Delay = 0.00>
ST_105 : Operation 819 [1/1] (1.82ns)   --->   "%add_ln124_2 = add i30 %add_ln124_1, i30 %zext_ln124_3" [conv_combined/main.cpp:124]   --->   Operation 819 'add' 'add_ln124_2' <Predicate = (cmp147408)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 820 [1/1] (0.00ns)   --->   "%trunc_ln124_3 = trunc i30 %add_ln124_2" [conv_combined/main.cpp:124]   --->   Operation 820 'trunc' 'trunc_ln124_3' <Predicate = (cmp147408)> <Delay = 0.00>
ST_105 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln124_4 = trunc i30 %add_ln124_2" [conv_combined/main.cpp:124]   --->   Operation 821 'trunc' 'trunc_ln124_4' <Predicate = (cmp147408)> <Delay = 0.00>
ST_105 : Operation 822 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln124_4, i2 0" [conv_combined/main.cpp:124]   --->   Operation 822 'bitconcatenate' 'p_shl5_cast' <Predicate = (cmp147408)> <Delay = 0.00>
ST_105 : Operation 823 [1/1] (1.91ns)   --->   "%add_ln124_3 = add i8 %p_shl5_cast, i8 %trunc_ln124_3" [conv_combined/main.cpp:124]   --->   Operation 823 'add' 'add_ln124_3' <Predicate = (cmp147408)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 51> <Delay = 7.30>
ST_106 : Operation 824 [1/1] (7.30ns)   --->   "%empty_87 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:123]   --->   Operation 824 'writereq' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 825 [1/1] (1.58ns)   --->   "%br_ln123 = br void" [conv_combined/main.cpp:123]   --->   Operation 825 'br' 'br_ln123' <Predicate = true> <Delay = 1.58>

State 107 <SV = 52> <Delay = 5.16>
ST_107 : Operation 826 [1/1] (0.00ns)   --->   "%l_2 = phi i31 %add_ln123, void %.split21, i31 0, void %.lr.ph361" [conv_combined/main.cpp:123]   --->   Operation 826 'phi' 'l_2' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 827 [1/1] (2.52ns)   --->   "%add_ln123 = add i31 %l_2, i31 1" [conv_combined/main.cpp:123]   --->   Operation 827 'add' 'add_ln123' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 828 [1/1] (0.00ns)   --->   "%l_2_cast = zext i31 %l_2" [conv_combined/main.cpp:123]   --->   Operation 828 'zext' 'l_2_cast' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 829 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 829 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 830 [1/1] (2.47ns)   --->   "%icmp_ln123 = icmp_eq  i32 %l_2_cast, i32 %FW_read" [conv_combined/main.cpp:123]   --->   Operation 830 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 831 [1/1] (0.00ns)   --->   "%empty_88 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 831 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 832 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %.split21, void %._crit_edge362.loopexit" [conv_combined/main.cpp:123]   --->   Operation 832 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 833 [1/1] (0.00ns)   --->   "%trunc_ln124_5 = trunc i31 %l_2" [conv_combined/main.cpp:124]   --->   Operation 833 'trunc' 'trunc_ln124_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_107 : Operation 834 [1/1] (1.91ns)   --->   "%add_ln124_4 = add i8 %add_ln124_3, i8 %trunc_ln124_5" [conv_combined/main.cpp:124]   --->   Operation 834 'add' 'add_ln124_4' <Predicate = (!icmp_ln123)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln124_4 = zext i8 %add_ln124_4" [conv_combined/main.cpp:124]   --->   Operation 835 'zext' 'zext_ln124_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_107 : Operation 836 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln124_4" [conv_combined/main.cpp:124]   --->   Operation 836 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_107 : Operation 837 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i8 %dwbuf_V_addr_1" [conv_combined/main.cpp:124]   --->   Operation 837 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>

State 108 <SV = 53> <Delay = 3.25>
ST_108 : Operation 838 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i8 %dwbuf_V_addr_1" [conv_combined/main.cpp:124]   --->   Operation 838 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>

State 109 <SV = 54> <Delay = 7.30>
ST_109 : Operation 839 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [conv_combined/main.cpp:123]   --->   Operation 839 'specloopname' 'specloopname_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_109 : Operation 840 [1/1] (7.30ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_4, i16 %dwbuf_V_load, i2 3" [conv_combined/main.cpp:124]   --->   Operation 840 'write' 'write_ln124' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 841 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 841 'br' 'br_ln0' <Predicate = (!icmp_ln123)> <Delay = 0.00>

State 110 <SV = 53> <Delay = 7.30>
ST_110 : Operation 842 [5/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:122]   --->   Operation 842 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 54> <Delay = 7.30>
ST_111 : Operation 843 [4/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:122]   --->   Operation 843 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 55> <Delay = 7.30>
ST_112 : Operation 844 [3/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:122]   --->   Operation 844 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 56> <Delay = 7.30>
ST_113 : Operation 845 [2/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:122]   --->   Operation 845 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 57> <Delay = 7.30>
ST_114 : Operation 846 [1/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:122]   --->   Operation 846 'writeresp' 'empty_89' <Predicate = (cmp147408)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 847 [1/1] (0.00ns)   --->   "%br_ln122 = br void %._crit_edge362" [conv_combined/main.cpp:122]   --->   Operation 847 'br' 'br_ln122' <Predicate = (cmp147408)> <Delay = 0.00>
ST_114 : Operation 848 [1/1] (2.55ns)   --->   "%add_ln122 = add i32 %select_ln121, i32 1" [conv_combined/main.cpp:122]   --->   Operation 848 'add' 'add_ln122' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 849 [1/1] (3.52ns)   --->   "%add_ln121_1 = add i64 %indvar_flatten155, i64 1" [conv_combined/main.cpp:121]   --->   Operation 849 'add' 'add_ln121_1' <Predicate = (!icmp_ln121)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 850 [1/1] (1.48ns)   --->   "%select_ln121_4 = select i1 %icmp_ln121, i64 1, i64 %add_ln121_1" [conv_combined/main.cpp:121]   --->   Operation 850 'select' 'select_ln121_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 851 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph376.preheader"   --->   Operation 851 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 115 <SV = 46> <Delay = 2.52>
ST_115 : Operation 852 [1/1] (0.00ns)   --->   "%i_5 = phi i31 %add_ln131, void %.split19, i31 0, void %.lr.ph356" [conv_combined/main.cpp:131]   --->   Operation 852 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 853 [1/1] (2.52ns)   --->   "%add_ln131 = add i31 %i_5, i31 1" [conv_combined/main.cpp:131]   --->   Operation 853 'add' 'add_ln131' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 854 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 854 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 855 [1/1] (2.47ns)   --->   "%icmp_ln131 = icmp_eq  i31 %i_5, i31 %trunc_ln88" [conv_combined/main.cpp:131]   --->   Operation 855 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 856 [1/1] (0.00ns)   --->   "%empty_94 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 856 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %.split19, void %._crit_edge352.loopexit650" [conv_combined/main.cpp:131]   --->   Operation 857 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 858 [1/1] (0.00ns)   --->   "%dbbuf_V_0_2_load_2 = load i16 %dbbuf_V_0_2" [conv_combined/main.cpp:132]   --->   Operation 858 'load' 'dbbuf_V_0_2_load_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_115 : Operation 859 [1/1] (0.00ns)   --->   "%dbbuf_V_0_3_load_2 = load i16 %dbbuf_V_0_3" [conv_combined/main.cpp:132]   --->   Operation 859 'load' 'dbbuf_V_0_3_load_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_115 : Operation 860 [1/1] (0.00ns)   --->   "%dbbuf_V_2_3_load = load i16 %dbbuf_V_2_3" [conv_combined/main.cpp:132]   --->   Operation 860 'load' 'dbbuf_V_2_3_load' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_115 : Operation 861 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i31 %i_5" [conv_combined/main.cpp:132]   --->   Operation 861 'trunc' 'trunc_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_115 : Operation 862 [1/1] (1.70ns)   --->   "%tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %dbbuf_V_0_2_load_2, i16 %dbbuf_V_0_3_load_2, i16 %dbbuf_V_2_3_load, i2 %trunc_ln132" [conv_combined/main.cpp:132]   --->   Operation 862 'mux' 'tmp_3' <Predicate = (!icmp_ln131)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 47> <Delay = 7.30>
ST_116 : Operation 863 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [conv_combined/main.cpp:131]   --->   Operation 863 'specloopname' 'specloopname_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_116 : Operation 864 [1/1] (7.30ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_1, i16 %tmp_3, i2 3" [conv_combined/main.cpp:132]   --->   Operation 864 'write' 'write_ln132' <Predicate = (!icmp_ln131)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 865 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 865 'br' 'br_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>

State 117 <SV = 47> <Delay = 7.30>
ST_117 : Operation 866 [5/5] (7.30ns)   --->   "%empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:138]   --->   Operation 866 'writeresp' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 48> <Delay = 7.30>
ST_118 : Operation 867 [4/5] (7.30ns)   --->   "%empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:138]   --->   Operation 867 'writeresp' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 49> <Delay = 7.30>
ST_119 : Operation 868 [3/5] (7.30ns)   --->   "%empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:138]   --->   Operation 868 'writeresp' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 50> <Delay = 7.30>
ST_120 : Operation 869 [2/5] (7.30ns)   --->   "%empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:138]   --->   Operation 869 'writeresp' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 51> <Delay = 7.30>
ST_121 : Operation 870 [1/5] (7.30ns)   --->   "%empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:138]   --->   Operation 870 'writeresp' 'empty_95' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 871 [1/1] (0.00ns)   --->   "%br_ln138 = br void %._crit_edge352" [conv_combined/main.cpp:138]   --->   Operation 871 'br' 'br_ln138' <Predicate = (icmp_ln49 & !fwprop_read)> <Delay = 0.00>
ST_121 : Operation 872 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %debugip_read, void %._crit_edge, void" [conv_combined/main.cpp:138]   --->   Operation 872 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 873 [2/2] (6.91ns)   --->   "%tmp21 = mul i32 %C_read, i32 %W_read"   --->   Operation 873 'mul' 'tmp21' <Predicate = (debugip_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 20> <Delay = 6.91>
ST_122 : Operation 874 [1/1] (0.00ns)   --->   "%cast25 = zext i32 %sub_ln70_1" [conv_combined/main.cpp:70]   --->   Operation 874 'zext' 'cast25' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 875 [1/1] (0.00ns)   --->   "%cast26 = zext i32 %sub_ln70" [conv_combined/main.cpp:70]   --->   Operation 875 'zext' 'cast26' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 876 [2/2] (6.91ns)   --->   "%bound27 = mul i64 %cast25, i64 %cast26" [conv_combined/main.cpp:70]   --->   Operation 876 'mul' 'bound27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 21> <Delay = 6.91>
ST_123 : Operation 877 [1/2] (6.91ns)   --->   "%bound27 = mul i64 %cast25, i64 %cast26" [conv_combined/main.cpp:70]   --->   Operation 877 'mul' 'bound27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 22> <Delay = 6.97>
ST_124 : Operation 878 [1/1] (0.00ns)   --->   "%cast39 = zext i32 %C_read"   --->   Operation 878 'zext' 'cast39' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 879 [1/1] (0.00ns)   --->   "%cast40 = zext i64 %bound27" [conv_combined/main.cpp:70]   --->   Operation 879 'zext' 'cast40' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 880 [5/5] (6.97ns)   --->   "%bound41 = mul i96 %cast39, i96 %cast40" [conv_combined/main.cpp:70]   --->   Operation 880 'mul' 'bound41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 23> <Delay = 6.97>
ST_125 : Operation 881 [4/5] (6.97ns)   --->   "%bound41 = mul i96 %cast39, i96 %cast40" [conv_combined/main.cpp:70]   --->   Operation 881 'mul' 'bound41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 24> <Delay = 6.97>
ST_126 : Operation 882 [3/5] (6.97ns)   --->   "%bound41 = mul i96 %cast39, i96 %cast40" [conv_combined/main.cpp:70]   --->   Operation 882 'mul' 'bound41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 25> <Delay = 6.97>
ST_127 : Operation 883 [2/5] (6.97ns)   --->   "%bound41 = mul i96 %cast39, i96 %cast40" [conv_combined/main.cpp:70]   --->   Operation 883 'mul' 'bound41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 26> <Delay = 6.97>
ST_128 : Operation 884 [1/1] (2.47ns)   --->   "%cmp99323 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 884 'icmp' 'cmp99323' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 885 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i32 %W_read" [conv_combined/main.cpp:70]   --->   Operation 885 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 886 [1/1] (1.73ns)   --->   "%add_ln70_3 = add i10 %trunc_ln44, i10 1" [conv_combined/main.cpp:70]   --->   Operation 886 'add' 'add_ln70_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln70_1 = trunc i32 %F_read" [conv_combined/main.cpp:70]   --->   Operation 887 'trunc' 'trunc_ln70_1' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 888 [1/5] (6.97ns)   --->   "%bound41 = mul i96 %cast39, i96 %cast40" [conv_combined/main.cpp:70]   --->   Operation 888 'mul' 'bound41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 889 [1/1] (1.58ns)   --->   "%br_ln70 = br void" [conv_combined/main.cpp:70]   --->   Operation 889 'br' 'br_ln70' <Predicate = true> <Delay = 1.58>

State 129 <SV = 27> <Delay = 4.52>
ST_129 : Operation 890 [1/1] (0.00ns)   --->   "%f = phi i31 %add_ln70_2, void %._crit_edge347.loopexit, i31 0, void %.lr.ph351" [conv_combined/main.cpp:70]   --->   Operation 890 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 891 [1/1] (2.52ns)   --->   "%add_ln70_2 = add i31 %f, i31 1" [conv_combined/main.cpp:70]   --->   Operation 891 'add' 'add_ln70_2' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 892 [1/1] (2.47ns)   --->   "%icmp_ln70 = icmp_eq  i31 %f, i31 %trunc_ln70_1" [conv_combined/main.cpp:70]   --->   Operation 892 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 893 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 893 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 894 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split17, void %._crit_edge352.loopexit" [conv_combined/main.cpp:70]   --->   Operation 894 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln70_2 = trunc i31 %f" [conv_combined/main.cpp:70]   --->   Operation 895 'trunc' 'trunc_ln70_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_129 : Operation 896 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [conv_combined/main.cpp:70]   --->   Operation 896 'specloopname' 'specloopname_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_129 : Operation 897 [1/1] (0.00ns)   --->   "%empty_59 = trunc i31 %f" [conv_combined/main.cpp:70]   --->   Operation 897 'trunc' 'empty_59' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_129 : Operation 898 [1/1] (4.52ns)   --->   "%empty_60 = mul i10 %trunc_ln70_2, i10 %outH" [conv_combined/main.cpp:70]   --->   Operation 898 'mul' 'empty_60' <Predicate = (!icmp_ln70)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 899 [1/1] (1.70ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %bbuf_V_0_2, i16 %bbuf_V_1_2, i16 %bbuf_V_2_2, i2 %empty_59" [conv_combined/main.cpp:70]   --->   Operation 899 'mux' 'tmp_1' <Predicate = (!icmp_ln70)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 900 [1/1] (1.58ns)   --->   "%br_ln71 = br void" [conv_combined/main.cpp:71]   --->   Operation 900 'br' 'br_ln71' <Predicate = (!icmp_ln70)> <Delay = 1.58>
ST_129 : Operation 901 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge352"   --->   Operation 901 'br' 'br_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 130 <SV = 28> <Delay = 6.72>
ST_130 : Operation 902 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i96 0, void %.split17, i96 %add_ln71_1, void %._crit_edge332.loopexit" [conv_combined/main.cpp:71]   --->   Operation 902 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 903 [1/1] (0.00ns)   --->   "%c = phi i32 0, void %.split17, i32 %select_ln71_1, void %._crit_edge332.loopexit" [conv_combined/main.cpp:71]   --->   Operation 903 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 904 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i64 0, void %.split17, i64 %select_ln72_4, void %._crit_edge332.loopexit" [conv_combined/main.cpp:72]   --->   Operation 904 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 905 [1/1] (0.00ns)   --->   "%h = phi i32 0, void %.split17, i32 %select_ln72_3, void %._crit_edge332.loopexit" [conv_combined/main.cpp:72]   --->   Operation 905 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 906 [1/1] (0.00ns)   --->   "%w = phi i32 0, void %.split17, i32 %add_ln73, void %._crit_edge332.loopexit" [conv_combined/main.cpp:73]   --->   Operation 906 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 907 [1/1] (4.43ns)   --->   "%add_ln71_1 = add i96 %indvar_flatten57, i96 1" [conv_combined/main.cpp:71]   --->   Operation 907 'add' 'add_ln71_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i32 %h" [conv_combined/main.cpp:72]   --->   Operation 908 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 909 [1/1] (1.73ns)   --->   "%empty_61 = add i10 %trunc_ln72, i10 %empty_60" [conv_combined/main.cpp:72]   --->   Operation 909 'add' 'empty_61' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 910 [1/1] (3.12ns)   --->   "%icmp_ln71 = icmp_eq  i96 %indvar_flatten57, i96 %bound41" [conv_combined/main.cpp:71]   --->   Operation 910 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 911 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge342.loopexit, void %._crit_edge347.loopexit" [conv_combined/main.cpp:71]   --->   Operation 911 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 912 [1/1] (2.55ns)   --->   "%add_ln71 = add i32 %c, i32 1" [conv_combined/main.cpp:71]   --->   Operation 912 'add' 'add_ln71' <Predicate = (!icmp_ln71)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 913 [1/1] (2.77ns)   --->   "%icmp_ln72 = icmp_eq  i64 %indvar_flatten36, i64 %bound27" [conv_combined/main.cpp:72]   --->   Operation 913 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln71)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 914 [1/1] (0.69ns)   --->   "%select_ln71 = select i1 %icmp_ln72, i32 0, i32 %h" [conv_combined/main.cpp:71]   --->   Operation 914 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 915 [1/1] (0.69ns)   --->   "%select_ln71_1 = select i1 %icmp_ln72, i32 %add_ln71, i32 %c" [conv_combined/main.cpp:71]   --->   Operation 915 'select' 'select_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i32 %select_ln71_1" [conv_combined/main.cpp:71]   --->   Operation 916 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_130 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node select_ln72_1)   --->   "%select_ln71_2 = select i1 %icmp_ln72, i10 0, i10 %trunc_ln72" [conv_combined/main.cpp:71]   --->   Operation 917 'select' 'select_ln71_2' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 918 [1/1] (2.47ns)   --->   "%icmp_ln73_1 = icmp_eq  i32 %w, i32 %sub_ln70" [conv_combined/main.cpp:73]   --->   Operation 918 'icmp' 'icmp_ln73_1' <Predicate = (!icmp_ln71)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 919 [1/1] (0.99ns)   --->   "%select_ln71_4 = select i1 %icmp_ln72, i1 %icmp_ln73, i1 %icmp_ln73_1" [conv_combined/main.cpp:71]   --->   Operation 919 'select' 'select_ln71_4' <Predicate = (!icmp_ln71)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 920 [1/1] (2.55ns)   --->   "%add_ln72 = add i32 %select_ln71, i32 1" [conv_combined/main.cpp:72]   --->   Operation 920 'add' 'add_ln72' <Predicate = (!icmp_ln71)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = trunc i32 %add_ln72" [conv_combined/main.cpp:72]   --->   Operation 921 'trunc' 'trunc_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_130 : Operation 922 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln72_1 = select i1 %select_ln71_4, i10 %trunc_ln72_1, i10 %select_ln71_2" [conv_combined/main.cpp:72]   --->   Operation 922 'select' 'select_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 923 [1/1] (0.69ns)   --->   "%select_ln72_3 = select i1 %select_ln71_4, i32 %add_ln72, i32 %select_ln71" [conv_combined/main.cpp:72]   --->   Operation 923 'select' 'select_ln72_3' <Predicate = (!icmp_ln71)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 924 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 924 'br' 'br_ln0' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 131 <SV = 29> <Delay = 3.46>
ST_131 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node select_ln72_2)   --->   "%select_ln71_3 = select i1 %icmp_ln72, i10 %empty_60, i10 %empty_61" [conv_combined/main.cpp:71]   --->   Operation 925 'select' 'select_ln71_3' <Predicate = (!select_ln71_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 926 [1/1] (1.73ns)   --->   "%p_mid132 = add i10 %trunc_ln72_1, i10 %empty_60" [conv_combined/main.cpp:72]   --->   Operation 926 'add' 'p_mid132' <Predicate = (select_ln71_4)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 927 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln72_2 = select i1 %select_ln71_4, i10 %p_mid132, i10 %select_ln71_3" [conv_combined/main.cpp:72]   --->   Operation 927 'select' 'select_ln72_2' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 928 [3/3] (1.05ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln72 = mul i10 %select_ln72_2, i10 %add_ln70_3" [conv_combined/main.cpp:72]   --->   Operation 928 'mul' 'mul_ln72' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 132 <SV = 30> <Delay = 1.05>
ST_132 : Operation 929 [2/3] (1.05ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln72 = mul i10 %select_ln72_2, i10 %add_ln70_3" [conv_combined/main.cpp:72]   --->   Operation 929 'mul' 'mul_ln72' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 133 <SV = 31> <Delay = 3.07>
ST_133 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node select_ln72)   --->   "%or_ln72 = or i1 %select_ln71_4, i1 %icmp_ln72" [conv_combined/main.cpp:72]   --->   Operation 930 'or' 'or_ln72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 931 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln72 = select i1 %or_ln72, i32 0, i32 %w" [conv_combined/main.cpp:72]   --->   Operation 931 'select' 'select_ln72' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 932 [1/3] (0.00ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln72 = mul i10 %select_ln72_2, i10 %add_ln70_3" [conv_combined/main.cpp:72]   --->   Operation 932 'mul' 'mul_ln72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %select_ln72" [conv_combined/main.cpp:73]   --->   Operation 933 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 934 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74 = add i10 %trunc_ln73, i10 %mul_ln72" [conv_combined/main.cpp:74]   --->   Operation 934 'add' 'add_ln74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 134 <SV = 32> <Delay = 5.35>
ST_134 : Operation 935 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_7_VITIS_LOOP_72_8_VITIS_LOOP_73_9_str"   --->   Operation 935 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 936 [1/1] (4.52ns)   --->   "%mul_ln71 = mul i10 %trunc_ln71, i10 %empty_48" [conv_combined/main.cpp:71]   --->   Operation 936 'mul' 'mul_ln71' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 937 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_72_8_VITIS_LOOP_73_9_str"   --->   Operation 937 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 938 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [conv_combined/main.cpp:73]   --->   Operation 938 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 939 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74 = add i10 %trunc_ln73, i10 %mul_ln72" [conv_combined/main.cpp:74]   --->   Operation 939 'add' 'add_ln74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i10 %add_ln74" [conv_combined/main.cpp:74]   --->   Operation 940 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 941 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln74" [conv_combined/main.cpp:74]   --->   Operation 941 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 942 [1/1] (3.25ns)   --->   "%store_ln74 = store i16 %tmp_1, i10 %y_addr" [conv_combined/main.cpp:74]   --->   Operation 942 'store' 'store_ln74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_134 : Operation 943 [1/1] (1.58ns)   --->   "%br_ln75 = br void" [conv_combined/main.cpp:75]   --->   Operation 943 'br' 'br_ln75' <Predicate = true> <Delay = 1.58>

State 135 <SV = 33> <Delay = 5.00>
ST_135 : Operation 944 [1/1] (0.00ns)   --->   "%empty_62 = phi i16 %empty_67, void %._crit_edge327, i16 %tmp_1, void %._crit_edge342.loopexit"   --->   Operation 944 'phi' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 945 [1/1] (0.00ns)   --->   "%fh = phi i32 %add_ln75, void %._crit_edge327, i32 0, void %._crit_edge342.loopexit" [conv_combined/main.cpp:75]   --->   Operation 945 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 946 [1/1] (2.55ns)   --->   "%add_ln75 = add i32 %fh, i32 1" [conv_combined/main.cpp:75]   --->   Operation 946 'add' 'add_ln75' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 947 [1/1] (2.47ns)   --->   "%icmp_ln75 = icmp_eq  i32 %fh, i32 %FH_read" [conv_combined/main.cpp:75]   --->   Operation 947 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 948 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %.split9, void %._crit_edge332.loopexit" [conv_combined/main.cpp:75]   --->   Operation 948 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 949 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i32 %fh" [conv_combined/main.cpp:75]   --->   Operation 949 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_135 : Operation 950 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i10 %mul_ln71, i10 %trunc_ln75" [conv_combined/main.cpp:71]   --->   Operation 950 'add' 'tmp17' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_135 : Operation 951 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%empty_63 = add i10 %tmp17, i10 %select_ln72_1" [conv_combined/main.cpp:71]   --->   Operation 951 'add' 'empty_63' <Predicate = (!icmp_ln75)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_135 : Operation 952 [1/1] (2.55ns)   --->   "%add_ln73 = add i32 %select_ln72, i32 1" [conv_combined/main.cpp:73]   --->   Operation 952 'add' 'add_ln73' <Predicate = (icmp_ln75)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 953 [1/1] (3.52ns)   --->   "%add_ln72_1 = add i64 %indvar_flatten36, i64 1" [conv_combined/main.cpp:72]   --->   Operation 953 'add' 'add_ln72_1' <Predicate = (icmp_ln75 & !icmp_ln72)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 954 [1/1] (1.48ns)   --->   "%select_ln72_4 = select i1 %icmp_ln72, i64 1, i64 %add_ln72_1" [conv_combined/main.cpp:72]   --->   Operation 954 'select' 'select_ln72_4' <Predicate = (icmp_ln75)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 955 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 955 'br' 'br_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 136 <SV = 34> <Delay = 6.25>
ST_136 : Operation 956 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [conv_combined/main.cpp:75]   --->   Operation 956 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 957 [1/1] (4.52ns)   --->   "%empty_64 = mul i10 %empty_63, i10 %trunc_ln70" [conv_combined/main.cpp:71]   --->   Operation 957 'mul' 'empty_64' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 958 [1/1] (1.58ns)   --->   "%br_ln76 = br i1 %cmp99323, void %._crit_edge327, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [conv_combined/main.cpp:76]   --->   Operation 958 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>
ST_136 : Operation 959 [1/1] (1.73ns)   --->   "%add_ln77 = add i10 %empty_64, i10 %trunc_ln73" [conv_combined/main.cpp:77]   --->   Operation 959 'add' 'add_ln77' <Predicate = (cmp99323)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 960 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 960 'br' 'br_ln0' <Predicate = (cmp99323)> <Delay = 1.58>

State 137 <SV = 35> <Delay = 3.41>
ST_137 : Operation 961 [1/1] (0.00ns)   --->   "%fw = phi i31 %add_ln76, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [conv_combined/main.cpp:76]   --->   Operation 961 'phi' 'fw' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 962 [1/1] (2.52ns)   --->   "%add_ln76 = add i31 %fw, i31 1" [conv_combined/main.cpp:76]   --->   Operation 962 'add' 'add_ln76' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 963 [1/1] (0.00ns)   --->   "%fw_cast = zext i31 %fw" [conv_combined/main.cpp:76]   --->   Operation 963 'zext' 'fw_cast' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 964 [1/1] (2.47ns)   --->   "%icmp_ln76 = icmp_eq  i32 %fw_cast, i32 %FW_read" [conv_combined/main.cpp:76]   --->   Operation 964 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 965 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge327.loopexit" [conv_combined/main.cpp:76]   --->   Operation 965 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i31 %fw" [conv_combined/main.cpp:77]   --->   Operation 966 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_137 : Operation 967 [1/1] (1.73ns)   --->   "%add_ln1116 = add i10 %add_ln77, i10 %trunc_ln77"   --->   Operation 967 'add' 'add_ln1116' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %add_ln1116"   --->   Operation 968 'zext' 'zext_ln1116' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_137 : Operation 969 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1116"   --->   Operation 969 'getelementptr' 'x_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_137 : Operation 970 [3/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 970 'load' 'x_load' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 138 <SV = 36> <Delay = 1.68>
ST_138 : Operation 971 [2/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 971 'load' 'x_load' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 139 <SV = 37> <Delay = 3.75>
ST_139 : Operation 972 [1/1] (0.00ns)   --->   "%empty_65 = phi i16 %add_ln703, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i16 %empty_62, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader"   --->   Operation 972 'phi' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 973 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 973 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 974 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 974 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 975 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [conv_combined/main.cpp:76]   --->   Operation 975 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_139 : Operation 976 [1/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 976 'load' 'x_load' <Predicate = (!icmp_ln76)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_139 : Operation 977 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %x_load, i16 %empty_65"   --->   Operation 977 'add' 'add_ln703' <Predicate = (!icmp_ln76)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 978 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 978 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 140 <SV = 38> <Delay = 3.25>
ST_140 : Operation 979 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %empty_65, i10 %y_addr"   --->   Operation 979 'store' 'store_ln703' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_140 : Operation 980 [1/1] (1.58ns)   --->   "%br_ln75 = br void %._crit_edge327" [conv_combined/main.cpp:75]   --->   Operation 980 'br' 'br_ln75' <Predicate = true> <Delay = 1.58>

State 141 <SV = 39> <Delay = 0.00>
ST_141 : Operation 981 [1/1] (0.00ns)   --->   "%empty_67 = phi i16 %empty_65, void %._crit_edge327.loopexit, i16 %empty_62, void %.split9"   --->   Operation 981 'phi' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 982 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 982 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 142 <SV = 52> <Delay = 6.91>
ST_142 : Operation 983 [1/2] (6.91ns)   --->   "%tmp21 = mul i32 %C_read, i32 %W_read"   --->   Operation 983 'mul' 'tmp21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 53> <Delay = 6.91>
ST_143 : Operation 984 [2/2] (6.91ns)   --->   "%mul293 = mul i32 %tmp21, i32 %H_read"   --->   Operation 984 'mul' 'mul293' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 54> <Delay = 6.91>
ST_144 : Operation 985 [1/2] (6.91ns)   --->   "%mul293 = mul i32 %tmp21, i32 %H_read"   --->   Operation 985 'mul' 'mul293' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 55> <Delay = 2.47>
ST_145 : Operation 986 [1/1] (2.47ns)   --->   "%icmp_ln140 = icmp_sgt  i32 %mul293, i32 0" [conv_combined/main.cpp:140]   --->   Operation 986 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 987 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %._crit_edge, void %.lr.ph" [conv_combined/main.cpp:140]   --->   Operation 987 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i32 %mul293" [conv_combined/main.cpp:140]   --->   Operation 988 'trunc' 'trunc_ln140' <Predicate = (icmp_ln140)> <Delay = 0.00>
ST_145 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_x_read, i32 1, i32 31" [conv_combined/main.cpp:140]   --->   Operation 989 'partselect' 'trunc_ln4' <Predicate = (icmp_ln140)> <Delay = 0.00>
ST_145 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i31 %trunc_ln4" [conv_combined/main.cpp:140]   --->   Operation 990 'sext' 'sext_ln140' <Predicate = (icmp_ln140)> <Delay = 0.00>
ST_145 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %debug_dx_read, i32 1, i32 31" [conv_combined/main.cpp:140]   --->   Operation 991 'partselect' 'trunc_ln140_1' <Predicate = (icmp_ln140)> <Delay = 0.00>
ST_145 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i31 %trunc_ln140_1" [conv_combined/main.cpp:140]   --->   Operation 992 'sext' 'sext_ln140_1' <Predicate = (icmp_ln140)> <Delay = 0.00>
ST_145 : Operation 993 [1/1] (1.58ns)   --->   "%br_ln140 = br void" [conv_combined/main.cpp:140]   --->   Operation 993 'br' 'br_ln140' <Predicate = (icmp_ln140)> <Delay = 1.58>

State 146 <SV = 56> <Delay = 2.52>
ST_146 : Operation 994 [1/1] (0.00ns)   --->   "%i_6 = phi i31 %add_ln140, void %.split, i31 0, void %.lr.ph" [conv_combined/main.cpp:141]   --->   Operation 994 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 995 [1/1] (2.52ns)   --->   "%add_ln140 = add i31 %i_6, i31 1" [conv_combined/main.cpp:140]   --->   Operation 995 'add' 'add_ln140' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 996 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 996 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 997 [1/1] (2.47ns)   --->   "%icmp_ln140_1 = icmp_eq  i31 %i_6, i31 %trunc_ln140" [conv_combined/main.cpp:140]   --->   Operation 997 'icmp' 'icmp_ln140_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 998 [1/1] (0.00ns)   --->   "%empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 998 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 999 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140_1, void %.split, void %._crit_edge.loopexit" [conv_combined/main.cpp:140]   --->   Operation 999 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i31 %i_6" [conv_combined/main.cpp:141]   --->   Operation 1000 'zext' 'zext_ln141' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_146 : Operation 1001 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln141" [conv_combined/main.cpp:141]   --->   Operation 1001 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_146 : Operation 1002 [3/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1" [conv_combined/main.cpp:141]   --->   Operation 1002 'load' 'x_load_1' <Predicate = (!icmp_ln140_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_146 : Operation 1003 [1/1] (2.52ns)   --->   "%add_ln141 = add i32 %zext_ln141, i32 %sext_ln140" [conv_combined/main.cpp:141]   --->   Operation 1003 'add' 'add_ln141' <Predicate = (!icmp_ln140_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1004 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i32 %add_ln141" [conv_combined/main.cpp:141]   --->   Operation 1004 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_146 : Operation 1005 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln141" [conv_combined/main.cpp:142]   --->   Operation 1005 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_146 : Operation 1006 [3/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr" [conv_combined/main.cpp:142]   --->   Operation 1006 'load' 'dx_load' <Predicate = (!icmp_ln140_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_146 : Operation 1007 [1/1] (2.52ns)   --->   "%add_ln142 = add i32 %zext_ln141, i32 %sext_ln140_1" [conv_combined/main.cpp:142]   --->   Operation 1007 'add' 'add_ln142' <Predicate = (!icmp_ln140_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1008 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i16 %gmem2, i32 %add_ln142" [conv_combined/main.cpp:142]   --->   Operation 1008 'getelementptr' 'gmem2_addr_1' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>

State 147 <SV = 57> <Delay = 1.68>
ST_147 : Operation 1009 [2/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1" [conv_combined/main.cpp:141]   --->   Operation 1009 'load' 'x_load_1' <Predicate = (!icmp_ln140_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_147 : Operation 1010 [2/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr" [conv_combined/main.cpp:142]   --->   Operation 1010 'load' 'dx_load' <Predicate = (!icmp_ln140_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 148 <SV = 58> <Delay = 7.30>
ST_148 : Operation 1011 [1/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1" [conv_combined/main.cpp:141]   --->   Operation 1011 'load' 'x_load_1' <Predicate = (!icmp_ln140_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_148 : Operation 1012 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [conv_combined/main.cpp:141]   --->   Operation 1012 'writereq' 'gmem2_addr_req' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1013 [1/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr" [conv_combined/main.cpp:142]   --->   Operation 1013 'load' 'dx_load' <Predicate = (!icmp_ln140_1)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 149 <SV = 59> <Delay = 7.30>
ST_149 : Operation 1014 [1/1] (7.30ns)   --->   "%write_ln141 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr, i16 %x_load_1, i2 3" [conv_combined/main.cpp:141]   --->   Operation 1014 'write' 'write_ln141' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1015 [1/1] (7.30ns)   --->   "%gmem2_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem2_addr_1, i32 1" [conv_combined/main.cpp:142]   --->   Operation 1015 'writereq' 'gmem2_addr_1_req' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 60> <Delay = 7.30>
ST_150 : Operation 1016 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [conv_combined/main.cpp:141]   --->   Operation 1016 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1017 [1/1] (7.30ns)   --->   "%write_ln142 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem2_addr_1, i16 %dx_load, i2 3" [conv_combined/main.cpp:142]   --->   Operation 1017 'write' 'write_ln142' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 61> <Delay = 7.30>
ST_151 : Operation 1018 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [conv_combined/main.cpp:141]   --->   Operation 1018 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1019 [5/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [conv_combined/main.cpp:142]   --->   Operation 1019 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 62> <Delay = 7.30>
ST_152 : Operation 1020 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [conv_combined/main.cpp:141]   --->   Operation 1020 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1021 [4/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [conv_combined/main.cpp:142]   --->   Operation 1021 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 63> <Delay = 7.30>
ST_153 : Operation 1022 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [conv_combined/main.cpp:141]   --->   Operation 1022 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1023 [3/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [conv_combined/main.cpp:142]   --->   Operation 1023 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 64> <Delay = 7.30>
ST_154 : Operation 1024 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr" [conv_combined/main.cpp:141]   --->   Operation 1024 'writeresp' 'gmem2_addr_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1025 [2/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [conv_combined/main.cpp:142]   --->   Operation 1025 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 65> <Delay = 7.30>
ST_155 : Operation 1026 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [conv_combined/main.cpp:140]   --->   Operation 1026 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>
ST_155 : Operation 1027 [1/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem2_addr_1" [conv_combined/main.cpp:142]   --->   Operation 1027 'writeresp' 'gmem2_addr_1_resp' <Predicate = (!icmp_ln140_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 1028 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1028 'br' 'br_ln0' <Predicate = (!icmp_ln140_1)> <Delay = 0.00>

State 156 <SV = 57> <Delay = 0.00>
ST_156 : Operation 1029 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 1029 'br' 'br_ln0' <Predicate = (debugip_read & icmp_ln140)> <Delay = 0.00>
ST_156 : Operation 1030 [1/1] (0.00ns)   --->   "%ret_ln147 = ret" [conv_combined/main.cpp:147]   --->   Operation 1030 'ret' 'ret_ln147' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'debugip' [23]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [110]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [110]  (6.91 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound5') [113]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound5') [113]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound5') [113]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound5') [113]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound5') [113]  (6.98 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:49) with incoming values : ('select_ln49_2', conv_combined/main.cpp:49) [118]  (0 ns)
	'mul' operation ('empty_51', conv_combined/main.cpp:49) [123]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_51', conv_combined/main.cpp:49) [123]  (6.91 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', conv_combined/main.cpp:62) [214]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:62) [215]  (7.3 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1', conv_combined/main.cpp:49) [134]  (6.91 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1', conv_combined/main.cpp:49) [134]  (6.91 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'select' operation ('select_ln49', conv_combined/main.cpp:49) [133]  (0.698 ns)
	'add' operation ('add_ln50', conv_combined/main.cpp:50) [147]  (2.55 ns)
	'add' operation ('tmp_mid1', conv_combined/main.cpp:50) [152]  (2.52 ns)
	'select' operation ('select_ln50_1', conv_combined/main.cpp:50) [153]  (0.733 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50', conv_combined/main.cpp:50) [154]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50', conv_combined/main.cpp:50) [154]  (6.91 ns)

 <State 17>: 3.5ns
The critical path consists of the following:
	'or' operation ('or_ln50', conv_combined/main.cpp:50) [149]  (0 ns)
	'select' operation ('select_ln50', conv_combined/main.cpp:50) [150]  (0.978 ns)
	'add' operation ('tmp11', conv_combined/main.cpp:51) [166]  (2.52 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_54', conv_combined/main.cpp:51) [167]  (6.91 ns)

 <State 19>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_54', conv_combined/main.cpp:51) [167]  (6.91 ns)

 <State 20>: 5.65ns
The critical path consists of the following:
	'add' operation ('add_ln53_1', conv_combined/main.cpp:53) [162]  (1.92 ns)
	'add' operation ('add_ln53_2', conv_combined/main.cpp:53) [178]  (1.82 ns)
	'add' operation ('add_ln53_3', conv_combined/main.cpp:53) [182]  (1.92 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [175]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [175]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [175]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [175]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [175]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [175]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:52) [175]  (7.3 ns)

 <State 28>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:52) with incoming values : ('add_ln52', conv_combined/main.cpp:52) [185]  (0 ns)
	'add' operation ('add_ln52', conv_combined/main.cpp:52) [186]  (2.52 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:53) [198]  (7.3 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', conv_combined/main.cpp:53) [197]  (0 ns)
	'store' operation ('store_ln53', conv_combined/main.cpp:53) of variable 'gmem_addr_2_read', conv_combined/main.cpp:53 on array 'wbuf.V', conv_combined/main.cpp:37 [199]  (3.25 ns)

 <State 31>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln50_1', conv_combined/main.cpp:50) [205]  (3.52 ns)
	'select' operation ('select_ln50_4', conv_combined/main.cpp:50) [206]  (1.48 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [215]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [215]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [215]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [215]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [215]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:62) [215]  (7.3 ns)

 <State 38>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:62) with incoming values : ('add_ln62', conv_combined/main.cpp:62) [218]  (0 ns)
	'add' operation ('add_ln62', conv_combined/main.cpp:62) [219]  (2.52 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:63) [230]  (7.3 ns)
	'store' operation ('store_ln63', conv_combined/main.cpp:63) of variable 'bbuf.V[0]', conv_combined/main.cpp:63 on local variable 'bbuf.V[2]' [239]  (0 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', conv_combined/main.cpp:88) [259]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:88) [260]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [260]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [260]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [260]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [260]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [260]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [260]  (7.3 ns)

 <State 47>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:88) with incoming values : ('add_ln88', conv_combined/main.cpp:88) [263]  (0 ns)
	'add' operation ('add_ln88', conv_combined/main.cpp:88) [264]  (2.52 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:89) [275]  (7.3 ns)
	'store' operation ('store_ln89', conv_combined/main.cpp:89) of variable 'dbbuf.V[0]', conv_combined/main.cpp:89 on local variable 'dbbuf.V[2]' [278]  (0 ns)

 <State 49>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound62') [297]  (6.91 ns)

 <State 50>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound62') [297]  (6.91 ns)

 <State 51>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound73', conv_combined/main.cpp:88) [300]  (6.98 ns)

 <State 52>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound73', conv_combined/main.cpp:88) [300]  (6.98 ns)

 <State 53>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound73', conv_combined/main.cpp:88) [300]  (6.98 ns)

 <State 54>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound73', conv_combined/main.cpp:88) [300]  (6.98 ns)

 <State 55>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound73', conv_combined/main.cpp:88) [300]  (6.98 ns)

 <State 56>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_combined/main.cpp:94) with incoming values : ('select_ln94_3', conv_combined/main.cpp:94) [307]  (0 ns)
	'mul' operation ('empty_73', conv_combined/main.cpp:94) [311]  (6.91 ns)

 <State 57>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_73', conv_combined/main.cpp:94) [311]  (6.91 ns)

 <State 58>: 6.77ns
The critical path consists of the following:
	'add' operation ('add_ln93', conv_combined/main.cpp:93) [316]  (2.52 ns)
	'select' operation ('select_ln93_1', conv_combined/main.cpp:93) [320]  (0.733 ns)
	'sub' operation ('sub_ln97', conv_combined/main.cpp:97) [326]  (1.74 ns)
	'add' operation ('add_ln97', conv_combined/main.cpp:97) [342]  (1.78 ns)

 <State 59>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln93', conv_combined/main.cpp:93) [321]  (6.91 ns)

 <State 60>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln93', conv_combined/main.cpp:93) [321]  (6.91 ns)

 <State 61>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln93_2', conv_combined/main.cpp:93) [328]  (0 ns)
	'select' operation ('select_ln94_1', conv_combined/main.cpp:94) [338]  (0.733 ns)
	'add' operation ('empty_77', conv_combined/main.cpp:93) [352]  (4.34 ns)

 <State 62>: 5.65ns
The critical path consists of the following:
	'add' operation ('add_ln97_1', conv_combined/main.cpp:97) [346]  (1.92 ns)
	'add' operation ('add_ln97_2', conv_combined/main.cpp:97) [363]  (1.82 ns)
	'add' operation ('add_ln97_3', conv_combined/main.cpp:97) [367]  (1.92 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:96) [360]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:96) [360]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:96) [360]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:96) [360]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:96) [360]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:96) [360]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:96) [360]  (7.3 ns)

 <State 70>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:96) with incoming values : ('add_ln96', conv_combined/main.cpp:96) [370]  (0 ns)
	'add' operation ('add_ln96', conv_combined/main.cpp:96) [371]  (2.52 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:97) [383]  (7.3 ns)

 <State 72>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', conv_combined/main.cpp:97) [382]  (0 ns)
	'store' operation ('store_ln97', conv_combined/main.cpp:97) of variable 'gmem_addr_3_read', conv_combined/main.cpp:97 on array 'dwbuf.V', conv_combined/main.cpp:38 [384]  (3.25 ns)

 <State 73>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln94_1', conv_combined/main.cpp:94) [390]  (3.52 ns)
	'select' operation ('select_ln94_4', conv_combined/main.cpp:94) [391]  (1.48 ns)

 <State 74>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound96') [405]  (6.91 ns)

 <State 75>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound109') [408]  (6.98 ns)

 <State 76>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound109') [408]  (6.98 ns)

 <State 77>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound109') [408]  (6.98 ns)

 <State 78>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound109') [408]  (6.98 ns)

 <State 79>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound109') [408]  (6.98 ns)

 <State 80>: 4.47ns
The critical path consists of the following:
	'phi' operation ('f', conv_combined/main.cpp:103) with incoming values : ('select_ln103_1', conv_combined/main.cpp:103) [419]  (0 ns)
	'add' operation ('add_ln103_2', conv_combined/main.cpp:103) [428]  (2.52 ns)
	'icmp' operation ('icmp_ln703_2') [442]  (0.959 ns)
	'select' operation ('select_ln103_3', conv_combined/main.cpp:103) [443]  (0.993 ns)

 <State 81>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[448] ('mul_ln103', conv_combined/main.cpp:103) [434]  (1.05 ns)

 <State 82>: 2.8ns
The critical path consists of the following:
	'select' operation ('select_ln103', conv_combined/main.cpp:103) [431]  (0.698 ns)
	'add' operation of DSP[448] ('empty_84', conv_combined/main.cpp:104) [448]  (2.1 ns)

 <State 83>: 6.62ns
The critical path consists of the following:
	'add' operation of DSP[448] ('empty_84', conv_combined/main.cpp:104) [448]  (2.1 ns)
	'mul' operation ('empty_85', conv_combined/main.cpp:104) [449]  (4.52 ns)

 <State 84>: 4.06ns
The critical path consists of the following:
	'phi' operation ('w', conv_combined/main.cpp:105) with incoming values : ('add_ln105', conv_combined/main.cpp:105) [458]  (0 ns)
	'add' operation ('empty_80', conv_combined/main.cpp:105) [466]  (1.73 ns)
	'getelementptr' operation ('dy_addr', conv_combined/main.cpp:105) [468]  (0 ns)
	'load' operation ('r.V', conv_combined/main.cpp:105) on array 'dy' [469]  (1.68 ns)
	blocking operation 0.648 ns on control path)

 <State 85>: 1.68ns
The critical path consists of the following:
	'load' operation ('r.V', conv_combined/main.cpp:105) on array 'dy' [469]  (1.68 ns)

 <State 86>: 1.68ns
The critical path consists of the following:
	'load' operation ('r.V', conv_combined/main.cpp:105) on array 'dy' [469]  (1.68 ns)

 <State 87>: 4.52ns
The critical path consists of the following:
	'phi' operation ('c', conv_combined/main.cpp:106) with incoming values : ('select_ln106_2', conv_combined/main.cpp:106) [476]  (0 ns)
	'mul' operation ('empty_81', conv_combined/main.cpp:106) [482]  (4.52 ns)

 <State 88>: 7.21ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten104', conv_combined/main.cpp:107) with incoming values : ('select_ln107_4', conv_combined/main.cpp:107) [477]  (0 ns)
	'icmp' operation ('icmp_ln107', conv_combined/main.cpp:107) [493]  (2.78 ns)
	'select' operation ('select_ln106', conv_combined/main.cpp:106) [494]  (0.698 ns)
	'add' operation ('add_ln107', conv_combined/main.cpp:107) [512]  (2.55 ns)
	'select' operation ('select_ln107_1', conv_combined/main.cpp:107) [520]  (1.19 ns)

 <State 89>: 6.15ns
The critical path consists of the following:
	'select' operation ('select_ln106_1', conv_combined/main.cpp:106) [497]  (0.687 ns)
	'add' operation ('p_mid1100', conv_combined/main.cpp:104) [518]  (3.73 ns)
	'select' operation ('select_ln107_2', conv_combined/main.cpp:107) [527]  (0.687 ns)
	'mul' operation of DSP[529] ('mul_ln107', conv_combined/main.cpp:107) [528]  (1.05 ns)

 <State 90>: 3.67ns
The critical path consists of the following:
	'add' operation ('add_ln1118_4') [526]  (0 ns)
	'add' operation ('add_ln1118_5') [535]  (3.67 ns)

 <State 91>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr_1') [537]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', conv_combined/main.cpp:37 [550]  (3.25 ns)

 <State 92>: 6.3ns
The critical path consists of the following:
	'add' operation of DSP[529] ('add_ln107_1', conv_combined/main.cpp:107) [529]  (2.1 ns)
	'add' operation ('add_ln1118') [539]  (1.73 ns)
	'icmp' operation ('addr_cmp') [556]  (2.47 ns)

 <State 93>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load_2') on array 'x' [542]  (1.68 ns)

 <State 94>: 4.59ns
The critical path consists of the following:
	'load' operation ('dx_load_1') on array 'dx' [555]  (1.68 ns)
	'select' operation ('lhs') [557]  (0.805 ns)
	'add' operation of DSP[560] ('ret.V') [560]  (2.1 ns)

 <State 95>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[560] ('ret.V') [560]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_1' on array 'dx' [562]  (3.25 ns)

 <State 96>: 5.35ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'dwbuf.V', conv_combined/main.cpp:38 [544]  (3.25 ns)
	'add' operation of DSP[547] ('ret.V') [547]  (2.1 ns)

 <State 97>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[547] ('ret.V') [547]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln2' on array 'dwbuf.V', conv_combined/main.cpp:38 [549]  (3.25 ns)

 <State 98>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln703_1') [570]  (2.08 ns)

 <State 99>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_combined/main.cpp:121) with incoming values : ('select_ln121_3', conv_combined/main.cpp:121) [594]  (0 ns)
	'mul' operation ('empty_86', conv_combined/main.cpp:121) [598]  (6.91 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:131) [682]  (7.3 ns)

 <State 101>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln120', conv_combined/main.cpp:120) [608]  (6.91 ns)

 <State 102>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln120', conv_combined/main.cpp:120) [608]  (6.91 ns)

 <State 103>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1153', conv_combined/main.cpp:121) [624]  (6.91 ns)

 <State 104>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln120_2', conv_combined/main.cpp:120) [615]  (0 ns)
	'select' operation ('select_ln121_1', conv_combined/main.cpp:121) [625]  (0.733 ns)
	'add' operation ('empty_91', conv_combined/main.cpp:120) [639]  (4.34 ns)

 <State 105>: 5.65ns
The critical path consists of the following:
	'add' operation ('add_ln124_1', conv_combined/main.cpp:124) [633]  (1.92 ns)
	'add' operation ('add_ln124_2', conv_combined/main.cpp:124) [650]  (1.82 ns)
	'add' operation ('add_ln124_3', conv_combined/main.cpp:124) [654]  (1.92 ns)

 <State 106>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:123) [647]  (7.3 ns)

 <State 107>: 5.17ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:123) with incoming values : ('add_ln123', conv_combined/main.cpp:123) [657]  (0 ns)
	'add' operation ('add_ln124_4', conv_combined/main.cpp:124) [667]  (1.92 ns)
	'getelementptr' operation ('dwbuf_V_addr_1', conv_combined/main.cpp:124) [669]  (0 ns)
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:124) on array 'dwbuf.V', conv_combined/main.cpp:38 [670]  (3.25 ns)

 <State 108>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:124) on array 'dwbuf.V', conv_combined/main.cpp:38 [670]  (3.25 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:124) [671]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:122) [674]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:122) [674]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:122) [674]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:122) [674]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:122) [674]  (7.3 ns)

 <State 115>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:131) with incoming values : ('add_ln131', conv_combined/main.cpp:131) [685]  (0 ns)
	'add' operation ('add_ln131', conv_combined/main.cpp:131) [686]  (2.52 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:132) [698]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:138) [701]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:138) [701]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:138) [701]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:138) [701]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:138) [701]  (7.3 ns)

 <State 122>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound27', conv_combined/main.cpp:70) [716]  (6.91 ns)

 <State 123>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound27', conv_combined/main.cpp:70) [716]  (6.91 ns)

 <State 124>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound41', conv_combined/main.cpp:70) [719]  (6.98 ns)

 <State 125>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound41', conv_combined/main.cpp:70) [719]  (6.98 ns)

 <State 126>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound41', conv_combined/main.cpp:70) [719]  (6.98 ns)

 <State 127>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound41', conv_combined/main.cpp:70) [719]  (6.98 ns)

 <State 128>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound41', conv_combined/main.cpp:70) [719]  (6.98 ns)

 <State 129>: 4.52ns
The critical path consists of the following:
	'phi' operation ('f', conv_combined/main.cpp:70) with incoming values : ('add_ln70_2', conv_combined/main.cpp:70) [723]  (0 ns)
	'mul' operation ('empty_60', conv_combined/main.cpp:70) [732]  (4.52 ns)

 <State 130>: 6.72ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten36', conv_combined/main.cpp:72) with incoming values : ('select_ln72_4', conv_combined/main.cpp:72) [738]  (0 ns)
	'icmp' operation ('icmp_ln72', conv_combined/main.cpp:72) [749]  (2.78 ns)
	'select' operation ('select_ln71', conv_combined/main.cpp:71) [750]  (0.698 ns)
	'add' operation ('add_ln72', conv_combined/main.cpp:72) [758]  (2.55 ns)
	'select' operation ('select_ln72_3', conv_combined/main.cpp:72) [767]  (0.698 ns)

 <State 131>: 3.47ns
The critical path consists of the following:
	'add' operation ('p_mid132', conv_combined/main.cpp:72) [764]  (1.73 ns)
	'select' operation ('select_ln72_2', conv_combined/main.cpp:72) [765]  (0.687 ns)
	'mul' operation of DSP[770] ('mul_ln72', conv_combined/main.cpp:72) [766]  (1.05 ns)

 <State 132>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[770] ('mul_ln72', conv_combined/main.cpp:72) [766]  (1.05 ns)

 <State 133>: 3.08ns
The critical path consists of the following:
	'or' operation ('or_ln72', conv_combined/main.cpp:72) [760]  (0 ns)
	'select' operation ('select_ln72', conv_combined/main.cpp:72) [761]  (0.978 ns)
	'add' operation of DSP[770] ('add_ln74', conv_combined/main.cpp:74) [770]  (2.1 ns)

 <State 134>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[770] ('add_ln74', conv_combined/main.cpp:74) [770]  (2.1 ns)
	'getelementptr' operation ('y_addr', conv_combined/main.cpp:74) [772]  (0 ns)
	'store' operation ('store_ln74', conv_combined/main.cpp:74) of variable 'tmp_1', conv_combined/main.cpp:70 on array 'y' [773]  (3.25 ns)

 <State 135>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln72_1', conv_combined/main.cpp:72) [817]  (3.52 ns)
	'select' operation ('select_ln72_4', conv_combined/main.cpp:72) [818]  (1.48 ns)

 <State 136>: 6.25ns
The critical path consists of the following:
	'mul' operation ('empty_64', conv_combined/main.cpp:71) [786]  (4.52 ns)
	'add' operation ('add_ln77', conv_combined/main.cpp:77) [789]  (1.73 ns)

 <State 137>: 3.41ns
The critical path consists of the following:
	'phi' operation ('fw', conv_combined/main.cpp:76) with incoming values : ('add_ln76', conv_combined/main.cpp:76) [792]  (0 ns)
	'add' operation ('add_ln1116') [803]  (1.73 ns)
	'getelementptr' operation ('x_addr') [805]  (0 ns)
	'load' operation ('x_load') on array 'x' [806]  (1.68 ns)

 <State 138>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [806]  (1.68 ns)

 <State 139>: 3.76ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [806]  (1.68 ns)
	'add' operation ('add_ln703') [807]  (2.08 ns)

 <State 140>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln703') of variable 'empty_65' on array 'y' [810]  (3.25 ns)

 <State 141>: 0ns
The critical path consists of the following:

 <State 142>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp21') [827]  (6.91 ns)

 <State 143>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul293') [828]  (6.91 ns)

 <State 144>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul293') [828]  (6.91 ns)

 <State 145>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln140', conv_combined/main.cpp:140) [829]  (2.47 ns)

 <State 146>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:141) with incoming values : ('add_ln140', conv_combined/main.cpp:140) [839]  (0 ns)
	'add' operation ('add_ln140', conv_combined/main.cpp:140) [840]  (2.52 ns)

 <State 147>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load_1', conv_combined/main.cpp:141) on array 'x' [849]  (1.68 ns)

 <State 148>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (conv_combined/main.cpp:141) [852]  (7.3 ns)

 <State 149>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv_combined/main.cpp:141) [853]  (7.3 ns)

 <State 150>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:141) [854]  (7.3 ns)

 <State 151>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:141) [854]  (7.3 ns)

 <State 152>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:141) [854]  (7.3 ns)

 <State 153>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:141) [854]  (7.3 ns)

 <State 154>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:141) [854]  (7.3 ns)

 <State 155>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (conv_combined/main.cpp:142) [861]  (7.3 ns)

 <State 156>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
