Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec 31 22:01:41 2024
| Host         : DESKTOP-TT327LJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file conv2_Handler_timing_summary_routed.rpt -pb conv2_Handler_timing_summary_routed.pb -rpx conv2_Handler_timing_summary_routed.rpx -warn_on_violation
| Design       : conv2_Handler
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  350         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (350)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1169)
5. checking no_input_delay (59)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (350)
--------------------------
 There are 350 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1169)
---------------------------------------------------
 There are 1169 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (59)
-------------------------------
 There are 59 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1205          inf        0.000                      0                 1205           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1205 Endpoints
Min Delay          1205 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S_Data[16]
                            (input port)
  Destination:            Cal_1/result_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.567ns  (logic 10.142ns (54.623%)  route 8.425ns (45.377%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=3 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  S_Data[16] (IN)
                         net (fo=0)                   0.000     0.000    S_Data[16]
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  S_Data_IBUF[16]_inst/O
                         net (fo=1, routed)           5.672     6.686    Cal_1/S_Data_IBUF[16]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    10.537 r  Cal_1/result3/PCOUT[47]
                         net (fo=1, routed)           0.056    10.592    Cal_1/result3_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.305 r  Cal_1/result0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.307    Cal_1/result0_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.825 r  Cal_1/result0__0/P[0]
                         net (fo=2, routed)           1.444    15.269    Cal_1/result0__0_n_105
    SLICE_X109Y78        LUT3 (Prop_lut3_I1_O)        0.152    15.421 r  Cal_1/result[3]_i_4/O
                         net (fo=2, routed)           1.251    16.673    Cal_1/result[3]_i_4_n_0
    SLICE_X109Y78        LUT4 (Prop_lut4_I3_O)        0.326    16.999 r  Cal_1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    16.999    Cal_1/result[3]_i_7_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.549 r  Cal_1/result_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.549    Cal_1/result_reg[3]_i_1_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.663 r  Cal_1/result_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.663    Cal_1/result_reg[7]_i_1_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.777 r  Cal_1/result_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.777    Cal_1/result_reg[11]_i_1_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.891 r  Cal_1/result_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.891    Cal_1/result_reg[15]_i_1_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.005 r  Cal_1/result_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.005    Cal_1/result_reg[19]_i_1_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.119 r  Cal_1/result_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.119    Cal_1/result_reg[23]_i_1_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.233 r  Cal_1/result_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.233    Cal_1/result_reg[27]_i_1_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.567 r  Cal_1/result_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.567    Cal_1/result0__1[29]
    SLICE_X109Y85        FDRE                                         r  Cal_1/result_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_Data[16]
                            (input port)
  Destination:            Cal_1/result_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.546ns  (logic 10.121ns (54.572%)  route 8.425ns (45.428%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=3 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  S_Data[16] (IN)
                         net (fo=0)                   0.000     0.000    S_Data[16]
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  S_Data_IBUF[16]_inst/O
                         net (fo=1, routed)           5.672     6.686    Cal_1/S_Data_IBUF[16]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    10.537 r  Cal_1/result3/PCOUT[47]
                         net (fo=1, routed)           0.056    10.592    Cal_1/result3_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.305 r  Cal_1/result0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.307    Cal_1/result0_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.825 r  Cal_1/result0__0/P[0]
                         net (fo=2, routed)           1.444    15.269    Cal_1/result0__0_n_105
    SLICE_X109Y78        LUT3 (Prop_lut3_I1_O)        0.152    15.421 r  Cal_1/result[3]_i_4/O
                         net (fo=2, routed)           1.251    16.673    Cal_1/result[3]_i_4_n_0
    SLICE_X109Y78        LUT4 (Prop_lut4_I3_O)        0.326    16.999 r  Cal_1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    16.999    Cal_1/result[3]_i_7_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.549 r  Cal_1/result_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.549    Cal_1/result_reg[3]_i_1_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.663 r  Cal_1/result_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.663    Cal_1/result_reg[7]_i_1_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.777 r  Cal_1/result_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.777    Cal_1/result_reg[11]_i_1_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.891 r  Cal_1/result_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.891    Cal_1/result_reg[15]_i_1_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.005 r  Cal_1/result_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.005    Cal_1/result_reg[19]_i_1_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.119 r  Cal_1/result_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.119    Cal_1/result_reg[23]_i_1_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.233 r  Cal_1/result_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.233    Cal_1/result_reg[27]_i_1_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.546 r  Cal_1/result_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.546    Cal_1/result0__1[31]
    SLICE_X109Y85        FDRE                                         r  Cal_1/result_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_Data[16]
                            (input port)
  Destination:            Cal_1/result_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.472ns  (logic 10.047ns (54.390%)  route 8.425ns (45.610%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=3 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  S_Data[16] (IN)
                         net (fo=0)                   0.000     0.000    S_Data[16]
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  S_Data_IBUF[16]_inst/O
                         net (fo=1, routed)           5.672     6.686    Cal_1/S_Data_IBUF[16]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    10.537 r  Cal_1/result3/PCOUT[47]
                         net (fo=1, routed)           0.056    10.592    Cal_1/result3_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.305 r  Cal_1/result0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.307    Cal_1/result0_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.825 r  Cal_1/result0__0/P[0]
                         net (fo=2, routed)           1.444    15.269    Cal_1/result0__0_n_105
    SLICE_X109Y78        LUT3 (Prop_lut3_I1_O)        0.152    15.421 r  Cal_1/result[3]_i_4/O
                         net (fo=2, routed)           1.251    16.673    Cal_1/result[3]_i_4_n_0
    SLICE_X109Y78        LUT4 (Prop_lut4_I3_O)        0.326    16.999 r  Cal_1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    16.999    Cal_1/result[3]_i_7_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.549 r  Cal_1/result_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.549    Cal_1/result_reg[3]_i_1_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.663 r  Cal_1/result_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.663    Cal_1/result_reg[7]_i_1_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.777 r  Cal_1/result_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.777    Cal_1/result_reg[11]_i_1_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.891 r  Cal_1/result_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.891    Cal_1/result_reg[15]_i_1_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.005 r  Cal_1/result_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.005    Cal_1/result_reg[19]_i_1_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.119 r  Cal_1/result_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.119    Cal_1/result_reg[23]_i_1_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.233 r  Cal_1/result_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.233    Cal_1/result_reg[27]_i_1_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.472 r  Cal_1/result_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.472    Cal_1/result0__1[30]
    SLICE_X109Y85        FDRE                                         r  Cal_1/result_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_Data[16]
                            (input port)
  Destination:            Cal_1/result_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.456ns  (logic 10.031ns (54.350%)  route 8.425ns (45.650%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=3 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  S_Data[16] (IN)
                         net (fo=0)                   0.000     0.000    S_Data[16]
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  S_Data_IBUF[16]_inst/O
                         net (fo=1, routed)           5.672     6.686    Cal_1/S_Data_IBUF[16]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    10.537 r  Cal_1/result3/PCOUT[47]
                         net (fo=1, routed)           0.056    10.592    Cal_1/result3_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.305 r  Cal_1/result0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.307    Cal_1/result0_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.825 r  Cal_1/result0__0/P[0]
                         net (fo=2, routed)           1.444    15.269    Cal_1/result0__0_n_105
    SLICE_X109Y78        LUT3 (Prop_lut3_I1_O)        0.152    15.421 r  Cal_1/result[3]_i_4/O
                         net (fo=2, routed)           1.251    16.673    Cal_1/result[3]_i_4_n_0
    SLICE_X109Y78        LUT4 (Prop_lut4_I3_O)        0.326    16.999 r  Cal_1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    16.999    Cal_1/result[3]_i_7_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.549 r  Cal_1/result_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.549    Cal_1/result_reg[3]_i_1_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.663 r  Cal_1/result_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.663    Cal_1/result_reg[7]_i_1_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.777 r  Cal_1/result_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.777    Cal_1/result_reg[11]_i_1_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.891 r  Cal_1/result_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.891    Cal_1/result_reg[15]_i_1_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.005 r  Cal_1/result_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.005    Cal_1/result_reg[19]_i_1_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.119 r  Cal_1/result_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.119    Cal_1/result_reg[23]_i_1_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.233 r  Cal_1/result_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.233    Cal_1/result_reg[27]_i_1_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.456 r  Cal_1/result_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.456    Cal_1/result0__1[28]
    SLICE_X109Y85        FDRE                                         r  Cal_1/result_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_Data[16]
                            (input port)
  Destination:            Cal_1/result_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.453ns  (logic 10.028ns (54.343%)  route 8.425ns (45.657%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=3 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  S_Data[16] (IN)
                         net (fo=0)                   0.000     0.000    S_Data[16]
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  S_Data_IBUF[16]_inst/O
                         net (fo=1, routed)           5.672     6.686    Cal_1/S_Data_IBUF[16]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    10.537 r  Cal_1/result3/PCOUT[47]
                         net (fo=1, routed)           0.056    10.592    Cal_1/result3_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.305 r  Cal_1/result0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.307    Cal_1/result0_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.825 r  Cal_1/result0__0/P[0]
                         net (fo=2, routed)           1.444    15.269    Cal_1/result0__0_n_105
    SLICE_X109Y78        LUT3 (Prop_lut3_I1_O)        0.152    15.421 r  Cal_1/result[3]_i_4/O
                         net (fo=2, routed)           1.251    16.673    Cal_1/result[3]_i_4_n_0
    SLICE_X109Y78        LUT4 (Prop_lut4_I3_O)        0.326    16.999 r  Cal_1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    16.999    Cal_1/result[3]_i_7_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.549 r  Cal_1/result_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.549    Cal_1/result_reg[3]_i_1_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.663 r  Cal_1/result_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.663    Cal_1/result_reg[7]_i_1_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.777 r  Cal_1/result_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.777    Cal_1/result_reg[11]_i_1_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.891 r  Cal_1/result_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.891    Cal_1/result_reg[15]_i_1_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.005 r  Cal_1/result_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.005    Cal_1/result_reg[19]_i_1_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.119 r  Cal_1/result_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.119    Cal_1/result_reg[23]_i_1_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.453 r  Cal_1/result_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.453    Cal_1/result0__1[25]
    SLICE_X109Y84        FDRE                                         r  Cal_1/result_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_Data[16]
                            (input port)
  Destination:            Cal_1/result_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.432ns  (logic 10.007ns (54.291%)  route 8.425ns (45.709%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=3 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  S_Data[16] (IN)
                         net (fo=0)                   0.000     0.000    S_Data[16]
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  S_Data_IBUF[16]_inst/O
                         net (fo=1, routed)           5.672     6.686    Cal_1/S_Data_IBUF[16]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    10.537 r  Cal_1/result3/PCOUT[47]
                         net (fo=1, routed)           0.056    10.592    Cal_1/result3_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.305 r  Cal_1/result0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.307    Cal_1/result0_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.825 r  Cal_1/result0__0/P[0]
                         net (fo=2, routed)           1.444    15.269    Cal_1/result0__0_n_105
    SLICE_X109Y78        LUT3 (Prop_lut3_I1_O)        0.152    15.421 r  Cal_1/result[3]_i_4/O
                         net (fo=2, routed)           1.251    16.673    Cal_1/result[3]_i_4_n_0
    SLICE_X109Y78        LUT4 (Prop_lut4_I3_O)        0.326    16.999 r  Cal_1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    16.999    Cal_1/result[3]_i_7_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.549 r  Cal_1/result_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.549    Cal_1/result_reg[3]_i_1_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.663 r  Cal_1/result_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.663    Cal_1/result_reg[7]_i_1_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.777 r  Cal_1/result_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.777    Cal_1/result_reg[11]_i_1_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.891 r  Cal_1/result_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.891    Cal_1/result_reg[15]_i_1_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.005 r  Cal_1/result_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.005    Cal_1/result_reg[19]_i_1_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.119 r  Cal_1/result_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.119    Cal_1/result_reg[23]_i_1_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.432 r  Cal_1/result_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.432    Cal_1/result0__1[27]
    SLICE_X109Y84        FDRE                                         r  Cal_1/result_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_Data[16]
                            (input port)
  Destination:            Cal_1/result_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.358ns  (logic 9.933ns (54.107%)  route 8.425ns (45.893%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=3 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  S_Data[16] (IN)
                         net (fo=0)                   0.000     0.000    S_Data[16]
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  S_Data_IBUF[16]_inst/O
                         net (fo=1, routed)           5.672     6.686    Cal_1/S_Data_IBUF[16]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    10.537 r  Cal_1/result3/PCOUT[47]
                         net (fo=1, routed)           0.056    10.592    Cal_1/result3_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.305 r  Cal_1/result0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.307    Cal_1/result0_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.825 r  Cal_1/result0__0/P[0]
                         net (fo=2, routed)           1.444    15.269    Cal_1/result0__0_n_105
    SLICE_X109Y78        LUT3 (Prop_lut3_I1_O)        0.152    15.421 r  Cal_1/result[3]_i_4/O
                         net (fo=2, routed)           1.251    16.673    Cal_1/result[3]_i_4_n_0
    SLICE_X109Y78        LUT4 (Prop_lut4_I3_O)        0.326    16.999 r  Cal_1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    16.999    Cal_1/result[3]_i_7_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.549 r  Cal_1/result_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.549    Cal_1/result_reg[3]_i_1_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.663 r  Cal_1/result_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.663    Cal_1/result_reg[7]_i_1_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.777 r  Cal_1/result_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.777    Cal_1/result_reg[11]_i_1_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.891 r  Cal_1/result_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.891    Cal_1/result_reg[15]_i_1_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.005 r  Cal_1/result_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.005    Cal_1/result_reg[19]_i_1_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.119 r  Cal_1/result_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.119    Cal_1/result_reg[23]_i_1_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.358 r  Cal_1/result_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.358    Cal_1/result0__1[26]
    SLICE_X109Y84        FDRE                                         r  Cal_1/result_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_Data[16]
                            (input port)
  Destination:            Cal_1/result_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.342ns  (logic 9.917ns (54.067%)  route 8.425ns (45.933%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=3 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  S_Data[16] (IN)
                         net (fo=0)                   0.000     0.000    S_Data[16]
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  S_Data_IBUF[16]_inst/O
                         net (fo=1, routed)           5.672     6.686    Cal_1/S_Data_IBUF[16]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    10.537 r  Cal_1/result3/PCOUT[47]
                         net (fo=1, routed)           0.056    10.592    Cal_1/result3_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.305 r  Cal_1/result0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.307    Cal_1/result0_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.825 r  Cal_1/result0__0/P[0]
                         net (fo=2, routed)           1.444    15.269    Cal_1/result0__0_n_105
    SLICE_X109Y78        LUT3 (Prop_lut3_I1_O)        0.152    15.421 r  Cal_1/result[3]_i_4/O
                         net (fo=2, routed)           1.251    16.673    Cal_1/result[3]_i_4_n_0
    SLICE_X109Y78        LUT4 (Prop_lut4_I3_O)        0.326    16.999 r  Cal_1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    16.999    Cal_1/result[3]_i_7_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.549 r  Cal_1/result_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.549    Cal_1/result_reg[3]_i_1_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.663 r  Cal_1/result_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.663    Cal_1/result_reg[7]_i_1_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.777 r  Cal_1/result_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.777    Cal_1/result_reg[11]_i_1_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.891 r  Cal_1/result_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.891    Cal_1/result_reg[15]_i_1_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.005 r  Cal_1/result_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.005    Cal_1/result_reg[19]_i_1_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.119 r  Cal_1/result_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.119    Cal_1/result_reg[23]_i_1_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.342 r  Cal_1/result_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.342    Cal_1/result0__1[24]
    SLICE_X109Y84        FDRE                                         r  Cal_1/result_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_Data[16]
                            (input port)
  Destination:            Cal_1/result_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.339ns  (logic 9.914ns (54.059%)  route 8.425ns (45.941%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=3 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  S_Data[16] (IN)
                         net (fo=0)                   0.000     0.000    S_Data[16]
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  S_Data_IBUF[16]_inst/O
                         net (fo=1, routed)           5.672     6.686    Cal_1/S_Data_IBUF[16]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    10.537 r  Cal_1/result3/PCOUT[47]
                         net (fo=1, routed)           0.056    10.592    Cal_1/result3_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.305 r  Cal_1/result0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.307    Cal_1/result0_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.825 r  Cal_1/result0__0/P[0]
                         net (fo=2, routed)           1.444    15.269    Cal_1/result0__0_n_105
    SLICE_X109Y78        LUT3 (Prop_lut3_I1_O)        0.152    15.421 r  Cal_1/result[3]_i_4/O
                         net (fo=2, routed)           1.251    16.673    Cal_1/result[3]_i_4_n_0
    SLICE_X109Y78        LUT4 (Prop_lut4_I3_O)        0.326    16.999 r  Cal_1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    16.999    Cal_1/result[3]_i_7_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.549 r  Cal_1/result_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.549    Cal_1/result_reg[3]_i_1_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.663 r  Cal_1/result_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.663    Cal_1/result_reg[7]_i_1_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.777 r  Cal_1/result_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.777    Cal_1/result_reg[11]_i_1_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.891 r  Cal_1/result_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.891    Cal_1/result_reg[15]_i_1_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.005 r  Cal_1/result_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.005    Cal_1/result_reg[19]_i_1_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.339 r  Cal_1/result_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.339    Cal_1/result0__1[21]
    SLICE_X109Y83        FDRE                                         r  Cal_1/result_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_Data[16]
                            (input port)
  Destination:            Cal_1/result_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.318ns  (logic 9.893ns (54.007%)  route 8.425ns (45.993%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=3 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  S_Data[16] (IN)
                         net (fo=0)                   0.000     0.000    S_Data[16]
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  S_Data_IBUF[16]_inst/O
                         net (fo=1, routed)           5.672     6.686    Cal_1/S_Data_IBUF[16]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851    10.537 r  Cal_1/result3/PCOUT[47]
                         net (fo=1, routed)           0.056    10.592    Cal_1/result3_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.305 r  Cal_1/result0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.307    Cal_1/result0_n_106
    DSP48_X4Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.825 r  Cal_1/result0__0/P[0]
                         net (fo=2, routed)           1.444    15.269    Cal_1/result0__0_n_105
    SLICE_X109Y78        LUT3 (Prop_lut3_I1_O)        0.152    15.421 r  Cal_1/result[3]_i_4/O
                         net (fo=2, routed)           1.251    16.673    Cal_1/result[3]_i_4_n_0
    SLICE_X109Y78        LUT4 (Prop_lut4_I3_O)        0.326    16.999 r  Cal_1/result[3]_i_7/O
                         net (fo=1, routed)           0.000    16.999    Cal_1/result[3]_i_7_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.549 r  Cal_1/result_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.549    Cal_1/result_reg[3]_i_1_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.663 r  Cal_1/result_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.663    Cal_1/result_reg[7]_i_1_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.777 r  Cal_1/result_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.777    Cal_1/result_reg[11]_i_1_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.891 r  Cal_1/result_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.891    Cal_1/result_reg[15]_i_1_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.005 r  Cal_1/result_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.005    Cal_1/result_reg[19]_i_1_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.318 r  Cal_1/result_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.318    Cal_1/result0__1[23]
    SLICE_X109Y83        FDRE                                         r  Cal_1/result_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ResultData_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LastData_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.925%)  route 0.070ns (33.075%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE                         0.000     0.000 r  ResultData_reg[18]/C
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ResultData_reg[18]/Q
                         net (fo=2, routed)           0.070     0.211    ResultData[18]
    SLICE_X110Y83        FDRE                                         r  LastData_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cal_1/result_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ResultData_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE                         0.000     0.000 r  Cal_1/result_reg[28]/C
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Cal_1/result_reg[28]/Q
                         net (fo=1, routed)           0.117     0.258    result[28]
    SLICE_X111Y85        FDRE                                         r  ResultData_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cal_1/result_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ResultData_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE                         0.000     0.000 r  Cal_1/result_reg[29]/C
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Cal_1/result_reg[29]/Q
                         net (fo=1, routed)           0.117     0.258    result[29]
    SLICE_X111Y85        FDRE                                         r  ResultData_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cal_1/result_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ResultData_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE                         0.000     0.000 r  Cal_1/result_reg[30]/C
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Cal_1/result_reg[30]/Q
                         net (fo=1, routed)           0.117     0.258    result[30]
    SLICE_X111Y85        FDRE                                         r  ResultData_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cal_1/result_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ResultData_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE                         0.000     0.000 r  Cal_1/result_reg[3]/C
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Cal_1/result_reg[3]/Q
                         net (fo=1, routed)           0.117     0.258    result[3]
    SLICE_X111Y79        FDRE                                         r  ResultData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cal_1/result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ResultData_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.490%)  route 0.123ns (46.510%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE                         0.000     0.000 r  Cal_1/result_reg[15]/C
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Cal_1/result_reg[15]/Q
                         net (fo=1, routed)           0.123     0.264    result[15]
    SLICE_X110Y82        FDRE                                         r  ResultData_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResultData_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LastData_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE                         0.000     0.000 r  ResultData_reg[3]/C
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ResultData_reg[3]/Q
                         net (fo=2, routed)           0.124     0.265    ResultData[3]
    SLICE_X111Y78        FDRE                                         r  LastData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResultData_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LastData_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.970%)  route 0.139ns (52.030%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE                         0.000     0.000 r  ResultData_reg[20]/C
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ResultData_reg[20]/Q
                         net (fo=2, routed)           0.139     0.267    ResultData[20]
    SLICE_X110Y83        FDRE                                         r  LastData_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResultData_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LastData_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.686%)  route 0.140ns (52.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE                         0.000     0.000 r  ResultData_reg[21]/C
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ResultData_reg[21]/Q
                         net (fo=2, routed)           0.140     0.268    ResultData[21]
    SLICE_X110Y83        FDRE                                         r  LastData_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ResultData_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LastData_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.128ns (47.581%)  route 0.141ns (52.419%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE                         0.000     0.000 r  ResultData_reg[31]/C
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ResultData_reg[31]/Q
                         net (fo=2, routed)           0.141     0.269    ResultData[31]
    SLICE_X110Y85        FDRE                                         r  LastData_reg[31]/D
  -------------------------------------------------------------------    -------------------





