

================================================================
== Vitis HLS Report for 'bnn_xcel_Pipeline_m_loop_x_loop'
================================================================
* Date:           Sun Nov 10 15:46:47 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.849 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- m_loop_x_loop  |      128|      128|         2|          1|          1|   128|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m_1 = alloca i32 1"   --->   Operation 6 'alloca' 'm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten77 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten77"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %m_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %x"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten77_load = load i8 %indvar_flatten77" [./layer.h:130]   --->   Operation 12 'load' 'indvar_flatten77_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.58ns)   --->   "%icmp_ln130 = icmp_eq  i8 %indvar_flatten77_load, i8 128" [./layer.h:130]   --->   Operation 13 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln130_2 = add i8 %indvar_flatten77_load, i8 1" [./layer.h:130]   --->   Operation 14 'add' 'add_ln130_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %for.inc38.i, void %for.inc.3.i.preheader.exitStub" [./layer.h:130]   --->   Operation 15 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_load = load i3 %x" [./layer.h:131]   --->   Operation 16 'load' 'x_load' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%m_1_load = load i6 %m_1" [./layer.h:130]   --->   Operation 17 'load' 'm_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln130 = add i6 %m_1_load, i6 1" [./layer.h:130]   --->   Operation 18 'add' 'add_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.49ns)   --->   "%icmp_ln131 = icmp_eq  i3 %x_load, i3 4" [./layer.h:131]   --->   Operation 19 'icmp' 'icmp_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.27ns)   --->   "%select_ln130 = select i1 %icmp_ln131, i3 0, i3 %x_load" [./layer.h:130]   --->   Operation 20 'select' 'select_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.29ns)   --->   "%select_ln130_2 = select i1 %icmp_ln131, i6 %add_ln130, i6 %m_1_load" [./layer.h:130]   --->   Operation 21 'select' 'select_ln130_2' <Predicate = (!icmp_ln130)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i6 %select_ln130_2" [./layer.h:141]   --->   Operation 22 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i6 %add_ln130" [./layer.h:130]   --->   Operation 23 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i6 %m_1_load" [./layer.h:130]   --->   Operation 24 'trunc' 'trunc_ln130_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.27ns)   --->   "%select_ln130_4 = select i1 %icmp_ln131, i5 %trunc_ln130, i5 %trunc_ln130_1" [./layer.h:130]   --->   Operation 25 'select' 'select_ln130_4' <Predicate = (!icmp_ln130)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i5 %select_ln130_4" [./layer.h:130]   --->   Operation 26 'zext' 'zext_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv2_0_0_addr = getelementptr i1 %conv2_0_0, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 27 'getelementptr' 'conv2_0_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.63ns)   --->   "%conv2_0_0_load = load i5 %conv2_0_0_addr" [./layer.h:130]   --->   Operation 28 'load' 'conv2_0_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv2_0_2_addr = getelementptr i1 %conv2_0_2, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 29 'getelementptr' 'conv2_0_2_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.63ns)   --->   "%conv2_0_2_load = load i5 %conv2_0_2_addr" [./layer.h:130]   --->   Operation 30 'load' 'conv2_0_2_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv2_0_4_addr = getelementptr i1 %conv2_0_4, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 31 'getelementptr' 'conv2_0_4_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.63ns)   --->   "%conv2_0_4_load = load i5 %conv2_0_4_addr" [./layer.h:130]   --->   Operation 32 'load' 'conv2_0_4_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv2_0_6_addr = getelementptr i1 %conv2_0_6, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 33 'getelementptr' 'conv2_0_6_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.63ns)   --->   "%conv2_0_6_load = load i5 %conv2_0_6_addr" [./layer.h:130]   --->   Operation 34 'load' 'conv2_0_6_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv2_1_0_addr = getelementptr i1 %conv2_1_0, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 35 'getelementptr' 'conv2_1_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.63ns)   --->   "%conv2_1_0_load = load i5 %conv2_1_0_addr" [./layer.h:130]   --->   Operation 36 'load' 'conv2_1_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv2_1_2_addr = getelementptr i1 %conv2_1_2, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 37 'getelementptr' 'conv2_1_2_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.63ns)   --->   "%conv2_1_2_load = load i5 %conv2_1_2_addr" [./layer.h:130]   --->   Operation 38 'load' 'conv2_1_2_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv2_1_4_addr = getelementptr i1 %conv2_1_4, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 39 'getelementptr' 'conv2_1_4_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.63ns)   --->   "%conv2_1_4_load = load i5 %conv2_1_4_addr" [./layer.h:130]   --->   Operation 40 'load' 'conv2_1_4_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv2_1_6_addr = getelementptr i1 %conv2_1_6, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 41 'getelementptr' 'conv2_1_6_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.63ns)   --->   "%conv2_1_6_load = load i5 %conv2_1_6_addr" [./layer.h:130]   --->   Operation 42 'load' 'conv2_1_6_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv2_0_1_addr = getelementptr i1 %conv2_0_1, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 43 'getelementptr' 'conv2_0_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.63ns)   --->   "%conv2_0_1_load = load i5 %conv2_0_1_addr" [./layer.h:130]   --->   Operation 44 'load' 'conv2_0_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv2_0_3_addr = getelementptr i1 %conv2_0_3, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 45 'getelementptr' 'conv2_0_3_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.63ns)   --->   "%conv2_0_3_load = load i5 %conv2_0_3_addr" [./layer.h:130]   --->   Operation 46 'load' 'conv2_0_3_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv2_0_5_addr = getelementptr i1 %conv2_0_5, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 47 'getelementptr' 'conv2_0_5_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (0.63ns)   --->   "%conv2_0_5_load = load i5 %conv2_0_5_addr" [./layer.h:130]   --->   Operation 48 'load' 'conv2_0_5_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv2_0_7_addr = getelementptr i1 %conv2_0_7, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 49 'getelementptr' 'conv2_0_7_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.63ns)   --->   "%conv2_0_7_load = load i5 %conv2_0_7_addr" [./layer.h:130]   --->   Operation 50 'load' 'conv2_0_7_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv2_1_1_addr = getelementptr i1 %conv2_1_1, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 51 'getelementptr' 'conv2_1_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (0.63ns)   --->   "%conv2_1_1_load = load i5 %conv2_1_1_addr" [./layer.h:130]   --->   Operation 52 'load' 'conv2_1_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv2_1_3_addr = getelementptr i1 %conv2_1_3, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 53 'getelementptr' 'conv2_1_3_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (0.63ns)   --->   "%conv2_1_3_load = load i5 %conv2_1_3_addr" [./layer.h:130]   --->   Operation 54 'load' 'conv2_1_3_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv2_1_5_addr = getelementptr i1 %conv2_1_5, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 55 'getelementptr' 'conv2_1_5_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.63ns)   --->   "%conv2_1_5_load = load i5 %conv2_1_5_addr" [./layer.h:130]   --->   Operation 56 'load' 'conv2_1_5_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv2_1_7_addr = getelementptr i1 %conv2_1_7, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 57 'getelementptr' 'conv2_1_7_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (0.63ns)   --->   "%conv2_1_7_load = load i5 %conv2_1_7_addr" [./layer.h:130]   --->   Operation 58 'load' 'conv2_1_7_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv2_2_0_addr = getelementptr i1 %conv2_2_0, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 59 'getelementptr' 'conv2_2_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (0.63ns)   --->   "%conv2_2_0_load = load i5 %conv2_2_0_addr" [./layer.h:130]   --->   Operation 60 'load' 'conv2_2_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv2_2_2_addr = getelementptr i1 %conv2_2_2, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 61 'getelementptr' 'conv2_2_2_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (0.63ns)   --->   "%conv2_2_2_load = load i5 %conv2_2_2_addr" [./layer.h:130]   --->   Operation 62 'load' 'conv2_2_2_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv2_2_4_addr = getelementptr i1 %conv2_2_4, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 63 'getelementptr' 'conv2_2_4_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.63ns)   --->   "%conv2_2_4_load = load i5 %conv2_2_4_addr" [./layer.h:130]   --->   Operation 64 'load' 'conv2_2_4_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv2_2_6_addr = getelementptr i1 %conv2_2_6, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 65 'getelementptr' 'conv2_2_6_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (0.63ns)   --->   "%conv2_2_6_load = load i5 %conv2_2_6_addr" [./layer.h:130]   --->   Operation 66 'load' 'conv2_2_6_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv2_3_0_addr = getelementptr i1 %conv2_3_0, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 67 'getelementptr' 'conv2_3_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.63ns)   --->   "%conv2_3_0_load = load i5 %conv2_3_0_addr" [./layer.h:130]   --->   Operation 68 'load' 'conv2_3_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv2_3_2_addr = getelementptr i1 %conv2_3_2, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 69 'getelementptr' 'conv2_3_2_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (0.63ns)   --->   "%conv2_3_2_load = load i5 %conv2_3_2_addr" [./layer.h:130]   --->   Operation 70 'load' 'conv2_3_2_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv2_3_4_addr = getelementptr i1 %conv2_3_4, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 71 'getelementptr' 'conv2_3_4_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (0.63ns)   --->   "%conv2_3_4_load = load i5 %conv2_3_4_addr" [./layer.h:130]   --->   Operation 72 'load' 'conv2_3_4_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv2_3_6_addr = getelementptr i1 %conv2_3_6, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 73 'getelementptr' 'conv2_3_6_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (0.63ns)   --->   "%conv2_3_6_load = load i5 %conv2_3_6_addr" [./layer.h:130]   --->   Operation 74 'load' 'conv2_3_6_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv2_2_1_addr = getelementptr i1 %conv2_2_1, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 75 'getelementptr' 'conv2_2_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (0.63ns)   --->   "%conv2_2_1_load = load i5 %conv2_2_1_addr" [./layer.h:130]   --->   Operation 76 'load' 'conv2_2_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%conv2_2_3_addr = getelementptr i1 %conv2_2_3, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 77 'getelementptr' 'conv2_2_3_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.63ns)   --->   "%conv2_2_3_load = load i5 %conv2_2_3_addr" [./layer.h:130]   --->   Operation 78 'load' 'conv2_2_3_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv2_2_5_addr = getelementptr i1 %conv2_2_5, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 79 'getelementptr' 'conv2_2_5_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (0.63ns)   --->   "%conv2_2_5_load = load i5 %conv2_2_5_addr" [./layer.h:130]   --->   Operation 80 'load' 'conv2_2_5_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%conv2_2_7_addr = getelementptr i1 %conv2_2_7, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 81 'getelementptr' 'conv2_2_7_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (0.63ns)   --->   "%conv2_2_7_load = load i5 %conv2_2_7_addr" [./layer.h:130]   --->   Operation 82 'load' 'conv2_2_7_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv2_3_1_addr = getelementptr i1 %conv2_3_1, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 83 'getelementptr' 'conv2_3_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (0.63ns)   --->   "%conv2_3_1_load = load i5 %conv2_3_1_addr" [./layer.h:130]   --->   Operation 84 'load' 'conv2_3_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv2_3_3_addr = getelementptr i1 %conv2_3_3, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 85 'getelementptr' 'conv2_3_3_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (0.63ns)   --->   "%conv2_3_3_load = load i5 %conv2_3_3_addr" [./layer.h:130]   --->   Operation 86 'load' 'conv2_3_3_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%conv2_3_5_addr = getelementptr i1 %conv2_3_5, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 87 'getelementptr' 'conv2_3_5_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (0.63ns)   --->   "%conv2_3_5_load = load i5 %conv2_3_5_addr" [./layer.h:130]   --->   Operation 88 'load' 'conv2_3_5_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%conv2_3_7_addr = getelementptr i1 %conv2_3_7, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 89 'getelementptr' 'conv2_3_7_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (0.63ns)   --->   "%conv2_3_7_load = load i5 %conv2_3_7_addr" [./layer.h:130]   --->   Operation 90 'load' 'conv2_3_7_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv2_4_0_addr = getelementptr i1 %conv2_4_0, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 91 'getelementptr' 'conv2_4_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (0.63ns)   --->   "%conv2_4_0_load = load i5 %conv2_4_0_addr" [./layer.h:130]   --->   Operation 92 'load' 'conv2_4_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%conv2_4_2_addr = getelementptr i1 %conv2_4_2, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 93 'getelementptr' 'conv2_4_2_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (0.63ns)   --->   "%conv2_4_2_load = load i5 %conv2_4_2_addr" [./layer.h:130]   --->   Operation 94 'load' 'conv2_4_2_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv2_4_4_addr = getelementptr i1 %conv2_4_4, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 95 'getelementptr' 'conv2_4_4_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (0.63ns)   --->   "%conv2_4_4_load = load i5 %conv2_4_4_addr" [./layer.h:130]   --->   Operation 96 'load' 'conv2_4_4_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv2_4_6_addr = getelementptr i1 %conv2_4_6, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 97 'getelementptr' 'conv2_4_6_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (0.63ns)   --->   "%conv2_4_6_load = load i5 %conv2_4_6_addr" [./layer.h:130]   --->   Operation 98 'load' 'conv2_4_6_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv2_5_0_addr = getelementptr i1 %conv2_5_0, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 99 'getelementptr' 'conv2_5_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 100 [2/2] (0.63ns)   --->   "%conv2_5_0_load = load i5 %conv2_5_0_addr" [./layer.h:130]   --->   Operation 100 'load' 'conv2_5_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv2_5_2_addr = getelementptr i1 %conv2_5_2, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 101 'getelementptr' 'conv2_5_2_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (0.63ns)   --->   "%conv2_5_2_load = load i5 %conv2_5_2_addr" [./layer.h:130]   --->   Operation 102 'load' 'conv2_5_2_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv2_5_4_addr = getelementptr i1 %conv2_5_4, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 103 'getelementptr' 'conv2_5_4_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (0.63ns)   --->   "%conv2_5_4_load = load i5 %conv2_5_4_addr" [./layer.h:130]   --->   Operation 104 'load' 'conv2_5_4_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv2_5_6_addr = getelementptr i1 %conv2_5_6, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 105 'getelementptr' 'conv2_5_6_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (0.63ns)   --->   "%conv2_5_6_load = load i5 %conv2_5_6_addr" [./layer.h:130]   --->   Operation 106 'load' 'conv2_5_6_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv2_4_1_addr = getelementptr i1 %conv2_4_1, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 107 'getelementptr' 'conv2_4_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (0.63ns)   --->   "%conv2_4_1_load = load i5 %conv2_4_1_addr" [./layer.h:130]   --->   Operation 108 'load' 'conv2_4_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%conv2_4_3_addr = getelementptr i1 %conv2_4_3, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 109 'getelementptr' 'conv2_4_3_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (0.63ns)   --->   "%conv2_4_3_load = load i5 %conv2_4_3_addr" [./layer.h:130]   --->   Operation 110 'load' 'conv2_4_3_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv2_4_5_addr = getelementptr i1 %conv2_4_5, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 111 'getelementptr' 'conv2_4_5_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (0.63ns)   --->   "%conv2_4_5_load = load i5 %conv2_4_5_addr" [./layer.h:130]   --->   Operation 112 'load' 'conv2_4_5_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv2_4_7_addr = getelementptr i1 %conv2_4_7, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 113 'getelementptr' 'conv2_4_7_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (0.63ns)   --->   "%conv2_4_7_load = load i5 %conv2_4_7_addr" [./layer.h:130]   --->   Operation 114 'load' 'conv2_4_7_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv2_5_1_addr = getelementptr i1 %conv2_5_1, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 115 'getelementptr' 'conv2_5_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 116 [2/2] (0.63ns)   --->   "%conv2_5_1_load = load i5 %conv2_5_1_addr" [./layer.h:130]   --->   Operation 116 'load' 'conv2_5_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%conv2_5_3_addr = getelementptr i1 %conv2_5_3, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 117 'getelementptr' 'conv2_5_3_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 118 [2/2] (0.63ns)   --->   "%conv2_5_3_load = load i5 %conv2_5_3_addr" [./layer.h:130]   --->   Operation 118 'load' 'conv2_5_3_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%conv2_5_5_addr = getelementptr i1 %conv2_5_5, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 119 'getelementptr' 'conv2_5_5_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 120 [2/2] (0.63ns)   --->   "%conv2_5_5_load = load i5 %conv2_5_5_addr" [./layer.h:130]   --->   Operation 120 'load' 'conv2_5_5_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%conv2_5_7_addr = getelementptr i1 %conv2_5_7, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 121 'getelementptr' 'conv2_5_7_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (0.63ns)   --->   "%conv2_5_7_load = load i5 %conv2_5_7_addr" [./layer.h:130]   --->   Operation 122 'load' 'conv2_5_7_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%conv2_6_0_addr = getelementptr i1 %conv2_6_0, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 123 'getelementptr' 'conv2_6_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 124 [2/2] (0.63ns)   --->   "%conv2_6_0_load = load i5 %conv2_6_0_addr" [./layer.h:130]   --->   Operation 124 'load' 'conv2_6_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%conv2_6_2_addr = getelementptr i1 %conv2_6_2, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 125 'getelementptr' 'conv2_6_2_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 126 [2/2] (0.63ns)   --->   "%conv2_6_2_load = load i5 %conv2_6_2_addr" [./layer.h:130]   --->   Operation 126 'load' 'conv2_6_2_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%conv2_6_4_addr = getelementptr i1 %conv2_6_4, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 127 'getelementptr' 'conv2_6_4_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (0.63ns)   --->   "%conv2_6_4_load = load i5 %conv2_6_4_addr" [./layer.h:130]   --->   Operation 128 'load' 'conv2_6_4_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%conv2_6_6_addr = getelementptr i1 %conv2_6_6, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 129 'getelementptr' 'conv2_6_6_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (0.63ns)   --->   "%conv2_6_6_load = load i5 %conv2_6_6_addr" [./layer.h:130]   --->   Operation 130 'load' 'conv2_6_6_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%conv2_7_0_addr = getelementptr i1 %conv2_7_0, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 131 'getelementptr' 'conv2_7_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (0.63ns)   --->   "%conv2_7_0_load = load i5 %conv2_7_0_addr" [./layer.h:130]   --->   Operation 132 'load' 'conv2_7_0_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%conv2_7_2_addr = getelementptr i1 %conv2_7_2, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 133 'getelementptr' 'conv2_7_2_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 134 [2/2] (0.63ns)   --->   "%conv2_7_2_load = load i5 %conv2_7_2_addr" [./layer.h:130]   --->   Operation 134 'load' 'conv2_7_2_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%conv2_7_4_addr = getelementptr i1 %conv2_7_4, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 135 'getelementptr' 'conv2_7_4_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 136 [2/2] (0.63ns)   --->   "%conv2_7_4_load = load i5 %conv2_7_4_addr" [./layer.h:130]   --->   Operation 136 'load' 'conv2_7_4_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%conv2_7_6_addr = getelementptr i1 %conv2_7_6, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 137 'getelementptr' 'conv2_7_6_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 138 [2/2] (0.63ns)   --->   "%conv2_7_6_load = load i5 %conv2_7_6_addr" [./layer.h:130]   --->   Operation 138 'load' 'conv2_7_6_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%conv2_6_1_addr = getelementptr i1 %conv2_6_1, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 139 'getelementptr' 'conv2_6_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 140 [2/2] (0.63ns)   --->   "%conv2_6_1_load = load i5 %conv2_6_1_addr" [./layer.h:130]   --->   Operation 140 'load' 'conv2_6_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%conv2_6_3_addr = getelementptr i1 %conv2_6_3, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 141 'getelementptr' 'conv2_6_3_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 142 [2/2] (0.63ns)   --->   "%conv2_6_3_load = load i5 %conv2_6_3_addr" [./layer.h:130]   --->   Operation 142 'load' 'conv2_6_3_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%conv2_6_5_addr = getelementptr i1 %conv2_6_5, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 143 'getelementptr' 'conv2_6_5_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 144 [2/2] (0.63ns)   --->   "%conv2_6_5_load = load i5 %conv2_6_5_addr" [./layer.h:130]   --->   Operation 144 'load' 'conv2_6_5_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%conv2_6_7_addr = getelementptr i1 %conv2_6_7, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 145 'getelementptr' 'conv2_6_7_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (0.63ns)   --->   "%conv2_6_7_load = load i5 %conv2_6_7_addr" [./layer.h:130]   --->   Operation 146 'load' 'conv2_6_7_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%conv2_7_1_addr = getelementptr i1 %conv2_7_1, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 147 'getelementptr' 'conv2_7_1_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (0.63ns)   --->   "%conv2_7_1_load = load i5 %conv2_7_1_addr" [./layer.h:130]   --->   Operation 148 'load' 'conv2_7_1_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%conv2_7_3_addr = getelementptr i1 %conv2_7_3, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 149 'getelementptr' 'conv2_7_3_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (0.63ns)   --->   "%conv2_7_3_load = load i5 %conv2_7_3_addr" [./layer.h:130]   --->   Operation 150 'load' 'conv2_7_3_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%conv2_7_5_addr = getelementptr i1 %conv2_7_5, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 151 'getelementptr' 'conv2_7_5_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (0.63ns)   --->   "%conv2_7_5_load = load i5 %conv2_7_5_addr" [./layer.h:130]   --->   Operation 152 'load' 'conv2_7_5_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%conv2_7_7_addr = getelementptr i1 %conv2_7_7, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 153 'getelementptr' 'conv2_7_7_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 154 [2/2] (0.63ns)   --->   "%conv2_7_7_load = load i5 %conv2_7_7_addr" [./layer.h:130]   --->   Operation 154 'load' 'conv2_7_7_load' <Predicate = (!icmp_ln130)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 155 [1/1] (0.57ns)   --->   "%add_ln131 = add i3 %select_ln130, i3 1" [./layer.h:131]   --->   Operation 155 'add' 'add_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.38ns)   --->   "%store_ln131 = store i8 %add_ln130_2, i8 %indvar_flatten77" [./layer.h:131]   --->   Operation 156 'store' 'store_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.38>
ST_1 : Operation 157 [1/1] (0.38ns)   --->   "%store_ln131 = store i6 %select_ln130_2, i6 %m_1" [./layer.h:131]   --->   Operation 157 'store' 'store_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.38>
ST_1 : Operation 158 [1/1] (0.38ns)   --->   "%store_ln131 = store i3 %add_ln131, i3 %x" [./layer.h:131]   --->   Operation 158 'store' 'store_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.38>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 269 'ret' 'ret_ln0' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.84>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @m_loop_x_loop_str"   --->   Operation 159 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 160 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln141, i2 0" [./layer.h:141]   --->   Operation 161 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/2] (0.63ns)   --->   "%conv2_0_0_load = load i5 %conv2_0_0_addr" [./layer.h:130]   --->   Operation 162 'load' 'conv2_0_0_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 163 [1/2] (0.63ns)   --->   "%conv2_0_2_load = load i5 %conv2_0_2_addr" [./layer.h:130]   --->   Operation 163 'load' 'conv2_0_2_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 164 [1/2] (0.63ns)   --->   "%conv2_0_4_load = load i5 %conv2_0_4_addr" [./layer.h:130]   --->   Operation 164 'load' 'conv2_0_4_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 165 [1/2] (0.63ns)   --->   "%conv2_0_6_load = load i5 %conv2_0_6_addr" [./layer.h:130]   --->   Operation 165 'load' 'conv2_0_6_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 166 [1/2] (0.63ns)   --->   "%conv2_1_0_load = load i5 %conv2_1_0_addr" [./layer.h:130]   --->   Operation 166 'load' 'conv2_1_0_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 167 [1/2] (0.63ns)   --->   "%conv2_1_2_load = load i5 %conv2_1_2_addr" [./layer.h:130]   --->   Operation 167 'load' 'conv2_1_2_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 168 [1/2] (0.63ns)   --->   "%conv2_1_4_load = load i5 %conv2_1_4_addr" [./layer.h:130]   --->   Operation 168 'load' 'conv2_1_4_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 169 [1/2] (0.63ns)   --->   "%conv2_1_6_load = load i5 %conv2_1_6_addr" [./layer.h:130]   --->   Operation 169 'load' 'conv2_1_6_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 170 [1/2] (0.63ns)   --->   "%conv2_0_1_load = load i5 %conv2_0_1_addr" [./layer.h:130]   --->   Operation 170 'load' 'conv2_0_1_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 171 [1/2] (0.63ns)   --->   "%conv2_0_3_load = load i5 %conv2_0_3_addr" [./layer.h:130]   --->   Operation 171 'load' 'conv2_0_3_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 172 [1/2] (0.63ns)   --->   "%conv2_0_5_load = load i5 %conv2_0_5_addr" [./layer.h:130]   --->   Operation 172 'load' 'conv2_0_5_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 173 [1/2] (0.63ns)   --->   "%conv2_0_7_load = load i5 %conv2_0_7_addr" [./layer.h:130]   --->   Operation 173 'load' 'conv2_0_7_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 174 [1/2] (0.63ns)   --->   "%conv2_1_1_load = load i5 %conv2_1_1_addr" [./layer.h:130]   --->   Operation 174 'load' 'conv2_1_1_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 175 [1/2] (0.63ns)   --->   "%conv2_1_3_load = load i5 %conv2_1_3_addr" [./layer.h:130]   --->   Operation 175 'load' 'conv2_1_3_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 176 [1/2] (0.63ns)   --->   "%conv2_1_5_load = load i5 %conv2_1_5_addr" [./layer.h:130]   --->   Operation 176 'load' 'conv2_1_5_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 177 [1/2] (0.63ns)   --->   "%conv2_1_7_load = load i5 %conv2_1_7_addr" [./layer.h:130]   --->   Operation 177 'load' 'conv2_1_7_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 178 [1/2] (0.63ns)   --->   "%conv2_2_0_load = load i5 %conv2_2_0_addr" [./layer.h:130]   --->   Operation 178 'load' 'conv2_2_0_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 179 [1/2] (0.63ns)   --->   "%conv2_2_2_load = load i5 %conv2_2_2_addr" [./layer.h:130]   --->   Operation 179 'load' 'conv2_2_2_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 180 [1/2] (0.63ns)   --->   "%conv2_2_4_load = load i5 %conv2_2_4_addr" [./layer.h:130]   --->   Operation 180 'load' 'conv2_2_4_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 181 [1/2] (0.63ns)   --->   "%conv2_2_6_load = load i5 %conv2_2_6_addr" [./layer.h:130]   --->   Operation 181 'load' 'conv2_2_6_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 182 [1/2] (0.63ns)   --->   "%conv2_3_0_load = load i5 %conv2_3_0_addr" [./layer.h:130]   --->   Operation 182 'load' 'conv2_3_0_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 183 [1/2] (0.63ns)   --->   "%conv2_3_2_load = load i5 %conv2_3_2_addr" [./layer.h:130]   --->   Operation 183 'load' 'conv2_3_2_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 184 [1/2] (0.63ns)   --->   "%conv2_3_4_load = load i5 %conv2_3_4_addr" [./layer.h:130]   --->   Operation 184 'load' 'conv2_3_4_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 185 [1/2] (0.63ns)   --->   "%conv2_3_6_load = load i5 %conv2_3_6_addr" [./layer.h:130]   --->   Operation 185 'load' 'conv2_3_6_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 186 [1/2] (0.63ns)   --->   "%conv2_2_1_load = load i5 %conv2_2_1_addr" [./layer.h:130]   --->   Operation 186 'load' 'conv2_2_1_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 187 [1/2] (0.63ns)   --->   "%conv2_2_3_load = load i5 %conv2_2_3_addr" [./layer.h:130]   --->   Operation 187 'load' 'conv2_2_3_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 188 [1/2] (0.63ns)   --->   "%conv2_2_5_load = load i5 %conv2_2_5_addr" [./layer.h:130]   --->   Operation 188 'load' 'conv2_2_5_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 189 [1/2] (0.63ns)   --->   "%conv2_2_7_load = load i5 %conv2_2_7_addr" [./layer.h:130]   --->   Operation 189 'load' 'conv2_2_7_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 190 [1/2] (0.63ns)   --->   "%conv2_3_1_load = load i5 %conv2_3_1_addr" [./layer.h:130]   --->   Operation 190 'load' 'conv2_3_1_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 191 [1/2] (0.63ns)   --->   "%conv2_3_3_load = load i5 %conv2_3_3_addr" [./layer.h:130]   --->   Operation 191 'load' 'conv2_3_3_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 192 [1/2] (0.63ns)   --->   "%conv2_3_5_load = load i5 %conv2_3_5_addr" [./layer.h:130]   --->   Operation 192 'load' 'conv2_3_5_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 193 [1/2] (0.63ns)   --->   "%conv2_3_7_load = load i5 %conv2_3_7_addr" [./layer.h:130]   --->   Operation 193 'load' 'conv2_3_7_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 194 [1/2] (0.63ns)   --->   "%conv2_4_0_load = load i5 %conv2_4_0_addr" [./layer.h:130]   --->   Operation 194 'load' 'conv2_4_0_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 195 [1/2] (0.63ns)   --->   "%conv2_4_2_load = load i5 %conv2_4_2_addr" [./layer.h:130]   --->   Operation 195 'load' 'conv2_4_2_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 196 [1/2] (0.63ns)   --->   "%conv2_4_4_load = load i5 %conv2_4_4_addr" [./layer.h:130]   --->   Operation 196 'load' 'conv2_4_4_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 197 [1/2] (0.63ns)   --->   "%conv2_4_6_load = load i5 %conv2_4_6_addr" [./layer.h:130]   --->   Operation 197 'load' 'conv2_4_6_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 198 [1/2] (0.63ns)   --->   "%conv2_5_0_load = load i5 %conv2_5_0_addr" [./layer.h:130]   --->   Operation 198 'load' 'conv2_5_0_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 199 [1/2] (0.63ns)   --->   "%conv2_5_2_load = load i5 %conv2_5_2_addr" [./layer.h:130]   --->   Operation 199 'load' 'conv2_5_2_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 200 [1/2] (0.63ns)   --->   "%conv2_5_4_load = load i5 %conv2_5_4_addr" [./layer.h:130]   --->   Operation 200 'load' 'conv2_5_4_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 201 [1/2] (0.63ns)   --->   "%conv2_5_6_load = load i5 %conv2_5_6_addr" [./layer.h:130]   --->   Operation 201 'load' 'conv2_5_6_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 202 [1/2] (0.63ns)   --->   "%conv2_4_1_load = load i5 %conv2_4_1_addr" [./layer.h:130]   --->   Operation 202 'load' 'conv2_4_1_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 203 [1/2] (0.63ns)   --->   "%conv2_4_3_load = load i5 %conv2_4_3_addr" [./layer.h:130]   --->   Operation 203 'load' 'conv2_4_3_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 204 [1/2] (0.63ns)   --->   "%conv2_4_5_load = load i5 %conv2_4_5_addr" [./layer.h:130]   --->   Operation 204 'load' 'conv2_4_5_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 205 [1/2] (0.63ns)   --->   "%conv2_4_7_load = load i5 %conv2_4_7_addr" [./layer.h:130]   --->   Operation 205 'load' 'conv2_4_7_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 206 [1/2] (0.63ns)   --->   "%conv2_5_1_load = load i5 %conv2_5_1_addr" [./layer.h:130]   --->   Operation 206 'load' 'conv2_5_1_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 207 [1/2] (0.63ns)   --->   "%conv2_5_3_load = load i5 %conv2_5_3_addr" [./layer.h:130]   --->   Operation 207 'load' 'conv2_5_3_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 208 [1/2] (0.63ns)   --->   "%conv2_5_5_load = load i5 %conv2_5_5_addr" [./layer.h:130]   --->   Operation 208 'load' 'conv2_5_5_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 209 [1/2] (0.63ns)   --->   "%conv2_5_7_load = load i5 %conv2_5_7_addr" [./layer.h:130]   --->   Operation 209 'load' 'conv2_5_7_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 210 [1/2] (0.63ns)   --->   "%conv2_6_0_load = load i5 %conv2_6_0_addr" [./layer.h:130]   --->   Operation 210 'load' 'conv2_6_0_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 211 [1/2] (0.63ns)   --->   "%conv2_6_2_load = load i5 %conv2_6_2_addr" [./layer.h:130]   --->   Operation 211 'load' 'conv2_6_2_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 212 [1/2] (0.63ns)   --->   "%conv2_6_4_load = load i5 %conv2_6_4_addr" [./layer.h:130]   --->   Operation 212 'load' 'conv2_6_4_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 213 [1/2] (0.63ns)   --->   "%conv2_6_6_load = load i5 %conv2_6_6_addr" [./layer.h:130]   --->   Operation 213 'load' 'conv2_6_6_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 214 [1/2] (0.63ns)   --->   "%conv2_7_0_load = load i5 %conv2_7_0_addr" [./layer.h:130]   --->   Operation 214 'load' 'conv2_7_0_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 215 [1/2] (0.63ns)   --->   "%conv2_7_2_load = load i5 %conv2_7_2_addr" [./layer.h:130]   --->   Operation 215 'load' 'conv2_7_2_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 216 [1/2] (0.63ns)   --->   "%conv2_7_4_load = load i5 %conv2_7_4_addr" [./layer.h:130]   --->   Operation 216 'load' 'conv2_7_4_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 217 [1/2] (0.63ns)   --->   "%conv2_7_6_load = load i5 %conv2_7_6_addr" [./layer.h:130]   --->   Operation 217 'load' 'conv2_7_6_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 218 [1/2] (0.63ns)   --->   "%conv2_6_1_load = load i5 %conv2_6_1_addr" [./layer.h:130]   --->   Operation 218 'load' 'conv2_6_1_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 219 [1/2] (0.63ns)   --->   "%conv2_6_3_load = load i5 %conv2_6_3_addr" [./layer.h:130]   --->   Operation 219 'load' 'conv2_6_3_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 220 [1/2] (0.63ns)   --->   "%conv2_6_5_load = load i5 %conv2_6_5_addr" [./layer.h:130]   --->   Operation 220 'load' 'conv2_6_5_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 221 [1/2] (0.63ns)   --->   "%conv2_6_7_load = load i5 %conv2_6_7_addr" [./layer.h:130]   --->   Operation 221 'load' 'conv2_6_7_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 222 [1/2] (0.63ns)   --->   "%conv2_7_1_load = load i5 %conv2_7_1_addr" [./layer.h:130]   --->   Operation 222 'load' 'conv2_7_1_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 223 [1/2] (0.63ns)   --->   "%conv2_7_3_load = load i5 %conv2_7_3_addr" [./layer.h:130]   --->   Operation 223 'load' 'conv2_7_3_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 224 [1/2] (0.63ns)   --->   "%conv2_7_5_load = load i5 %conv2_7_5_addr" [./layer.h:130]   --->   Operation 224 'load' 'conv2_7_5_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 225 [1/2] (0.63ns)   --->   "%conv2_7_7_load = load i5 %conv2_7_7_addr" [./layer.h:130]   --->   Operation 225 'load' 'conv2_7_7_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i3 %select_ln130" [./layer.h:141]   --->   Operation 226 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.70ns)   --->   "%add_ln141 = add i7 %tmp_s, i7 %zext_ln141" [./layer.h:141]   --->   Operation 227 'add' 'add_ln141' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i7 %add_ln141" [./layer.h:141]   --->   Operation 228 'zext' 'zext_ln141_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%conv2_pooled_addr = getelementptr i1 %conv2_pooled, i64 0, i64 %zext_ln141_1" [./layer.h:141]   --->   Operation 229 'getelementptr' 'conv2_pooled_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%conv2_pooled_1_addr = getelementptr i1 %conv2_pooled_1, i64 0, i64 %zext_ln141_1" [./layer.h:141]   --->   Operation 230 'getelementptr' 'conv2_pooled_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%conv2_pooled_2_addr = getelementptr i1 %conv2_pooled_2, i64 0, i64 %zext_ln141_1" [./layer.h:141]   --->   Operation 231 'getelementptr' 'conv2_pooled_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%conv2_pooled_3_addr = getelementptr i1 %conv2_pooled_3, i64 0, i64 %zext_ln141_1" [./layer.h:141]   --->   Operation 232 'getelementptr' 'conv2_pooled_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [./layer.h:132]   --->   Operation 233 'specpipeline' 'specpipeline_ln132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./layer.h:131]   --->   Operation 234 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%empty_35 = shl i3 %select_ln130, i3 1" [./layer.h:130]   --->   Operation 235 'shl' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.55ns)   --->   "%max = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_0_0_load, i1 0, i1 %conv2_0_2_load, i1 0, i1 %conv2_0_4_load, i1 0, i1 %conv2_0_6_load, i3 %empty_35" [./layer.h:137]   --->   Operation 236 'mux' 'max' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.55ns)   --->   "%tmp_58 = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_1_0_load, i1 0, i1 %conv2_1_2_load, i1 0, i1 %conv2_1_4_load, i1 0, i1 %conv2_1_6_load, i3 %empty_35" [./layer.h:137]   --->   Operation 237 'mux' 'tmp_58' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.55ns)   --->   "%tmp_59 = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_0_1_load, i1 0, i1 %conv2_0_3_load, i1 0, i1 %conv2_0_5_load, i1 0, i1 %conv2_0_7_load, i3 %empty_35" [./layer.h:137]   --->   Operation 238 'mux' 'tmp_59' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.55ns)   --->   "%tmp_60 = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_1_1_load, i1 0, i1 %conv2_1_3_load, i1 0, i1 %conv2_1_5_load, i1 0, i1 %conv2_1_7_load, i3 %empty_35" [./layer.h:137]   --->   Operation 239 'mux' 'tmp_60' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node max_16)   --->   "%or_ln137 = or i1 %tmp_58, i1 %max" [./layer.h:137]   --->   Operation 240 'or' 'or_ln137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node max_16)   --->   "%or_ln137_24 = or i1 %tmp_59, i1 %tmp_60" [./layer.h:137]   --->   Operation 241 'or' 'or_ln137_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.12ns) (out node of the LUT)   --->   "%max_16 = or i1 %or_ln137_24, i1 %or_ln137" [./layer.h:137]   --->   Operation 242 'or' 'max_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.53ns)   --->   "%store_ln141 = store i1 %max_16, i7 %conv2_pooled_addr" [./layer.h:141]   --->   Operation 243 'store' 'store_ln141' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 244 [1/1] (0.55ns)   --->   "%max_17 = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_2_0_load, i1 0, i1 %conv2_2_2_load, i1 0, i1 %conv2_2_4_load, i1 0, i1 %conv2_2_6_load, i3 %empty_35" [./layer.h:137]   --->   Operation 244 'mux' 'max_17' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.55ns)   --->   "%tmp_61 = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_3_0_load, i1 0, i1 %conv2_3_2_load, i1 0, i1 %conv2_3_4_load, i1 0, i1 %conv2_3_6_load, i3 %empty_35" [./layer.h:137]   --->   Operation 245 'mux' 'tmp_61' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.55ns)   --->   "%tmp_62 = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_2_1_load, i1 0, i1 %conv2_2_3_load, i1 0, i1 %conv2_2_5_load, i1 0, i1 %conv2_2_7_load, i3 %empty_35" [./layer.h:137]   --->   Operation 246 'mux' 'tmp_62' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.55ns)   --->   "%tmp_63 = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_3_1_load, i1 0, i1 %conv2_3_3_load, i1 0, i1 %conv2_3_5_load, i1 0, i1 %conv2_3_7_load, i3 %empty_35" [./layer.h:137]   --->   Operation 247 'mux' 'tmp_63' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node max_18)   --->   "%or_ln137_26 = or i1 %tmp_61, i1 %max_17" [./layer.h:137]   --->   Operation 248 'or' 'or_ln137_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node max_18)   --->   "%or_ln137_27 = or i1 %tmp_62, i1 %tmp_63" [./layer.h:137]   --->   Operation 249 'or' 'or_ln137_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.12ns) (out node of the LUT)   --->   "%max_18 = or i1 %or_ln137_27, i1 %or_ln137_26" [./layer.h:137]   --->   Operation 250 'or' 'max_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.53ns)   --->   "%store_ln141 = store i1 %max_18, i7 %conv2_pooled_1_addr" [./layer.h:141]   --->   Operation 251 'store' 'store_ln141' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 252 [1/1] (0.55ns)   --->   "%max_19 = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_4_0_load, i1 0, i1 %conv2_4_2_load, i1 0, i1 %conv2_4_4_load, i1 0, i1 %conv2_4_6_load, i3 %empty_35" [./layer.h:137]   --->   Operation 252 'mux' 'max_19' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.55ns)   --->   "%tmp_64 = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_5_0_load, i1 0, i1 %conv2_5_2_load, i1 0, i1 %conv2_5_4_load, i1 0, i1 %conv2_5_6_load, i3 %empty_35" [./layer.h:137]   --->   Operation 253 'mux' 'tmp_64' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.55ns)   --->   "%tmp_65 = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_4_1_load, i1 0, i1 %conv2_4_3_load, i1 0, i1 %conv2_4_5_load, i1 0, i1 %conv2_4_7_load, i3 %empty_35" [./layer.h:137]   --->   Operation 254 'mux' 'tmp_65' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.55ns)   --->   "%tmp_66 = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_5_1_load, i1 0, i1 %conv2_5_3_load, i1 0, i1 %conv2_5_5_load, i1 0, i1 %conv2_5_7_load, i3 %empty_35" [./layer.h:137]   --->   Operation 255 'mux' 'tmp_66' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node max_20)   --->   "%or_ln137_29 = or i1 %tmp_64, i1 %max_19" [./layer.h:137]   --->   Operation 256 'or' 'or_ln137_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node max_20)   --->   "%or_ln137_30 = or i1 %tmp_65, i1 %tmp_66" [./layer.h:137]   --->   Operation 257 'or' 'or_ln137_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.12ns) (out node of the LUT)   --->   "%max_20 = or i1 %or_ln137_30, i1 %or_ln137_29" [./layer.h:137]   --->   Operation 258 'or' 'max_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.53ns)   --->   "%store_ln141 = store i1 %max_20, i7 %conv2_pooled_2_addr" [./layer.h:141]   --->   Operation 259 'store' 'store_ln141' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 260 [1/1] (0.55ns)   --->   "%max_21 = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_6_0_load, i1 0, i1 %conv2_6_2_load, i1 0, i1 %conv2_6_4_load, i1 0, i1 %conv2_6_6_load, i3 %empty_35" [./layer.h:137]   --->   Operation 260 'mux' 'max_21' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.55ns)   --->   "%tmp_67 = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_7_0_load, i1 0, i1 %conv2_7_2_load, i1 0, i1 %conv2_7_4_load, i1 0, i1 %conv2_7_6_load, i3 %empty_35" [./layer.h:137]   --->   Operation 261 'mux' 'tmp_67' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.55ns)   --->   "%tmp_68 = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_6_1_load, i1 0, i1 %conv2_6_3_load, i1 0, i1 %conv2_6_5_load, i1 0, i1 %conv2_6_7_load, i3 %empty_35" [./layer.h:137]   --->   Operation 262 'mux' 'tmp_68' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.55ns)   --->   "%tmp_69 = mux i1 @_ssdm_op_Mux.ap_auto.7i1.i3, i1 %conv2_7_1_load, i1 0, i1 %conv2_7_3_load, i1 0, i1 %conv2_7_5_load, i1 0, i1 %conv2_7_7_load, i3 %empty_35" [./layer.h:137]   --->   Operation 263 'mux' 'tmp_69' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node max_22)   --->   "%or_ln137_32 = or i1 %tmp_67, i1 %max_21" [./layer.h:137]   --->   Operation 264 'or' 'or_ln137_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node max_22)   --->   "%or_ln137_33 = or i1 %tmp_68, i1 %tmp_69" [./layer.h:137]   --->   Operation 265 'or' 'or_ln137_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.12ns) (out node of the LUT)   --->   "%max_22 = or i1 %or_ln137_33, i1 %or_ln137_32" [./layer.h:137]   --->   Operation 266 'or' 'max_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.53ns)   --->   "%store_ln141 = store i1 %max_22, i7 %conv2_pooled_3_addr" [./layer.h:141]   --->   Operation 267 'store' 'store_ln141' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.body16.i" [./layer.h:131]   --->   Operation 268 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.74ns
The critical path consists of the following:
	'alloca' operation ('x') [69]  (0 ns)
	'load' operation ('x_load', ./layer.h:131) on local variable 'x' [82]  (0 ns)
	'icmp' operation ('icmp_ln131', ./layer.h:131) [87]  (0.5 ns)
	'select' operation ('select_ln130', ./layer.h:130) [88]  (0.278 ns)
	'add' operation ('add_ln131', ./layer.h:131) [266]  (0.572 ns)
	'store' operation ('store_ln131', ./layer.h:131) of variable 'add_ln131', ./layer.h:131 on local variable 'x' [269]  (0.387 ns)

 <State 2>: 1.85ns
The critical path consists of the following:
	'load' operation ('conv2_0_0_load', ./layer.h:130) on array 'conv2_0_0' [97]  (0.639 ns)
	'mux' operation ('max', ./layer.h:137) [234]  (0.551 ns)
	'or' operation ('or_ln137', ./layer.h:137) [238]  (0 ns)
	'or' operation ('max', ./layer.h:137) [240]  (0.122 ns)
	'store' operation ('store_ln141', ./layer.h:141) of variable 'max', ./layer.h:137 on array 'conv2_pooled' [241]  (0.537 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
