# Phase-2 Questions
(Questions based Semiconductor devices like diodes, transistors (bjt/jfet/mosfet) and basic elements in Phase-1)

------
## 1. (21st July 2025) Find the DC component of the voltages $v1$ and $v2$ the circuit given below:
![PHOTO-2025-07-21-23-40-19](https://github.com/user-attachments/assets/f433a7de-e012-40fb-9ef5-2d71e4b2a84f)
Consider all diodes are ideal.

## Solution:


## Simulation: [click here](/phase-2/q1/)
- Circuit Diagram
- Ouput Waveforms

------
## 2. (22nd July 2025) Find the conduction angle of diode D1 in the circuit given below:
![PHOTO-2025-07-22-23-04-46](https://github.com/user-attachments/assets/92d1fb5e-e866-4b06-a303-d4c01914eec5)
Consider all diodes are ideal and the output load current is $14A$ for the full-wave rectifier.

## Solution:

## Simulation: [click here](/phase-2/q2/)
- Circuit Diagram
- Ouput Waveforms

------
## 3. (23rd July 2025) Find the logical gate implementation for $V_{out}$ in terms of $V_{1}$ and $V_{2}$ for the circuit given below:
![PHOTO-2025-07-23-23-17-42](https://github.com/user-attachments/assets/1cd628f3-5266-46f0-b498-7a9c7741714c)
Consider $5V$ as logic-1 and $0V$ as logic-0.

## Solution:

## Simulation: [click here](/phase-2/q3/)
- Circuit Diagram
- Ouput Waveforms

------
## 4. (24th July 2025) Find the value of MAX and MIN peak output voltage for the circuit given below:
![PHOTO-2025-07-25-00-14-30](https://github.com/user-attachments/assets/88983ce3-c760-417d-ab1b-b8adef33a7e3)
Consider the cut-in voltage of both the diodes to be $0.7V$, the breakdown voltage of zener diode $D_z$ is $3.3V$ and that of the normal diode D is $50V$.

## Solution:

## Simulation: [click here](/phase-2/q4/)
- Circuit Diagram
- Ouput Waveforms

------
## 5. (25th July 2025) Find the Q-point value of Collector Current $(I_C)$ and Collector to Emittter Voltage $(V_{CE})$ for the circuit given below:
![PHOTO-2025-07-25-23-24-00](https://github.com/user-attachments/assets/ef4c6d7b-7934-43d9-a037-81b9929bd999)
Consider a silicon Bipolar Junction Transistor (BJT) with $V_{BE} = 0.7V$ and $\beta = 100$.

## Solution:

## Simulation: [click here](/phase-2/q4/)
- Circuit Diagram
- Ouput Waveforms

------
## 6. (26th July 2025) Consider the BJT to be in active region with $V_C=2V$ for the circuit given below:
![PHOTO-2025-07-27-22-01-17](https://github.com/user-attachments/assets/b75a200e-944d-44ef-b9c3-4717e9cd7af2)
To get $V_C=4V$ $R_C$ is to be replaced by $R_C'$. Find the ration $\frac{R_C'}{R_C}$.

## Solution:

## Simulation: [click here](/phase-2/q4/)
- Circuit Diagram
- Ouput Waveforms

------
## 7. (27th July 2025) Find the max value of $R_C$ that can be used for the BJT to be in active region for the circuit given below:
![PHOTO-2025-07-27-22-03-09](https://github.com/user-attachments/assets/bf1a8a43-e15d-453d-a244-8cca2c448d24)
Consider the parameters of the BJT as $V_{BE}=0.7V$ and $V_{CE(sat)}=0.2V$.

## Solution:

## Simulation: [click here](/phase-2/q4/)
- Circuit Diagram
- Ouput Waveforms

------
## 8. (28th July 2025) Find the voltage gain of the BJT amplifier circuit given below:
![PHOTO-2025-07-28-23-53-24](https://github.com/user-attachments/assets/078d570a-ba37-401b-94d6-827127674079)
Consider the parameters of the BJT as $V_{BE}=0.7V$ and DC current gain, $\beta=100$.

## Solution:

## Simulation: [click here](/phase-2/q4/)
- Circuit Diagram
- Ouput Waveforms

------
## 9. (29th July 2025) Find the relation between the small-signal voltages $V_1$ and $V_2$ for the MOSFET amplifier circuit given below:
![PHOTO-2025-07-29-23-54-39](https://github.com/user-attachments/assets/41bdd162-49a8-48a7-a3d8-d13c301fe03b)
Consider the MOSFET to be in saturation region being an amplifier.

## Solution:

## Simulation: [click here](/phase-2/q4/)
- Circuit Diagram
- Ouput Waveforms

------
## 10. (30th July 2025) Find the steady state output voltage $V_o$ for the CMOS circuit given below:
![PHOTO-2025-07-30-23-22-46](https://github.com/user-attachments/assets/5cf2334e-d890-4a9f-ae8f-256c7d51a460)

Consider the substrates of the MOSFETs are connected to the respective sources. The gate width (W) and gate length (L) ratio are shown in the circuit. Both the transistor have the same gate oxide capacitance per unit area.
For PMOS the threshold voltage $V_{th-p} = -1V$ and the mobility of holes $\mu_p = 40cm^2 V^{-1} s^{-1}$ and for NMOS $V_{th-n} = 1V$ and $\mu_n = 300cm^2 V^{-1} s^{-1}$.

## Solution:

## Simulation: [click here](/phase-2/q4/)
- Circuit Diagram
- Ouput Waveforms
