#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x177b7c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x177b950 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x176d2d0 .functor NOT 1, L_0x17d4490, C4<0>, C4<0>, C4<0>;
L_0x17d3d90 .functor XOR 2, L_0x17d41a0, L_0x17d4240, C4<00>, C4<00>;
L_0x17d4380 .functor XOR 2, L_0x17d3d90, L_0x17d42e0, C4<00>, C4<00>;
v0x17cd700_0 .net *"_ivl_10", 1 0, L_0x17d42e0;  1 drivers
v0x17cd800_0 .net *"_ivl_12", 1 0, L_0x17d4380;  1 drivers
v0x17cd8e0_0 .net *"_ivl_2", 1 0, L_0x17d4100;  1 drivers
v0x17cd9a0_0 .net *"_ivl_4", 1 0, L_0x17d41a0;  1 drivers
v0x17cda80_0 .net *"_ivl_6", 1 0, L_0x17d4240;  1 drivers
v0x17cdbb0_0 .net *"_ivl_8", 1 0, L_0x17d3d90;  1 drivers
v0x17cdc90_0 .net "a", 0 0, v0x17c9090_0;  1 drivers
v0x17cdd30_0 .net "b", 0 0, v0x17c9130_0;  1 drivers
v0x17cddd0_0 .net "c", 0 0, v0x17c91d0_0;  1 drivers
v0x17cde70_0 .var "clk", 0 0;
v0x17cdf10_0 .net "d", 0 0, v0x17c9310_0;  1 drivers
v0x17cdfb0_0 .net "out_pos_dut", 0 0, L_0x17d3490;  1 drivers
v0x17ce050_0 .net "out_pos_ref", 0 0, L_0x17cf580;  1 drivers
v0x17ce0f0_0 .net "out_sop_dut", 0 0, L_0x17d19e0;  1 drivers
v0x17ce190_0 .net "out_sop_ref", 0 0, L_0x17a3840;  1 drivers
v0x17ce230_0 .var/2u "stats1", 223 0;
v0x17ce2d0_0 .var/2u "strobe", 0 0;
v0x17ce370_0 .net "tb_match", 0 0, L_0x17d4490;  1 drivers
v0x17ce440_0 .net "tb_mismatch", 0 0, L_0x176d2d0;  1 drivers
v0x17ce4e0_0 .net "wavedrom_enable", 0 0, v0x17c95e0_0;  1 drivers
v0x17ce5b0_0 .net "wavedrom_title", 511 0, v0x17c9680_0;  1 drivers
L_0x17d4100 .concat [ 1 1 0 0], L_0x17cf580, L_0x17a3840;
L_0x17d41a0 .concat [ 1 1 0 0], L_0x17cf580, L_0x17a3840;
L_0x17d4240 .concat [ 1 1 0 0], L_0x17d3490, L_0x17d19e0;
L_0x17d42e0 .concat [ 1 1 0 0], L_0x17cf580, L_0x17a3840;
L_0x17d4490 .cmp/eeq 2, L_0x17d4100, L_0x17d4380;
S_0x177bae0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x177b950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x176d6b0 .functor AND 1, v0x17c91d0_0, v0x17c9310_0, C4<1>, C4<1>;
L_0x176da90 .functor NOT 1, v0x17c9090_0, C4<0>, C4<0>, C4<0>;
L_0x176de70 .functor NOT 1, v0x17c9130_0, C4<0>, C4<0>, C4<0>;
L_0x176e0f0 .functor AND 1, L_0x176da90, L_0x176de70, C4<1>, C4<1>;
L_0x1786460 .functor AND 1, L_0x176e0f0, v0x17c91d0_0, C4<1>, C4<1>;
L_0x17a3840 .functor OR 1, L_0x176d6b0, L_0x1786460, C4<0>, C4<0>;
L_0x17cea00 .functor NOT 1, v0x17c9130_0, C4<0>, C4<0>, C4<0>;
L_0x17cea70 .functor OR 1, L_0x17cea00, v0x17c9310_0, C4<0>, C4<0>;
L_0x17ceb80 .functor AND 1, v0x17c91d0_0, L_0x17cea70, C4<1>, C4<1>;
L_0x17cec40 .functor NOT 1, v0x17c9090_0, C4<0>, C4<0>, C4<0>;
L_0x17ced10 .functor OR 1, L_0x17cec40, v0x17c9130_0, C4<0>, C4<0>;
L_0x17ced80 .functor AND 1, L_0x17ceb80, L_0x17ced10, C4<1>, C4<1>;
L_0x17cef00 .functor NOT 1, v0x17c9130_0, C4<0>, C4<0>, C4<0>;
L_0x17cef70 .functor OR 1, L_0x17cef00, v0x17c9310_0, C4<0>, C4<0>;
L_0x17cee90 .functor AND 1, v0x17c91d0_0, L_0x17cef70, C4<1>, C4<1>;
L_0x17cf100 .functor NOT 1, v0x17c9090_0, C4<0>, C4<0>, C4<0>;
L_0x17cf200 .functor OR 1, L_0x17cf100, v0x17c9310_0, C4<0>, C4<0>;
L_0x17cf2c0 .functor AND 1, L_0x17cee90, L_0x17cf200, C4<1>, C4<1>;
L_0x17cf470 .functor XNOR 1, L_0x17ced80, L_0x17cf2c0, C4<0>, C4<0>;
v0x176cc00_0 .net *"_ivl_0", 0 0, L_0x176d6b0;  1 drivers
v0x176d000_0 .net *"_ivl_12", 0 0, L_0x17cea00;  1 drivers
v0x176d3e0_0 .net *"_ivl_14", 0 0, L_0x17cea70;  1 drivers
v0x176d7c0_0 .net *"_ivl_16", 0 0, L_0x17ceb80;  1 drivers
v0x176dba0_0 .net *"_ivl_18", 0 0, L_0x17cec40;  1 drivers
v0x176df80_0 .net *"_ivl_2", 0 0, L_0x176da90;  1 drivers
v0x176e200_0 .net *"_ivl_20", 0 0, L_0x17ced10;  1 drivers
v0x17c7600_0 .net *"_ivl_24", 0 0, L_0x17cef00;  1 drivers
v0x17c76e0_0 .net *"_ivl_26", 0 0, L_0x17cef70;  1 drivers
v0x17c77c0_0 .net *"_ivl_28", 0 0, L_0x17cee90;  1 drivers
v0x17c78a0_0 .net *"_ivl_30", 0 0, L_0x17cf100;  1 drivers
v0x17c7980_0 .net *"_ivl_32", 0 0, L_0x17cf200;  1 drivers
v0x17c7a60_0 .net *"_ivl_36", 0 0, L_0x17cf470;  1 drivers
L_0x7f5372b91018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17c7b20_0 .net *"_ivl_38", 0 0, L_0x7f5372b91018;  1 drivers
v0x17c7c00_0 .net *"_ivl_4", 0 0, L_0x176de70;  1 drivers
v0x17c7ce0_0 .net *"_ivl_6", 0 0, L_0x176e0f0;  1 drivers
v0x17c7dc0_0 .net *"_ivl_8", 0 0, L_0x1786460;  1 drivers
v0x17c7ea0_0 .net "a", 0 0, v0x17c9090_0;  alias, 1 drivers
v0x17c7f60_0 .net "b", 0 0, v0x17c9130_0;  alias, 1 drivers
v0x17c8020_0 .net "c", 0 0, v0x17c91d0_0;  alias, 1 drivers
v0x17c80e0_0 .net "d", 0 0, v0x17c9310_0;  alias, 1 drivers
v0x17c81a0_0 .net "out_pos", 0 0, L_0x17cf580;  alias, 1 drivers
v0x17c8260_0 .net "out_sop", 0 0, L_0x17a3840;  alias, 1 drivers
v0x17c8320_0 .net "pos0", 0 0, L_0x17ced80;  1 drivers
v0x17c83e0_0 .net "pos1", 0 0, L_0x17cf2c0;  1 drivers
L_0x17cf580 .functor MUXZ 1, L_0x7f5372b91018, L_0x17ced80, L_0x17cf470, C4<>;
S_0x17c8560 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x177b950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17c9090_0 .var "a", 0 0;
v0x17c9130_0 .var "b", 0 0;
v0x17c91d0_0 .var "c", 0 0;
v0x17c9270_0 .net "clk", 0 0, v0x17cde70_0;  1 drivers
v0x17c9310_0 .var "d", 0 0;
v0x17c9400_0 .var/2u "fail", 0 0;
v0x17c94a0_0 .var/2u "fail1", 0 0;
v0x17c9540_0 .net "tb_match", 0 0, L_0x17d4490;  alias, 1 drivers
v0x17c95e0_0 .var "wavedrom_enable", 0 0;
v0x17c9680_0 .var "wavedrom_title", 511 0;
E_0x177a130/0 .event negedge, v0x17c9270_0;
E_0x177a130/1 .event posedge, v0x17c9270_0;
E_0x177a130 .event/or E_0x177a130/0, E_0x177a130/1;
S_0x17c8890 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x17c8560;
 .timescale -12 -12;
v0x17c8ad0_0 .var/2s "i", 31 0;
E_0x1779fd0 .event posedge, v0x17c9270_0;
S_0x17c8bd0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x17c8560;
 .timescale -12 -12;
v0x17c8dd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17c8eb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x17c8560;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17c9860 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x177b950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17cf730 .functor NOT 1, v0x17c9090_0, C4<0>, C4<0>, C4<0>;
L_0x17cf7c0 .functor NOT 1, v0x17c9130_0, C4<0>, C4<0>, C4<0>;
L_0x17cf960 .functor AND 1, L_0x17cf730, L_0x17cf7c0, C4<1>, C4<1>;
L_0x17cfa70 .functor NOT 1, v0x17c91d0_0, C4<0>, C4<0>, C4<0>;
L_0x17cfc20 .functor AND 1, L_0x17cf960, L_0x17cfa70, C4<1>, C4<1>;
L_0x17cfd30 .functor AND 1, L_0x17cfc20, v0x17c9310_0, C4<1>, C4<1>;
L_0x17cff40 .functor NOT 1, v0x17c9090_0, C4<0>, C4<0>, C4<0>;
L_0x17d00c0 .functor NOT 1, v0x17c9130_0, C4<0>, C4<0>, C4<0>;
L_0x17d0180 .functor AND 1, L_0x17cff40, L_0x17d00c0, C4<1>, C4<1>;
L_0x17d0290 .functor AND 1, L_0x17d0180, v0x17c91d0_0, C4<1>, C4<1>;
L_0x17d03b0 .functor NOT 1, v0x17c9310_0, C4<0>, C4<0>, C4<0>;
L_0x17d0420 .functor AND 1, L_0x17d0290, L_0x17d03b0, C4<1>, C4<1>;
L_0x17d0550 .functor OR 1, L_0x17cfd30, L_0x17d0420, C4<0>, C4<0>;
L_0x17d0660 .functor NOT 1, v0x17c9090_0, C4<0>, C4<0>, C4<0>;
L_0x17d04e0 .functor AND 1, L_0x17d0660, v0x17c9130_0, C4<1>, C4<1>;
L_0x17d07a0 .functor NOT 1, v0x17c91d0_0, C4<0>, C4<0>, C4<0>;
L_0x17d08a0 .functor AND 1, L_0x17d04e0, L_0x17d07a0, C4<1>, C4<1>;
L_0x17d09b0 .functor NOT 1, v0x17c9310_0, C4<0>, C4<0>, C4<0>;
L_0x17d0ac0 .functor AND 1, L_0x17d08a0, L_0x17d09b0, C4<1>, C4<1>;
L_0x17d0bd0 .functor OR 1, L_0x17d0550, L_0x17d0ac0, C4<0>, C4<0>;
L_0x17d0d90 .functor NOT 1, v0x17c9130_0, C4<0>, C4<0>, C4<0>;
L_0x17d0e00 .functor AND 1, v0x17c9090_0, L_0x17d0d90, C4<1>, C4<1>;
L_0x17d0f80 .functor NOT 1, v0x17c91d0_0, C4<0>, C4<0>, C4<0>;
L_0x17d0ff0 .functor AND 1, L_0x17d0e00, L_0x17d0f80, C4<1>, C4<1>;
L_0x17d11d0 .functor AND 1, L_0x17d0ff0, v0x17c9310_0, C4<1>, C4<1>;
L_0x17d1290 .functor OR 1, L_0x17d0bd0, L_0x17d11d0, C4<0>, C4<0>;
L_0x17d1480 .functor NOT 1, v0x17c9130_0, C4<0>, C4<0>, C4<0>;
L_0x17d14f0 .functor AND 1, v0x17c9090_0, L_0x17d1480, C4<1>, C4<1>;
L_0x17d16a0 .functor AND 1, L_0x17d14f0, v0x17c91d0_0, C4<1>, C4<1>;
L_0x17d1760 .functor NOT 1, v0x17c9310_0, C4<0>, C4<0>, C4<0>;
L_0x17d18d0 .functor AND 1, L_0x17d16a0, L_0x17d1760, C4<1>, C4<1>;
L_0x17d19e0 .functor OR 1, L_0x17d1290, L_0x17d18d0, C4<0>, C4<0>;
L_0x17d1c50 .functor NOT 1, v0x17c9310_0, C4<0>, C4<0>, C4<0>;
L_0x17d1e50 .functor NOT 1, v0x17c91d0_0, C4<0>, C4<0>, C4<0>;
L_0x17d21c0 .functor AND 1, L_0x17d1db0, L_0x17d22d0, C4<1>, C4<1>;
L_0x17d24a0 .functor NOT 1, v0x17c9130_0, C4<0>, C4<0>, C4<0>;
L_0x17d26e0 .functor AND 1, L_0x17d21c0, L_0x17d28e0, C4<1>, C4<1>;
L_0x17d2a70 .functor NOT 1, v0x17c9090_0, C4<0>, C4<0>, C4<0>;
L_0x17d25b0 .functor AND 1, L_0x17d26e0, L_0x17d3190, C4<1>, C4<1>;
L_0x17d35a0 .functor NOT 1, v0x17c9090_0, C4<0>, C4<0>, C4<0>;
L_0x17d3970 .functor NOT 1, v0x17c9130_0, C4<0>, C4<0>, C4<0>;
L_0x17d3a80 .functor NOT 1, v0x17c91d0_0, C4<0>, C4<0>, C4<0>;
L_0x17d3490 .functor AND 1, L_0x17d25b0, L_0x17d3f20, C4<1>, C4<1>;
v0x17c9a20_0 .net *"_ivl_0", 0 0, L_0x17cf730;  1 drivers
v0x17c9b00_0 .net *"_ivl_10", 0 0, L_0x17cfd30;  1 drivers
v0x17c9be0_0 .net *"_ivl_100", 0 0, L_0x17d25b0;  1 drivers
v0x17c9cd0_0 .net *"_ivl_102", 0 0, L_0x17d35a0;  1 drivers
v0x17c9db0_0 .net *"_ivl_104", 0 0, L_0x17d3970;  1 drivers
v0x17c9ee0_0 .net *"_ivl_106", 0 0, L_0x17d39e0;  1 drivers
v0x17c9fc0_0 .net *"_ivl_108", 0 0, L_0x17d3a80;  1 drivers
v0x17ca0a0_0 .net *"_ivl_110", 0 0, L_0x17d3cf0;  1 drivers
v0x17ca180_0 .net *"_ivl_112", 0 0, L_0x17d3f20;  1 drivers
v0x17ca2f0_0 .net *"_ivl_12", 0 0, L_0x17cff40;  1 drivers
v0x17ca3d0_0 .net *"_ivl_14", 0 0, L_0x17d00c0;  1 drivers
v0x17ca4b0_0 .net *"_ivl_16", 0 0, L_0x17d0180;  1 drivers
v0x17ca590_0 .net *"_ivl_18", 0 0, L_0x17d0290;  1 drivers
v0x17ca670_0 .net *"_ivl_2", 0 0, L_0x17cf7c0;  1 drivers
v0x17ca750_0 .net *"_ivl_20", 0 0, L_0x17d03b0;  1 drivers
v0x17ca830_0 .net *"_ivl_22", 0 0, L_0x17d0420;  1 drivers
v0x17ca910_0 .net *"_ivl_24", 0 0, L_0x17d0550;  1 drivers
v0x17cab00_0 .net *"_ivl_26", 0 0, L_0x17d0660;  1 drivers
v0x17cabe0_0 .net *"_ivl_28", 0 0, L_0x17d04e0;  1 drivers
v0x17cacc0_0 .net *"_ivl_30", 0 0, L_0x17d07a0;  1 drivers
v0x17cada0_0 .net *"_ivl_32", 0 0, L_0x17d08a0;  1 drivers
v0x17cae80_0 .net *"_ivl_34", 0 0, L_0x17d09b0;  1 drivers
v0x17caf60_0 .net *"_ivl_36", 0 0, L_0x17d0ac0;  1 drivers
v0x17cb040_0 .net *"_ivl_38", 0 0, L_0x17d0bd0;  1 drivers
v0x17cb120_0 .net *"_ivl_4", 0 0, L_0x17cf960;  1 drivers
v0x17cb200_0 .net *"_ivl_40", 0 0, L_0x17d0d90;  1 drivers
v0x17cb2e0_0 .net *"_ivl_42", 0 0, L_0x17d0e00;  1 drivers
v0x17cb3c0_0 .net *"_ivl_44", 0 0, L_0x17d0f80;  1 drivers
v0x17cb4a0_0 .net *"_ivl_46", 0 0, L_0x17d0ff0;  1 drivers
v0x17cb580_0 .net *"_ivl_48", 0 0, L_0x17d11d0;  1 drivers
v0x17cb660_0 .net *"_ivl_50", 0 0, L_0x17d1290;  1 drivers
v0x17cb740_0 .net *"_ivl_52", 0 0, L_0x17d1480;  1 drivers
v0x17cb820_0 .net *"_ivl_54", 0 0, L_0x17d14f0;  1 drivers
v0x17cbb10_0 .net *"_ivl_56", 0 0, L_0x17d16a0;  1 drivers
v0x17cbbf0_0 .net *"_ivl_58", 0 0, L_0x17d1760;  1 drivers
v0x17cbcd0_0 .net *"_ivl_6", 0 0, L_0x17cfa70;  1 drivers
v0x17cbdb0_0 .net *"_ivl_60", 0 0, L_0x17d18d0;  1 drivers
v0x17cbe90_0 .net *"_ivl_64", 0 0, L_0x17d0a20;  1 drivers
v0x17cbf70_0 .net *"_ivl_66", 0 0, L_0x17d1cc0;  1 drivers
v0x17cc050_0 .net *"_ivl_68", 0 0, L_0x17d1c50;  1 drivers
v0x17cc130_0 .net *"_ivl_70", 0 0, L_0x17d1db0;  1 drivers
v0x17cc210_0 .net *"_ivl_72", 0 0, L_0x17d1f60;  1 drivers
v0x17cc2f0_0 .net *"_ivl_74", 0 0, L_0x17d1e50;  1 drivers
v0x17cc3d0_0 .net *"_ivl_76", 0 0, L_0x17d2120;  1 drivers
v0x17cc4b0_0 .net *"_ivl_78", 0 0, L_0x17d22d0;  1 drivers
v0x17cc590_0 .net *"_ivl_8", 0 0, L_0x17cfc20;  1 drivers
v0x17cc670_0 .net *"_ivl_80", 0 0, L_0x17d21c0;  1 drivers
v0x17cc750_0 .net *"_ivl_82", 0 0, L_0x17d24a0;  1 drivers
v0x17cc830_0 .net *"_ivl_84", 0 0, L_0x17d2640;  1 drivers
v0x17cc910_0 .net *"_ivl_86", 0 0, L_0x17d27a0;  1 drivers
v0x17cc9f0_0 .net *"_ivl_88", 0 0, L_0x17d28e0;  1 drivers
v0x17ccad0_0 .net *"_ivl_90", 0 0, L_0x17d26e0;  1 drivers
v0x17ccbb0_0 .net *"_ivl_92", 0 0, L_0x17d2a70;  1 drivers
v0x17ccc90_0 .net *"_ivl_94", 0 0, L_0x17d2510;  1 drivers
v0x17ccd70_0 .net *"_ivl_96", 0 0, L_0x17d2ee0;  1 drivers
v0x17cce50_0 .net *"_ivl_98", 0 0, L_0x17d3190;  1 drivers
v0x17ccf30_0 .net "a", 0 0, v0x17c9090_0;  alias, 1 drivers
v0x17ccfd0_0 .net "b", 0 0, v0x17c9130_0;  alias, 1 drivers
v0x17cd0c0_0 .net "c", 0 0, v0x17c91d0_0;  alias, 1 drivers
v0x17cd1b0_0 .net "d", 0 0, v0x17c9310_0;  alias, 1 drivers
v0x17cd2a0_0 .net "out_pos", 0 0, L_0x17d3490;  alias, 1 drivers
v0x17cd360_0 .net "out_sop", 0 0, L_0x17d19e0;  alias, 1 drivers
L_0x17d0a20 .arith/sum 1, v0x17c9090_0, v0x17c9130_0;
L_0x17d1cc0 .arith/sum 1, L_0x17d0a20, v0x17c91d0_0;
L_0x17d1db0 .arith/sum 1, L_0x17d1cc0, L_0x17d1c50;
L_0x17d1f60 .arith/sum 1, v0x17c9090_0, v0x17c9130_0;
L_0x17d2120 .arith/sum 1, L_0x17d1f60, L_0x17d1e50;
L_0x17d22d0 .arith/sum 1, L_0x17d2120, v0x17c9310_0;
L_0x17d2640 .arith/sum 1, v0x17c9090_0, L_0x17d24a0;
L_0x17d27a0 .arith/sum 1, L_0x17d2640, v0x17c91d0_0;
L_0x17d28e0 .arith/sum 1, L_0x17d27a0, v0x17c9310_0;
L_0x17d2510 .arith/sum 1, L_0x17d2a70, v0x17c9130_0;
L_0x17d2ee0 .arith/sum 1, L_0x17d2510, v0x17c91d0_0;
L_0x17d3190 .arith/sum 1, L_0x17d2ee0, v0x17c9310_0;
L_0x17d39e0 .arith/sum 1, L_0x17d35a0, L_0x17d3970;
L_0x17d3cf0 .arith/sum 1, L_0x17d39e0, L_0x17d3a80;
L_0x17d3f20 .arith/sum 1, L_0x17d3cf0, v0x17c9310_0;
S_0x17cd4e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x177b950;
 .timescale -12 -12;
E_0x17629f0 .event anyedge, v0x17ce2d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17ce2d0_0;
    %nor/r;
    %assign/vec4 v0x17ce2d0_0, 0;
    %wait E_0x17629f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17c8560;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17c9400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17c94a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17c8560;
T_4 ;
    %wait E_0x177a130;
    %load/vec4 v0x17c9540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17c9400_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17c8560;
T_5 ;
    %wait E_0x1779fd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c9310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c91d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c9130_0, 0;
    %assign/vec4 v0x17c9090_0, 0;
    %wait E_0x1779fd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c9310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c91d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c9130_0, 0;
    %assign/vec4 v0x17c9090_0, 0;
    %wait E_0x1779fd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c9310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c91d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c9130_0, 0;
    %assign/vec4 v0x17c9090_0, 0;
    %wait E_0x1779fd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c9310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c91d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c9130_0, 0;
    %assign/vec4 v0x17c9090_0, 0;
    %wait E_0x1779fd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c9310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c91d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c9130_0, 0;
    %assign/vec4 v0x17c9090_0, 0;
    %wait E_0x1779fd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c9310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c91d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c9130_0, 0;
    %assign/vec4 v0x17c9090_0, 0;
    %wait E_0x1779fd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c9310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c91d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c9130_0, 0;
    %assign/vec4 v0x17c9090_0, 0;
    %wait E_0x1779fd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c9310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c91d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c9130_0, 0;
    %assign/vec4 v0x17c9090_0, 0;
    %wait E_0x1779fd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c9310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c91d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c9130_0, 0;
    %assign/vec4 v0x17c9090_0, 0;
    %wait E_0x1779fd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c9310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c91d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c9130_0, 0;
    %assign/vec4 v0x17c9090_0, 0;
    %wait E_0x1779fd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c9310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c91d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c9130_0, 0;
    %assign/vec4 v0x17c9090_0, 0;
    %wait E_0x1779fd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c9310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c91d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c9130_0, 0;
    %assign/vec4 v0x17c9090_0, 0;
    %wait E_0x1779fd0;
    %load/vec4 v0x17c9400_0;
    %store/vec4 v0x17c94a0_0, 0, 1;
    %fork t_1, S_0x17c8890;
    %jmp t_0;
    .scope S_0x17c8890;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17c8ad0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17c8ad0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1779fd0;
    %load/vec4 v0x17c8ad0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17c9310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c91d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c9130_0, 0;
    %assign/vec4 v0x17c9090_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17c8ad0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17c8ad0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17c8560;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x177a130;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17c9310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c91d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c9130_0, 0;
    %assign/vec4 v0x17c9090_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17c9400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17c94a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x177b950;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17cde70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ce2d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x177b950;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17cde70_0;
    %inv;
    %store/vec4 v0x17cde70_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x177b950;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17c9270_0, v0x17ce440_0, v0x17cdc90_0, v0x17cdd30_0, v0x17cddd0_0, v0x17cdf10_0, v0x17ce190_0, v0x17ce0f0_0, v0x17ce050_0, v0x17cdfb0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x177b950;
T_9 ;
    %load/vec4 v0x17ce230_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17ce230_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17ce230_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17ce230_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17ce230_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17ce230_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17ce230_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17ce230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17ce230_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17ce230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x177b950;
T_10 ;
    %wait E_0x177a130;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17ce230_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ce230_0, 4, 32;
    %load/vec4 v0x17ce370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17ce230_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ce230_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17ce230_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ce230_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17ce190_0;
    %load/vec4 v0x17ce190_0;
    %load/vec4 v0x17ce0f0_0;
    %xor;
    %load/vec4 v0x17ce190_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17ce230_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ce230_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17ce230_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ce230_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17ce050_0;
    %load/vec4 v0x17ce050_0;
    %load/vec4 v0x17cdfb0_0;
    %xor;
    %load/vec4 v0x17ce050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17ce230_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ce230_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17ce230_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ce230_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/ece241_2013_q2/iter1/response1/top_module.sv";
