<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `zircon-object/src/dev/pci/config.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>config.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../storage.js"></script><script defer src="../../../../source-script.js"></script><script defer src="../../../../source-files.js"></script><script defer src="../../../../main.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../../zircon_object/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../../../zircon_object/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../../zircon_object/index.html"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
</pre><pre class="rust"><code><span class="kw">use</span> <span class="ident"><span class="kw">super</span>::pmio</span>::{<span class="ident">pmio_config_read_addr</span>, <span class="ident">pmio_config_write_addr</span>};
<span class="kw">use</span> <span class="ident"><span class="kw">super</span>::PciAddrSpace</span>;
<span class="kw">use</span> <span class="ident">numeric_enum_macro::numeric_enum</span>;

<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">PciConfig</span> {
    <span class="kw">pub</span> <span class="ident">addr_space</span>: <span class="ident">PciAddrSpace</span>,
    <span class="kw">pub</span> <span class="ident">base</span>: <span class="ident">usize</span>,
}

<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">unsafe_code</span>)]</span>
<span class="kw">impl</span> <span class="ident">PciConfig</span> {
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read8_offset</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">offset</span>: <span class="ident">usize</span>) -&gt; <span class="ident">u8</span> {
        <span class="macro">trace!</span>(<span class="string">&quot;read8 @ {:#x?}&quot;</span>, <span class="ident">offset</span>);
        <span class="kw">match</span> <span class="self">self</span>.<span class="ident">addr_space</span> {
            <span class="ident">PciAddrSpace::MMIO</span> =&gt; <span class="kw">unsafe</span> { <span class="ident">u8::from_le</span>(<span class="kw-2">*</span>(<span class="ident">offset</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">u8</span>)) },
            <span class="ident">PciAddrSpace::PIO</span> =&gt; <span class="ident">pmio_config_read_addr</span>(<span class="ident">offset</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="number">8</span>).<span class="ident">unwrap</span>() <span class="kw">as</span> <span class="ident">u8</span>,
        }
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read16_offset</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">usize</span>) -&gt; <span class="ident">u16</span> {
        <span class="macro">trace!</span>(<span class="string">&quot;read16 @ {:#x?}&quot;</span>, <span class="ident">addr</span>);
        <span class="kw">match</span> <span class="self">self</span>.<span class="ident">addr_space</span> {
            <span class="ident">PciAddrSpace::MMIO</span> =&gt; <span class="kw">unsafe</span> { <span class="ident">u16::from_le</span>(<span class="kw-2">*</span>(<span class="ident">addr</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">u16</span>)) },
            <span class="ident">PciAddrSpace::PIO</span> =&gt; <span class="ident">pmio_config_read_addr</span>(<span class="ident">addr</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="number">16</span>).<span class="ident">unwrap</span>() <span class="kw">as</span> <span class="ident">u16</span>,
        }
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read32_offset</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">usize</span>) -&gt; <span class="ident">u32</span> {
        <span class="macro">trace!</span>(<span class="string">&quot;read32 @ {:#x?}&quot;</span>, <span class="ident">addr</span>);
        <span class="kw">match</span> <span class="self">self</span>.<span class="ident">addr_space</span> {
            <span class="ident">PciAddrSpace::MMIO</span> =&gt; <span class="kw">unsafe</span> { <span class="ident">u32::from_le</span>(<span class="kw-2">*</span>(<span class="ident">addr</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">u32</span>)) },
            <span class="ident">PciAddrSpace::PIO</span> =&gt; <span class="ident">pmio_config_read_addr</span>(<span class="ident">addr</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="number">32</span>).<span class="ident">unwrap</span>(),
        }
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read8</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">PciReg8</span>) -&gt; <span class="ident">u8</span> {
        <span class="self">self</span>.<span class="ident">read8_offset</span>(<span class="self">self</span>.<span class="ident">base</span> <span class="op">+</span> <span class="ident">addr</span> <span class="kw">as</span> <span class="ident">usize</span>)
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read8_</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">usize</span>) -&gt; <span class="ident">u8</span> {
        <span class="self">self</span>.<span class="ident">read8_offset</span>(<span class="self">self</span>.<span class="ident">base</span> <span class="op">+</span> <span class="ident">addr</span>)
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read16</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">PciReg16</span>) -&gt; <span class="ident">u16</span> {
        <span class="self">self</span>.<span class="ident">read16_offset</span>(<span class="self">self</span>.<span class="ident">base</span> <span class="op">+</span> <span class="ident">addr</span> <span class="kw">as</span> <span class="ident">usize</span>)
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read16_</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">usize</span>) -&gt; <span class="ident">u16</span> {
        <span class="self">self</span>.<span class="ident">read16_offset</span>(<span class="self">self</span>.<span class="ident">base</span> <span class="op">+</span> <span class="ident">addr</span>)
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read32</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">PciReg32</span>) -&gt; <span class="ident">u32</span> {
        <span class="self">self</span>.<span class="ident">read32_offset</span>(<span class="self">self</span>.<span class="ident">base</span> <span class="op">+</span> <span class="ident">addr</span> <span class="kw">as</span> <span class="ident">usize</span>)
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read32_</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">usize</span>) -&gt; <span class="ident">u32</span> {
        <span class="self">self</span>.<span class="ident">read32_offset</span>(<span class="self">self</span>.<span class="ident">base</span> <span class="op">+</span> <span class="ident">addr</span>)
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read_bar</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">bar_</span>: <span class="ident">usize</span>) -&gt; <span class="ident">u32</span> {
        <span class="self">self</span>.<span class="ident">read32_offset</span>(<span class="self">self</span>.<span class="ident">base</span> <span class="op">+</span> <span class="ident">PciReg32::BARBase</span> <span class="kw">as</span> <span class="ident">usize</span> <span class="op">+</span> <span class="ident">bar_</span> <span class="op">*</span> <span class="number">4</span>)
    }

    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write8_offset</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">usize</span>, <span class="ident">val</span>: <span class="ident">u8</span>) {
        <span class="kw">match</span> <span class="self">self</span>.<span class="ident">addr_space</span> {
            <span class="ident">PciAddrSpace::MMIO</span> =&gt; <span class="kw">unsafe</span> { <span class="kw-2">*</span>(<span class="ident">addr</span> <span class="kw">as</span> <span class="kw-2">*mut</span> <span class="ident">u8</span>) <span class="op">=</span> <span class="ident">val</span> },
            <span class="ident">PciAddrSpace::PIO</span> =&gt; <span class="ident">pmio_config_write_addr</span>(<span class="ident">addr</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">val</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="number">8</span>).<span class="ident">unwrap</span>(),
        }
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write16_offset</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">usize</span>, <span class="ident">val</span>: <span class="ident">u16</span>) {
        <span class="macro">trace!</span>(
            <span class="string">&quot;write16 @ {:#x?}, addr_space = {:#x?}&quot;</span>,
            <span class="ident">addr</span>,
            <span class="self">self</span>.<span class="ident">addr_space</span>
        );
        <span class="kw">match</span> <span class="self">self</span>.<span class="ident">addr_space</span> {
            <span class="ident">PciAddrSpace::MMIO</span> =&gt; <span class="kw">unsafe</span> { <span class="kw-2">*</span>(<span class="ident">addr</span> <span class="kw">as</span> <span class="kw-2">*mut</span> <span class="ident">u16</span>) <span class="op">=</span> <span class="ident">val</span> },
            <span class="ident">PciAddrSpace::PIO</span> =&gt; <span class="ident">pmio_config_write_addr</span>(<span class="ident">addr</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">val</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="number">16</span>).<span class="ident">unwrap</span>(),
        }
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write32_offset</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">usize</span>, <span class="ident">val</span>: <span class="ident">u32</span>) {
        <span class="kw">match</span> <span class="self">self</span>.<span class="ident">addr_space</span> {
            <span class="ident">PciAddrSpace::MMIO</span> =&gt; <span class="kw">unsafe</span> { <span class="kw-2">*</span>(<span class="ident">addr</span> <span class="kw">as</span> <span class="kw-2">*mut</span> <span class="ident">u32</span>) <span class="op">=</span> <span class="ident">val</span> },
            <span class="ident">PciAddrSpace::PIO</span> =&gt; <span class="ident">pmio_config_write_addr</span>(<span class="ident">addr</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">val</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="number">32</span>).<span class="ident">unwrap</span>(),
        }
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write8</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">PciReg8</span>, <span class="ident">val</span>: <span class="ident">u8</span>) {
        <span class="self">self</span>.<span class="ident">write8_offset</span>(<span class="self">self</span>.<span class="ident">base</span> <span class="op">+</span> <span class="ident">addr</span> <span class="kw">as</span> <span class="ident">usize</span>, <span class="ident">val</span>)
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write16</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">PciReg16</span>, <span class="ident">val</span>: <span class="ident">u16</span>) {
        <span class="self">self</span>.<span class="ident">write16_offset</span>(<span class="self">self</span>.<span class="ident">base</span> <span class="op">+</span> <span class="ident">addr</span> <span class="kw">as</span> <span class="ident">usize</span>, <span class="ident">val</span>)
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write16_</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">usize</span>, <span class="ident">val</span>: <span class="ident">u16</span>) {
        <span class="self">self</span>.<span class="ident">write16_offset</span>(<span class="self">self</span>.<span class="ident">base</span> <span class="op">+</span> <span class="ident">addr</span>, <span class="ident">val</span>)
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write32</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">PciReg32</span>, <span class="ident">val</span>: <span class="ident">u32</span>) {
        <span class="self">self</span>.<span class="ident">write32_offset</span>(<span class="self">self</span>.<span class="ident">base</span> <span class="op">+</span> <span class="ident">addr</span> <span class="kw">as</span> <span class="ident">usize</span>, <span class="ident">val</span>)
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write32_</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">usize</span>, <span class="ident">val</span>: <span class="ident">u32</span>) {
        <span class="self">self</span>.<span class="ident">write32_offset</span>(<span class="self">self</span>.<span class="ident">base</span> <span class="op">+</span> <span class="ident">addr</span>, <span class="ident">val</span>)
    }
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write_bar</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">bar_</span>: <span class="ident">usize</span>, <span class="ident">val</span>: <span class="ident">u32</span>) {
        <span class="self">self</span>.<span class="ident">write32_offset</span>(<span class="self">self</span>.<span class="ident">base</span> <span class="op">+</span> <span class="ident">PciReg32::BARBase</span> <span class="kw">as</span> <span class="ident">usize</span> <span class="op">+</span> <span class="ident">bar_</span> <span class="op">*</span> <span class="number">4</span>, <span class="ident">val</span>)
    }
}

<span class="macro">numeric_enum!</span> {
    <span class="attribute">#[<span class="ident">repr</span>(<span class="ident">usize</span>)]</span>
    <span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">PciReg8</span> {
        <span class="comment">// standard</span>
        <span class="ident">RevisionId</span> <span class="op">=</span> <span class="number">0x8</span>,
        <span class="ident">ProgramInterface</span> <span class="op">=</span> <span class="number">0x9</span>,
        <span class="ident">SubClass</span> <span class="op">=</span> <span class="number">0xA</span>,
        <span class="ident">BaseClass</span> <span class="op">=</span> <span class="number">0xB</span>,
        <span class="ident">CacheLineSize</span> <span class="op">=</span> <span class="number">0xC</span>,
        <span class="ident">LatencyTimer</span> <span class="op">=</span> <span class="number">0xD</span>,
        <span class="ident">HeaderType</span> <span class="op">=</span> <span class="number">0xE</span>,
        <span class="ident">Bist</span> <span class="op">=</span> <span class="number">0xF</span>,

        <span class="comment">// bridge</span>
        <span class="ident">PrimaryBusId</span> <span class="op">=</span> <span class="number">0x18</span>,
        <span class="ident">SecondaryBusId</span> <span class="op">=</span> <span class="number">0x19</span>,
        <span class="ident">SubordinateBusId</span> <span class="op">=</span> <span class="number">0x1A</span>,
        <span class="ident">SecondaryLatencyTimer</span> <span class="op">=</span> <span class="number">0x1B</span>,
        <span class="ident">IoBase</span> <span class="op">=</span> <span class="number">0x1C</span>,
        <span class="ident">IoLimit</span> <span class="op">=</span> <span class="number">0x1D</span>,
        <span class="ident">CapabilitiesPtr</span> <span class="op">=</span> <span class="number">0x34</span>,
        <span class="ident">InterruptLine</span> <span class="op">=</span> <span class="number">0x3C</span>,
        <span class="ident">InterruptPin</span> <span class="op">=</span> <span class="number">0x3D</span>,
        <span class="ident">MinGrant</span> <span class="op">=</span> <span class="number">0x3E</span>,
        <span class="ident">MaxLatency</span> <span class="op">=</span> <span class="number">0x3F</span>,
    }
}
<span class="macro">numeric_enum!</span> {
    <span class="attribute">#[<span class="ident">repr</span>(<span class="ident">usize</span>)]</span>
    <span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">PciReg16</span> {
        <span class="comment">// standard</span>
        <span class="ident">VendorId</span> <span class="op">=</span> <span class="number">0x0</span>,
        <span class="ident">DeviceId</span> <span class="op">=</span> <span class="number">0x2</span>,
        <span class="ident">Command</span> <span class="op">=</span> <span class="number">0x4</span>,
        <span class="ident">Status</span> <span class="op">=</span> <span class="number">0x6</span>,

        <span class="comment">// bridge</span>
        <span class="ident">SecondaryStatus</span> <span class="op">=</span> <span class="number">0x1E</span>,
        <span class="ident">MemoryBase</span> <span class="op">=</span> <span class="number">0x20</span>,
        <span class="ident">MemoryLimit</span> <span class="op">=</span> <span class="number">0x22</span>,
        <span class="ident">PrefetchableMemoryBase</span> <span class="op">=</span> <span class="number">0x24</span>,
        <span class="ident">PrefetchableMemoryLimit</span> <span class="op">=</span> <span class="number">0x26</span>,
        <span class="ident">IoBaseUpper</span> <span class="op">=</span> <span class="number">0x30</span>,
        <span class="ident">IoLimitUpper</span> <span class="op">=</span> <span class="number">0x32</span>,
        <span class="ident">BridgeControl</span> <span class="op">=</span> <span class="number">0x3E</span>,
    }
}
<span class="macro">numeric_enum!</span> {
    <span class="attribute">#[<span class="ident">repr</span>(<span class="ident">usize</span>)]</span>
    <span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">PciReg32</span> {
        <span class="comment">// standard</span>
        <span class="ident">BARBase</span> <span class="op">=</span> <span class="number">0x10</span>,

        <span class="comment">// bridge</span>
        <span class="ident">PrefetchableMemoryBaseUpper</span> <span class="op">=</span> <span class="number">0x28</span>,
        <span class="ident">PrefetchableMemoryLimitUpper</span> <span class="op">=</span> <span class="number">0x2C</span>,
        <span class="ident">BridgeExpansionRomAddress</span> <span class="op">=</span> <span class="number">0x38</span>,
    }
}

<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PCIE_BASE_CONFIG_SIZE</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">256</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">PCIE_EXTENDED_CONFIG_SIZE</span>: <span class="ident">usize</span> <span class="op">=</span> <span class="number">4096</span>;
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="zircon_object" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0-nightly (f6f9d5e73 2022-08-04)" ></div></body></html>