Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 28 16:51:11 2023
| Host         : Tsunami running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file top_image_bus_skew_routed.rpt -pb top_image_bus_skew_routed.pb -rpx top_image_bus_skew_routed.rpx
| Design       : top_image
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   26        [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow             10.000       1.401      8.599
2   28        [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]}]]
                                              [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]]
                                                                              Slow             10.000       1.203      8.797
3   30        [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]}]]
                                              [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]]
                                                                              Slow             10.000       1.063      8.937
4   32        [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow             10.000       1.466      8.534


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 10.000
Requirement: 10.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out3_clk_wiz_0    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         1.401      8.599


Slack (MET) :             8.599ns  (requirement - actual skew)
  Endpoint Source:        uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0)
  Reference Source:       uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    3.761ns
  Reference Relative Delay:   2.260ns
  Relative CRPR:              0.413ns
  Uncertainty:                0.313ns
  Actual Bus Skew:            1.401ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    uut_clk_wiz_0/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  uut_clk_wiz_0/inst/clkout5_buf/O
                         net (fo=63, routed)          1.585    -0.865    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[1]
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.777 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.228     0.451    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.127     0.578 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.774     1.352    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.322    -1.971 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.666    -0.304    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.208 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5237, routed)        1.552     1.344    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X43Y53         FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.419     1.763 r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.644     2.406    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X43Y49         FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.612 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.025    uut_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  uut_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=150, routed)         1.448    -1.485    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y49         FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.399    -1.086    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)       -0.268    -1.354    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.406    
                         clock arrival                         -1.354    
  -------------------------------------------------------------------
                         relative delay                         3.761    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    -4.612 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    -3.025    uut_clk_wiz_0/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  uut_clk_wiz_0/inst/clkout5_buf/O
                         net (fo=63, routed)          1.467    -1.467    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[1]
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    -1.384 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.153    -0.231    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    -0.150 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.735     0.585    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.120    -2.535 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.587    -0.948    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.857 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5237, routed)        1.433     0.576    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X37Y52         FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.367     0.943 r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.251     1.194    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X38Y52         FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    uut_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  uut_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=150, routed)         1.554    -0.896    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y52         FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.399    -1.295    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.230    -1.065    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           1.194    
                         clock arrival                         -1.065    
  -------------------------------------------------------------------
                         relative delay                         2.260    



Id: 2
set_bus_skew -from [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]}]] -to [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]] 10.000
Requirement: 10.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_clk_wiz_0    clk_pll_i             uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                                                                                                            Slow         1.203      8.797


Slack (MET) :             8.797ns  (requirement - actual skew)
  Endpoint Source:        uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0)
  Endpoint Destination:   uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0)
  Reference Destination:  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -0.683ns
  Reference Relative Delay:  -1.989ns
  Relative CRPR:              0.334ns
  Uncertainty:                0.230ns
  Actual Bus Skew:            1.203ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    uut_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  uut_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=150, routed)         1.567    -0.883    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X42Y49         FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.450     0.045    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X36Y49         FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    -4.612 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    -3.025    uut_clk_wiz_0/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  uut_clk_wiz_0/inst/clkout5_buf/O
                         net (fo=63, routed)          1.467    -1.467    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[1]
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    -1.384 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.153    -0.231    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    -0.150 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.735     0.585    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.120    -2.535 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.587    -0.948    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.857 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5237, routed)        1.449     0.593    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X36Y49         FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.399     0.992    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.264     0.728    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           0.045    
                         clock arrival                          0.728    
  -------------------------------------------------------------------
                         relative delay                        -0.683    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.612 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.025    uut_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  uut_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=150, routed)         1.436    -1.498    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X37Y51         FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.367    -1.131 r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.255    -0.876    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X37Y50         FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    uut_clk_wiz_0/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  uut_clk_wiz_0/inst/clkout5_buf/O
                         net (fo=63, routed)          1.585    -0.865    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[1]
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.777 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.228     0.451    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.127     0.578 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.774     1.352    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.322    -1.971 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.666    -0.304    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.208 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5237, routed)        1.552     1.344    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y50         FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                         clock pessimism             -0.399     0.945    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.169     1.114    uut_M_ddr3_cache/uut_fifo_ddr3_read/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         data arrival                          -0.876    
                         clock arrival                          1.114    
  -------------------------------------------------------------------
                         relative delay                        -1.989    



Id: 3
set_bus_skew -from [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]}]] -to [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]] 10.000
Requirement: 10.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clk_wiz_0    clk_pll_i             uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                                                                                                            Slow         1.063      8.937


Slack (MET) :             8.937ns  (requirement - actual skew)
  Endpoint Source:        uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0)
  Endpoint Destination:   uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0)
  Reference Destination:  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -0.620ns
  Reference Relative Delay:  -1.945ns
  Relative CRPR:              0.493ns
  Uncertainty:                0.231ns
  Actual Bus Skew:            1.063ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    uut_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  uut_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=127, routed)         1.635    -0.815    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y45          FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.419    -0.396 r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.574     0.178    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X4Y44          FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    -4.612 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    -3.025    uut_clk_wiz_0/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  uut_clk_wiz_0/inst/clkout5_buf/O
                         net (fo=63, routed)          1.467    -1.467    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[1]
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    -1.384 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.153    -0.231    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    -0.150 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.735     0.585    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.120    -2.535 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.587    -0.948    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.857 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5237, routed)        1.520     0.664    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y44          FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.399     1.063    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)       -0.265     0.798    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           0.178    
                         clock arrival                          0.798    
  -------------------------------------------------------------------
                         relative delay                        -0.620    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    uut_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  uut_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=127, routed)         1.519    -1.414    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y44          FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.337    -1.077 r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.259    -0.819    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X2Y43          FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    uut_clk_wiz_0/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  uut_clk_wiz_0/inst/clkout5_buf/O
                         net (fo=63, routed)          1.585    -0.865    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[1]
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.777 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.228     0.451    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.127     0.578 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.774     1.352    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.322    -1.971 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.666    -0.304    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.208 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5237, routed)        1.640     1.432    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y43          FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                         clock pessimism             -0.399     1.033    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.093     1.126    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         data arrival                          -0.819    
                         clock arrival                          1.126    
  -------------------------------------------------------------------
                         relative delay                        -1.945    



Id: 4
set_bus_skew -from [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 10.000
Requirement: 10.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             clk_out2_clk_wiz_0    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                                                            Slow         1.466      8.534


Slack (MET) :             8.534ns  (requirement - actual skew)
  Endpoint Source:        uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0)
  Reference Source:       uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    3.979ns
  Reference Relative Delay:   2.330ns
  Relative CRPR:              0.506ns
  Uncertainty:                0.323ns
  Actual Bus Skew:            1.466ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.965    -4.213 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.666    -2.546    uut_clk_wiz_0/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  uut_clk_wiz_0/inst/clkout5_buf/O
                         net (fo=63, routed)          1.585    -0.865    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[1]
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.777 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.228     0.451    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.127     0.578 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.774     1.352    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.322    -1.971 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.666    -0.304    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.208 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5237, routed)        1.637     1.429    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X6Y44          FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.478     1.907 r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.830     2.737    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X6Y43          FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.612 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.025    uut_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  uut_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=127, routed)         1.517    -1.416    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X6Y43          FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.399    -1.017    
    SLICE_X6Y43          FDRE (Setup_fdre_C_D)       -0.224    -1.241    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.737    
                         clock arrival                         -1.241    
  -------------------------------------------------------------------
                         relative delay                         3.979    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.610    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.221    -4.612 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.587    -3.025    uut_clk_wiz_0/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.934 r  uut_clk_wiz_0/inst/clkout5_buf/O
                         net (fo=63, routed)          1.467    -1.467    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[1]
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    -1.384 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.153    -0.231    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    -0.150 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.735     0.585    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.120    -2.535 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.587    -0.948    uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.857 r  uut_M_ddr3_cache/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5237, routed)        1.520     0.664    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y44          FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.367     1.031 r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.258     1.289    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X3Y44          FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    uut_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  uut_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    uut_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  uut_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    uut_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  uut_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=127, routed)         1.638    -0.812    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y44          FDRE                                         r  uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism             -0.399    -1.211    
    SLICE_X3Y44          FDRE (Hold_fdre_C_D)         0.170    -1.041    uut_M_ddr3_cache/uut_fifo_ddr3_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                           1.289    
                         clock arrival                         -1.041    
  -------------------------------------------------------------------
                         relative delay                         2.330    



