<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NUC472_NUC442_BSP: SPI Exported Functions</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">NUC472_NUC442_BSP<span id="projectnumber">&#160;V3.03.005</span>
   </div>
   <div id="projectbrief">The Board Support Package for NUC472/NUC442</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">SPI Exported Functions<div class="ingroups"><a class="el" href="../../d1/d17/group___n_u_c472__442___device___driver.html">NUC472/NUC442 Device Driver</a> &raquo; <a class="el" href="../../d3/dce/group___n_u_c472__442___s_p_i___driver.html">SPI Driver</a> &raquo; <a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html">SPI Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for SPI Exported Functions:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.png" border="0" usemap="#ad3_2d2d_2group______n__u__c472____442______s__p__i______e__x__p__o__r__t__e__d______f__u__n__c__t__i__o__n__s" alt=""/></div>
<map name="ad3_2d2d_2group______n__u__c472____442______s__p__i______e__x__p__o__r__t__e__d______f__u__n__c__t__i__o__n__s" id="ad3_2d2d_2group______n__u__c472____442______s__p__i______e__x__p__o__r__t__e__d______f__u__n__c__t__i__o__n__s">
<area shape="rect" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html" title=" " alt="" coords="5,5,168,31"/>
<area shape="rect" title=" " alt="" coords="216,5,376,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa6479b7bb95a586115626ae1ff5c9b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa6479b7bb95a586115626ae1ff5c9b8a">SPI_SET_SLAVE_TIMEOUT_PERIOD</a>(spi,  u32TimeoutPeriod)</td></tr>
<tr class="memdesc:gaa6479b7bb95a586115626ae1ff5c9b8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set time out period for slave.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa6479b7bb95a586115626ae1ff5c9b8a">More...</a><br /></td></tr>
<tr class="separator:gaa6479b7bb95a586115626ae1ff5c9b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3746843588be2e44385ffabacefa629e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3746843588be2e44385ffabacefa629e">SPI_ENABLE_TIMEOUT_FIFO_CLEAR</a>(spi)</td></tr>
<tr class="memdesc:ga3746843588be2e44385ffabacefa629e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable time out clear function for FIFO mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3746843588be2e44385ffabacefa629e">More...</a><br /></td></tr>
<tr class="separator:ga3746843588be2e44385ffabacefa629e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15db8690ecae12ec729cdb21d7a3971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf15db8690ecae12ec729cdb21d7a3971">SPI_DISABLE_TIMEOUT_FIFO_CLEAR</a>(spi)</td></tr>
<tr class="memdesc:gaf15db8690ecae12ec729cdb21d7a3971"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable time out clear function for FIFO mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf15db8690ecae12ec729cdb21d7a3971">More...</a><br /></td></tr>
<tr class="separator:gaf15db8690ecae12ec729cdb21d7a3971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b4af89abb8646e5d6cf2456a2ce9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7b4af89abb8646e5d6cf2456a2ce9b8">SPI_SET_TX_UNDERRUN_DATA_LOW</a>(spi)</td></tr>
<tr class="memdesc:gae7b4af89abb8646e5d6cf2456a2ce9b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set data out signal to low (0) if transmit under-run occurs.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7b4af89abb8646e5d6cf2456a2ce9b8">More...</a><br /></td></tr>
<tr class="separator:gae7b4af89abb8646e5d6cf2456a2ce9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28273e506eba09d25a5ec7a9c77a1263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga28273e506eba09d25a5ec7a9c77a1263">SPI_SET_TX_UNDERRUN_DATA_HIGH</a>(spi)</td></tr>
<tr class="memdesc:ga28273e506eba09d25a5ec7a9c77a1263"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set data out signal to high (1) if transmit under-run occurs.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga28273e506eba09d25a5ec7a9c77a1263">More...</a><br /></td></tr>
<tr class="separator:ga28273e506eba09d25a5ec7a9c77a1263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa427c018cf4653aed80691d5b180deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa427c018cf4653aed80691d5b180deb">SPI_GET_STATUS</a>(spi)</td></tr>
<tr class="memdesc:gafa427c018cf4653aed80691d5b180deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the status flags.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa427c018cf4653aed80691d5b180deb">More...</a><br /></td></tr>
<tr class="separator:gafa427c018cf4653aed80691d5b180deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc919e1780ef049f97d3b4def65e05f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">SPI_CLR_UNIT_TRANS_INT_FLAG</a>(spi)</td></tr>
<tr class="memdesc:gafc919e1780ef049f97d3b4def65e05f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the unit transfer interrupt flag.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafc919e1780ef049f97d3b4def65e05f9">More...</a><br /></td></tr>
<tr class="separator:gafc919e1780ef049f97d3b4def65e05f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga95240de57d0c033276e43bdc5b6b9dcc">SPI_DISABLE_3WIRE_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable slave 3-wire mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga95240de57d0c033276e43bdc5b6b9dcc">More...</a><br /></td></tr>
<tr class="separator:ga95240de57d0c033276e43bdc5b6b9dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0ca327c37cb730cbd0b6aa4db7f980b5">SPI_ENABLE_3WIRE_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable slave 3-wire mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0ca327c37cb730cbd0b6aa4db7f980b5">More...</a><br /></td></tr>
<tr class="separator:ga0ca327c37cb730cbd0b6aa4db7f980b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984898177d313359fdd1fcdc0f4bf193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">SPI_GET_RX_FIFO_COUNT</a>(spi)</td></tr>
<tr class="memdesc:ga984898177d313359fdd1fcdc0f4bf193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the count of available data in RX FIFO.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga984898177d313359fdd1fcdc0f4bf193">More...</a><br /></td></tr>
<tr class="separator:ga984898177d313359fdd1fcdc0f4bf193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">SPI_GET_RX_FIFO_EMPTY_FLAG</a>(spi)</td></tr>
<tr class="memdesc:gaaeb40ca921663b20308a0a841ba7ce73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Rx FIFO empty flag.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaaeb40ca921663b20308a0a841ba7ce73">More...</a><br /></td></tr>
<tr class="separator:gaaeb40ca921663b20308a0a841ba7ce73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">SPI_GET_TX_FIFO_EMPTY_FLAG</a>(spi)</td></tr>
<tr class="memdesc:ga3e0bc926739bf60d35df6a774f06cceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Tx FIFO empty flag.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3e0bc926739bf60d35df6a774f06cceb">More...</a><br /></td></tr>
<tr class="separator:ga3e0bc926739bf60d35df6a774f06cceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">SPI_GET_TX_FIFO_FULL_FLAG</a>(spi)</td></tr>
<tr class="memdesc:ga5523e2a8d5469337f2ba5605d57d24de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Tx FIFO full flag.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5523e2a8d5469337f2ba5605d57d24de">More...</a><br /></td></tr>
<tr class="separator:ga5523e2a8d5469337f2ba5605d57d24de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">SPI_READ_RX</a>(spi)</td></tr>
<tr class="memdesc:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the datum read from R0 FIFO.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9eb889294d2c4d5ed1dfd6fad32d836f">More...</a><br /></td></tr>
<tr class="separator:ga9eb889294d2c4d5ed1dfd6fad32d836f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93785c2240ec750938f7763dba9a1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">SPI_WRITE_TX</a>(spi,  u32TxData)</td></tr>
<tr class="memdesc:gab93785c2240ec750938f7763dba9a1b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write datum to TX register.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab93785c2240ec750938f7763dba9a1b2">More...</a><br /></td></tr>
<tr class="separator:gab93785c2240ec750938f7763dba9a1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba43788d26efb956679d14396dafdfa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaba43788d26efb956679d14396dafdfa6">SPI_SET_SS0_HIGH</a>(spi)</td></tr>
<tr class="memdesc:gaba43788d26efb956679d14396dafdfa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS0 pin to high state.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaba43788d26efb956679d14396dafdfa6">More...</a><br /></td></tr>
<tr class="separator:gaba43788d26efb956679d14396dafdfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798c7c672fdce53fcb2c91e584599d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga798c7c672fdce53fcb2c91e584599d06">SPI_SET_SS0_LOW</a>(spi)</td></tr>
<tr class="memdesc:ga798c7c672fdce53fcb2c91e584599d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS0 pin to low state.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga798c7c672fdce53fcb2c91e584599d06">More...</a><br /></td></tr>
<tr class="separator:ga798c7c672fdce53fcb2c91e584599d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78502de4abd548279836b349074b385e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga78502de4abd548279836b349074b385e">SPI_SET_SS1_HIGH</a>(spi)</td></tr>
<tr class="memdesc:ga78502de4abd548279836b349074b385e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS1 pin to high state.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga78502de4abd548279836b349074b385e">More...</a><br /></td></tr>
<tr class="separator:ga78502de4abd548279836b349074b385e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb6dbb4862fba3d9cb283154412f5bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1eb6dbb4862fba3d9cb283154412f5bb">SPI_SET_SS1_LOW</a>(spi)</td></tr>
<tr class="memdesc:ga1eb6dbb4862fba3d9cb283154412f5bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPIn_SS1 pin to low state.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1eb6dbb4862fba3d9cb283154412f5bb">More...</a><br /></td></tr>
<tr class="separator:ga1eb6dbb4862fba3d9cb283154412f5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">SPI_ENABLE_BYTE_REORDER</a>(spi)</td></tr>
<tr class="memdesc:gaa795ff6d2dac96bcc9add693f3446d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable byte reorder function.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa795ff6d2dac96bcc9add693f3446d36">More...</a><br /></td></tr>
<tr class="separator:gaa795ff6d2dac96bcc9add693f3446d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">SPI_DISABLE_BYTE_REORDER</a>(spi)</td></tr>
<tr class="memdesc:ga704f049cd3351d0d0f7130a75ca394bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable byte reorder function.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga704f049cd3351d0d0f7130a75ca394bf">More...</a><br /></td></tr>
<tr class="separator:ga704f049cd3351d0d0f7130a75ca394bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">SPI_SET_SUSPEND_CYCLE</a>(spi,  u32SuspCycle)</td></tr>
<tr class="memdesc:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the length of suspend interval.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga356f36b6fc4c8c03904b3ef0d9ff8660">More...</a><br /></td></tr>
<tr class="separator:ga356f36b6fc4c8c03904b3ef0d9ff8660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950a4385d8641da85456398b268368ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">SPI_SET_LSB_FIRST</a>(spi)</td></tr>
<tr class="memdesc:ga950a4385d8641da85456398b268368ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with LSB first.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga950a4385d8641da85456398b268368ae">More...</a><br /></td></tr>
<tr class="separator:ga950a4385d8641da85456398b268368ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">SPI_SET_MSB_FIRST</a>(spi)</td></tr>
<tr class="memdesc:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI transfer sequence with MSB first.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5cbade2af2ae16ff7b5cd4fd834592cb">More...</a><br /></td></tr>
<tr class="separator:ga5cbade2af2ae16ff7b5cd4fd834592cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09ba12aaae1e080cc39237e340dff96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">SPI_IS_BUSY</a>(spi)</td></tr>
<tr class="memdesc:gab09ba12aaae1e080cc39237e340dff96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI busy state.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab09ba12aaae1e080cc39237e340dff96">More...</a><br /></td></tr>
<tr class="separator:gab09ba12aaae1e080cc39237e340dff96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3a8af4404dca3916553b91766d2adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3b3a8af4404dca3916553b91766d2adf">SPI_TRIGGER</a>(spi)</td></tr>
<tr class="memdesc:ga3b3a8af4404dca3916553b91766d2adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPIEN bit to trigger SPI transfer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3b3a8af4404dca3916553b91766d2adf">More...</a><br /></td></tr>
<tr class="separator:ga3b3a8af4404dca3916553b91766d2adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">SPI_ENABLE</a>(spi)</td></tr>
<tr class="memdesc:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPIEN bit to trigger SPI transfer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2b8b63b52ff1838fa764fa14d9754d7a">More...</a><br /></td></tr>
<tr class="separator:ga2b8b63b52ff1838fa764fa14d9754d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e66bc02d0327c0ce9565f96f31c599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a>(spi)</td></tr>
<tr class="memdesc:ga69e66bc02d0327c0ce9565f96f31c599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI function.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">More...</a><br /></td></tr>
<tr class="separator:ga69e66bc02d0327c0ce9565f96f31c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8f1d37f34c726d1a88c0eaa2fc891078">SPI_DISABLE_DUAL_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI Dual IO function.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8f1d37f34c726d1a88c0eaa2fc891078">More...</a><br /></td></tr>
<tr class="separator:ga8f1d37f34c726d1a88c0eaa2fc891078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ca66437b0ff94b2d52640fb9a02432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12ca66437b0ff94b2d52640fb9a02432">SPI_ENABLE_DUAL_INPUT_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga12ca66437b0ff94b2d52640fb9a02432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Dual IO function and set SPI Dual IO direction to input.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga12ca66437b0ff94b2d52640fb9a02432">More...</a><br /></td></tr>
<tr class="separator:ga12ca66437b0ff94b2d52640fb9a02432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d97a086b74d7c7bd7ab88b92648352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga40d97a086b74d7c7bd7ab88b92648352">SPI_ENABLE_DUAL_OUTPUT_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga40d97a086b74d7c7bd7ab88b92648352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Dual IO function and set SPI Dual IO direction to output.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga40d97a086b74d7c7bd7ab88b92648352">More...</a><br /></td></tr>
<tr class="separator:ga40d97a086b74d7c7bd7ab88b92648352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826e32cd66db71816729cfdd4d5d6c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga826e32cd66db71816729cfdd4d5d6c1d">SPI_DISABLE_QUAD_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga826e32cd66db71816729cfdd4d5d6c1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI Dual IO function.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga826e32cd66db71816729cfdd4d5d6c1d">More...</a><br /></td></tr>
<tr class="separator:ga826e32cd66db71816729cfdd4d5d6c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f7b05bc120059a4122fd89cc082dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0f7b05bc120059a4122fd89cc082dad">SPI_ENABLE_QUAD_INPUT_MODE</a>(spi)</td></tr>
<tr class="memdesc:gaa0f7b05bc120059a4122fd89cc082dad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Quad IO direction to input.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa0f7b05bc120059a4122fd89cc082dad">More...</a><br /></td></tr>
<tr class="separator:gaa0f7b05bc120059a4122fd89cc082dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa042691227fbb23517dd243cee19afcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa042691227fbb23517dd243cee19afcc">SPI_ENABLE_QUAD_OUTPUT_MODE</a>(spi)</td></tr>
<tr class="memdesc:gaa042691227fbb23517dd243cee19afcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Quad IO direction to output.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa042691227fbb23517dd243cee19afcc">More...</a><br /></td></tr>
<tr class="separator:gaa042691227fbb23517dd243cee19afcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">SPI_TRIGGER_RX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger RX PDMA transfer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8b6528bc0f7800dff5dcf54e238e73a0">More...</a><br /></td></tr>
<tr class="separator:ga8b6528bc0f7800dff5dcf54e238e73a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">SPI_TRIGGER_TX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX PDMA transfer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga82e6b47e118d5bf3333e49a77ea5bd11">More...</a><br /></td></tr>
<tr class="separator:ga82e6b47e118d5bf3333e49a77ea5bd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9343d5c5d2dc525ab7fde1c399bd2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaef9343d5c5d2dc525ab7fde1c399bd2c">SPI_TRIGGER_TXRX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:gaef9343d5c5d2dc525ab7fde1c399bd2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX/RX PDMA transfer at the same time.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaef9343d5c5d2dc525ab7fde1c399bd2c">More...</a><br /></td></tr>
<tr class="separator:gaef9343d5c5d2dc525ab7fde1c399bd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">SPI_DISABLE_RX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX PDMA transfer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa4d669ece8661ddfa49d5fc8716dadc1">More...</a><br /></td></tr>
<tr class="separator:gaa4d669ece8661ddfa49d5fc8716dadc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">SPI_DISABLE_TX_PDMA</a>(spi)</td></tr>
<tr class="memdesc:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger TX PDMA transfer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga866db4a52212324cdd89fc9b6d5b1da7">More...</a><br /></td></tr>
<tr class="separator:ga866db4a52212324cdd89fc9b6d5b1da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ab536ad8ae455cc2dd56aeac52c613">SPI_ENABLE_2BIT_MODE</a>(spi)</td></tr>
<tr class="memdesc:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable 2-bit transfer mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae7ab536ad8ae455cc2dd56aeac52c613">More...</a><br /></td></tr>
<tr class="separator:gae7ab536ad8ae455cc2dd56aeac52c613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312aec82fa602a0ac22d24b55b281333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga312aec82fa602a0ac22d24b55b281333">SPI_DISABLE_2BIT_MODE</a>(spi)</td></tr>
<tr class="memdesc:ga312aec82fa602a0ac22d24b55b281333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable 2-bit transfer mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga312aec82fa602a0ac22d24b55b281333">More...</a><br /></td></tr>
<tr class="separator:ga312aec82fa602a0ac22d24b55b281333"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1cace1d20930ddff812b308310ec7353"><td class="memItemLeft" align="right" valign="top">static __INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cace1d20930ddff812b308310ec7353">SPI_SET_DATA_WIDTH</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Width)</td></tr>
<tr class="memdesc:ga1cace1d20930ddff812b308310ec7353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data width of a SPI transaction.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cace1d20930ddff812b308310ec7353">More...</a><br /></td></tr>
<tr class="separator:ga1cace1d20930ddff812b308310ec7353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad923655d26fb14da88c61d4ed0125c44"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:gad923655d26fb14da88c61d4ed0125c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function make SPI module be ready to transfer. By default, the SPI transfer sequence is MSB first and the automatic slave select function is disabled. In Slave mode, the u32BusClock must be NULL and the SPI clock divider setting will be 0.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">More...</a><br /></td></tr>
<tr class="separator:gad923655d26fb14da88c61d4ed0125c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset SPI module and disable SPI peripheral clock.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">More...</a><br /></td></tr>
<tr class="separator:ga8074f716aa1c65ecc93d79062b5d4b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59c481764af06e5512f4416a91c5da2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae59c481764af06e5512f4416a91c5da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Rx FIFO buffer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">More...</a><br /></td></tr>
<tr class="separator:gae59c481764af06e5512f4416a91c5da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c25325aceb6a6ed417055225aff01b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gad1c25325aceb6a6ed417055225aff01b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Tx FIFO buffer.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">More...</a><br /></td></tr>
<tr class="separator:gad1c25325aceb6a6ed417055225aff01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the automatic slave select function.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">More...</a><br /></td></tr>
<tr class="separator:ga58b7eef9f93f8c3d3818d1a4b74f5be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b31f9a751c6e784ad0022bc9155153"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</td></tr>
<tr class="memdesc:ga55b31f9a751c6e784ad0022bc9155153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the automatic slave select function. Only available in Master mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">More...</a><br /></td></tr>
<tr class="separator:ga55b31f9a751c6e784ad0022bc9155153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32BusClock)</td></tr>
<tr class="memdesc:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI bus clock. Only available in Master mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">More...</a><br /></td></tr>
<tr class="separator:ga7cee248bcbe05dfae8ab8b3bf89e8f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151f9e339544bb0a301b05f135cace18"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga151f9e339544bb0a301b05f135cace18">SPI_SetFIFOThreshold</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</td></tr>
<tr class="memdesc:ga151f9e339544bb0a301b05f135cace18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Tx FIFO threshold and Rx FIFO threshold configurations.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga151f9e339544bb0a301b05f135cace18">More...</a><br /></td></tr>
<tr class="separator:ga151f9e339544bb0a301b05f135cace18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a43e332cf4de4b416980eeab502d07"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi)</td></tr>
<tr class="memdesc:gae3a43e332cf4de4b416980eeab502d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual frequency of SPI bus clock. Only available in Master mode.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">More...</a><br /></td></tr>
<tr class="separator:gae3a43e332cf4de4b416980eeab502d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO related interrupts specified by u32Mask parameter.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">More...</a><br /></td></tr>
<tr class="separator:ga3d27a219e6d7e2c767775a2ed26fbc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a> (<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</td></tr>
<tr class="memdesc:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFO related interrupts specified by u32Mask parameter.  <a href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">More...</a><br /></td></tr>
<tr class="separator:ga0450c2c279d9f5254f172d3a6fd7f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gafc919e1780ef049f97d3b4def65e05f9" name="gafc919e1780ef049f97d3b4def65e05f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc919e1780ef049f97d3b4def65e05f9">&#9670;&nbsp;</a></span>SPI_CLR_UNIT_TRANS_INT_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CLR_UNIT_TRANS_INT_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the unit transfer interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00122">122</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga69e66bc02d0327c0ce9565f96f31c599" name="ga69e66bc02d0327c0ce9565f96f31c599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69e66bc02d0327c0ce9565f96f31c599">&#9670;&nbsp;</a></span>SPI_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable SPI function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00328">328</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga312aec82fa602a0ac22d24b55b281333" name="ga312aec82fa602a0ac22d24b55b281333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312aec82fa602a0ac22d24b55b281333">&#9670;&nbsp;</a></span>SPI_DISABLE_2BIT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_2BIT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable 2-bit transfer mode. </p>
<dl class="section note"><dt>Note</dt><dd>Before calling this function, SPI must be stopped first. <a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a> must be called. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00434">434</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga95240de57d0c033276e43bdc5b6b9dcc" name="ga95240de57d0c033276e43bdc5b6b9dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95240de57d0c033276e43bdc5b6b9dcc">&#9670;&nbsp;</a></span>SPI_DISABLE_3WIRE_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_3WIRE_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable slave 3-wire mode. </p>
<dl class="section note"><dt>Note</dt><dd>Before calling this function, SPI must be stopped first. <a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a> must be called. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00131">131</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga704f049cd3351d0d0f7130a75ca394bf" name="ga704f049cd3351d0d0f7130a75ca394bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga704f049cd3351d0d0f7130a75ca394bf">&#9670;&nbsp;</a></span>SPI_DISABLE_BYTE_REORDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_BYTE_REORDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable byte reorder function. </p>
<dl class="section note"><dt>Note</dt><dd>Before calling this function, SPI must be stopped first. <a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a> must be called. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00250">250</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga8f1d37f34c726d1a88c0eaa2fc891078" name="ga8f1d37f34c726d1a88c0eaa2fc891078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f1d37f34c726d1a88c0eaa2fc891078">&#9670;&nbsp;</a></span>SPI_DISABLE_DUAL_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_DUAL_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable SPI Dual IO function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00336">336</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga826e32cd66db71816729cfdd4d5d6c1d" name="ga826e32cd66db71816729cfdd4d5d6c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga826e32cd66db71816729cfdd4d5d6c1d">&#9670;&nbsp;</a></span>SPI_DISABLE_QUAD_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_QUAD_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable SPI Dual IO function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00360">360</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaa4d669ece8661ddfa49d5fc8716dadc1" name="gaa4d669ece8661ddfa49d5fc8716dadc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4d669ece8661ddfa49d5fc8716dadc1">&#9670;&nbsp;</a></span>SPI_DISABLE_RX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_RX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable RX PDMA transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00408">408</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaf15db8690ecae12ec729cdb21d7a3971" name="gaf15db8690ecae12ec729cdb21d7a3971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf15db8690ecae12ec729cdb21d7a3971">&#9670;&nbsp;</a></span>SPI_DISABLE_TIMEOUT_FIFO_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_TIMEOUT_FIFO_CLEAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable time out clear function for FIFO mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00090">90</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga866db4a52212324cdd89fc9b6d5b1da7" name="ga866db4a52212324cdd89fc9b6d5b1da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga866db4a52212324cdd89fc9b6d5b1da7">&#9670;&nbsp;</a></span>SPI_DISABLE_TX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DISABLE_TX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger TX PDMA transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00416">416</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga2b8b63b52ff1838fa764fa14d9754d7a" name="ga2b8b63b52ff1838fa764fa14d9754d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b8b63b52ff1838fa764fa14d9754d7a">&#9670;&nbsp;</a></span>SPI_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SPIEN bit to trigger SPI transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00320">320</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gae7ab536ad8ae455cc2dd56aeac52c613" name="gae7ab536ad8ae455cc2dd56aeac52c613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7ab536ad8ae455cc2dd56aeac52c613">&#9670;&nbsp;</a></span>SPI_ENABLE_2BIT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_2BIT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable 2-bit transfer mode. </p>
<dl class="section note"><dt>Note</dt><dd>Before calling this function, SPI must be stopped first. <a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a> must be called. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00425">425</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga0ca327c37cb730cbd0b6aa4db7f980b5" name="ga0ca327c37cb730cbd0b6aa4db7f980b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ca327c37cb730cbd0b6aa4db7f980b5">&#9670;&nbsp;</a></span>SPI_ENABLE_3WIRE_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_3WIRE_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable slave 3-wire mode. </p>
<dl class="section note"><dt>Note</dt><dd>Before calling this function, SPI must be stopped first. <a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a> must be called. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00140">140</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaa795ff6d2dac96bcc9add693f3446d36" name="gaa795ff6d2dac96bcc9add693f3446d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa795ff6d2dac96bcc9add693f3446d36">&#9670;&nbsp;</a></span>SPI_ENABLE_BYTE_REORDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_BYTE_REORDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable byte reorder function. </p>
<dl class="section note"><dt>Note</dt><dd>Before calling this function, SPI must be stopped first. <a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a> must be called. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00241">241</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga12ca66437b0ff94b2d52640fb9a02432" name="ga12ca66437b0ff94b2d52640fb9a02432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12ca66437b0ff94b2d52640fb9a02432">&#9670;&nbsp;</a></span>SPI_ENABLE_DUAL_INPUT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_DUAL_INPUT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Dual IO function and set SPI Dual IO direction to input. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00344">344</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga40d97a086b74d7c7bd7ab88b92648352" name="ga40d97a086b74d7c7bd7ab88b92648352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40d97a086b74d7c7bd7ab88b92648352">&#9670;&nbsp;</a></span>SPI_ENABLE_DUAL_OUTPUT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_DUAL_OUTPUT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Dual IO function and set SPI Dual IO direction to output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00352">352</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaa0f7b05bc120059a4122fd89cc082dad" name="gaa0f7b05bc120059a4122fd89cc082dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0f7b05bc120059a4122fd89cc082dad">&#9670;&nbsp;</a></span>SPI_ENABLE_QUAD_INPUT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_QUAD_INPUT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI Quad IO direction to input. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00368">368</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaa042691227fbb23517dd243cee19afcc" name="gaa042691227fbb23517dd243cee19afcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa042691227fbb23517dd243cee19afcc">&#9670;&nbsp;</a></span>SPI_ENABLE_QUAD_OUTPUT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_QUAD_OUTPUT_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPI Quad IO direction to output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00376">376</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga3746843588be2e44385ffabacefa629e" name="ga3746843588be2e44385ffabacefa629e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3746843588be2e44385ffabacefa629e">&#9670;&nbsp;</a></span>SPI_ENABLE_TIMEOUT_FIFO_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_ENABLE_TIMEOUT_FIFO_CLEAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable time out clear function for FIFO mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00082">82</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga984898177d313359fdd1fcdc0f4bf193" name="ga984898177d313359fdd1fcdc0f4bf193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga984898177d313359fdd1fcdc0f4bf193">&#9670;&nbsp;</a></span>SPI_GET_RX_FIFO_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_RX_FIFO_COUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the count of available data in RX FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The count of available data in RX FIFO. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00148">148</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaaeb40ca921663b20308a0a841ba7ce73" name="gaaeb40ca921663b20308a0a841ba7ce73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeb40ca921663b20308a0a841ba7ce73">&#9670;&nbsp;</a></span>SPI_GET_RX_FIFO_EMPTY_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_RX_FIFO_EMPTY_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the Rx FIFO empty flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Rx FIFO flag </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>Rx FIFO is not empty </td></tr>
    <tr><td class="paramname">1</td><td>Rx FIFO is empty </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00158">158</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gafa427c018cf4653aed80691d5b180deb" name="gafa427c018cf4653aed80691d5b180deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa427c018cf4653aed80691d5b180deb">&#9670;&nbsp;</a></span>SPI_GET_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the status flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status flags </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00114">114</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga3e0bc926739bf60d35df6a774f06cceb" name="ga3e0bc926739bf60d35df6a774f06cceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e0bc926739bf60d35df6a774f06cceb">&#9670;&nbsp;</a></span>SPI_GET_TX_FIFO_EMPTY_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_TX_FIFO_EMPTY_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the Tx FIFO empty flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Tx FIFO flag </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>Tx FIFO is not empty </td></tr>
    <tr><td class="paramname">1</td><td>Tx FIFO is empty </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00168">168</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga5523e2a8d5469337f2ba5605d57d24de" name="ga5523e2a8d5469337f2ba5605d57d24de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5523e2a8d5469337f2ba5605d57d24de">&#9670;&nbsp;</a></span>SPI_GET_TX_FIFO_FULL_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_GET_TX_FIFO_FULL_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the Tx FIFO full flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Tx FIFO flag </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>Tx FIFO is not full </td></tr>
    <tr><td class="paramname">1</td><td>Tx FIFO is full </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00178">178</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gab09ba12aaae1e080cc39237e340dff96" name="gab09ba12aaae1e080cc39237e340dff96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab09ba12aaae1e080cc39237e340dff96">&#9670;&nbsp;</a></span>SPI_IS_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IS_BUSY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the SPI busy state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SPI busy status </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>SPI module is not busy </td></tr>
    <tr><td class="paramname">1</td><td>SPI module is busy </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00304">304</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga9eb889294d2c4d5ed1dfd6fad32d836f" name="ga9eb889294d2c4d5ed1dfd6fad32d836f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eb889294d2c4d5ed1dfd6fad32d836f">&#9670;&nbsp;</a></span>SPI_READ_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_READ_RX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the datum read from R0 FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>data in Rx register </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00186">186</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga950a4385d8641da85456398b268368ae" name="ga950a4385d8641da85456398b268368ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga950a4385d8641da85456398b268368ae">&#9670;&nbsp;</a></span>SPI_SET_LSB_FIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_LSB_FIRST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SPI transfer sequence with LSB first. </p>
<dl class="section note"><dt>Note</dt><dd>Before calling this function, SPI must be stopped first. <a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a> must be called. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00269">269</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga5cbade2af2ae16ff7b5cd4fd834592cb" name="ga5cbade2af2ae16ff7b5cd4fd834592cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cbade2af2ae16ff7b5cd4fd834592cb">&#9670;&nbsp;</a></span>SPI_SET_MSB_FIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_MSB_FIRST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SPI transfer sequence with MSB first. </p>
<dl class="section note"><dt>Note</dt><dd>Before calling this function, SPI must be stopped first. <a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a> must be called. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00278">278</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaa6479b7bb95a586115626ae1ff5c9b8a" name="gaa6479b7bb95a586115626ae1ff5c9b8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6479b7bb95a586115626ae1ff5c9b8a">&#9670;&nbsp;</a></span>SPI_SET_SLAVE_TIMEOUT_PERIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SLAVE_TIMEOUT_PERIOD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32TimeoutPeriod&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set time out period for slave. </p>
<dl class="section note"><dt>Note</dt><dd>Before calling this function, SPI must be stopped first. <a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a> must be called. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32TimeoutPeriod</td><td>is the period of time out. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00074">74</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaba43788d26efb956679d14396dafdfa6" name="gaba43788d26efb956679d14396dafdfa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba43788d26efb956679d14396dafdfa6">&#9670;&nbsp;</a></span>SPI_SET_SS0_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SS0_HIGH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPIn_SS0 pin to high state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disable automatic slave selection function and set SPIn_SS0 pin to high state. Only available in Master mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00204">204</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga798c7c672fdce53fcb2c91e584599d06" name="ga798c7c672fdce53fcb2c91e584599d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga798c7c672fdce53fcb2c91e584599d06">&#9670;&nbsp;</a></span>SPI_SET_SS0_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SS0_LOW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPIn_SS0 pin to low state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disable automatic slave selection function and set SPIn_SS0 pin to low state. Only available in Master mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00213">213</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga78502de4abd548279836b349074b385e" name="ga78502de4abd548279836b349074b385e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78502de4abd548279836b349074b385e">&#9670;&nbsp;</a></span>SPI_SET_SS1_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SS1_HIGH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPIn_SS1 pin to high state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disable automatic slave selection function and set SPIn_SS1 pin to high state. Only available in Master mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00222">222</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga1eb6dbb4862fba3d9cb283154412f5bb" name="ga1eb6dbb4862fba3d9cb283154412f5bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1eb6dbb4862fba3d9cb283154412f5bb">&#9670;&nbsp;</a></span>SPI_SET_SS1_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SS1_LOW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SPIn_SS1 pin to low state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>The pointer of the specified SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disable automatic slave selection function and set SPIn_SS1 pin to low state. Only available in Master mode. </p>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00231">231</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga356f36b6fc4c8c03904b3ef0d9ff8660" name="ga356f36b6fc4c8c03904b3ef0d9ff8660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga356f36b6fc4c8c03904b3ef0d9ff8660">&#9670;&nbsp;</a></span>SPI_SET_SUSPEND_CYCLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_SUSPEND_CYCLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32SuspCycle&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the length of suspend interval. </p>
<dl class="section note"><dt>Note</dt><dd>Before calling this function, SPI must be stopped first. <a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a> must be called. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32SuspCycle</td><td>decides the length of suspend interval. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00260">260</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga28273e506eba09d25a5ec7a9c77a1263" name="ga28273e506eba09d25a5ec7a9c77a1263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28273e506eba09d25a5ec7a9c77a1263">&#9670;&nbsp;</a></span>SPI_SET_TX_UNDERRUN_DATA_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_TX_UNDERRUN_DATA_HIGH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set data out signal to high (1) if transmit under-run occurs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00106">106</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gae7b4af89abb8646e5d6cf2456a2ce9b8" name="gae7b4af89abb8646e5d6cf2456a2ce9b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7b4af89abb8646e5d6cf2456a2ce9b8">&#9670;&nbsp;</a></span>SPI_SET_TX_UNDERRUN_DATA_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SET_TX_UNDERRUN_DATA_LOW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set data out signal to low (0) if transmit under-run occurs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00098">98</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga3b3a8af4404dca3916553b91766d2adf" name="ga3b3a8af4404dca3916553b91766d2adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b3a8af4404dca3916553b91766d2adf">&#9670;&nbsp;</a></span>SPI_TRIGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TRIGGER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SPIEN bit to trigger SPI transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00312">312</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga8b6528bc0f7800dff5dcf54e238e73a0" name="ga8b6528bc0f7800dff5dcf54e238e73a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b6528bc0f7800dff5dcf54e238e73a0">&#9670;&nbsp;</a></span>SPI_TRIGGER_RX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TRIGGER_RX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger RX PDMA transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00384">384</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga82e6b47e118d5bf3333e49a77ea5bd11" name="ga82e6b47e118d5bf3333e49a77ea5bd11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82e6b47e118d5bf3333e49a77ea5bd11">&#9670;&nbsp;</a></span>SPI_TRIGGER_TX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TRIGGER_TX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger TX PDMA transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00392">392</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gaef9343d5c5d2dc525ab7fde1c399bd2c" name="gaef9343d5c5d2dc525ab7fde1c399bd2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef9343d5c5d2dc525ab7fde1c399bd2c">&#9670;&nbsp;</a></span>SPI_TRIGGER_TXRX_PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TRIGGER_TXRX_PDMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger TX/RX PDMA transfer at the same time. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00400">400</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="gab93785c2240ec750938f7763dba9a1b2" name="gab93785c2240ec750938f7763dba9a1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab93785c2240ec750938f7763dba9a1b2">&#9670;&nbsp;</a></span>SPI_WRITE_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WRITE_TX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32TxData&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write datum to TX register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32TxData</td><td>is the datum which user attempt to transfer through SPI bus. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00195">195</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae59c481764af06e5512f4416a91c5da2" name="gae59c481764af06e5512f4416a91c5da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae59c481764af06e5512f4416a91c5da2">&#9670;&nbsp;</a></span>SPI_ClearRxFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_ClearRxFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Rx FIFO buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00091">91</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gad1c25325aceb6a6ed417055225aff01b" name="gad1c25325aceb6a6ed417055225aff01b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1c25325aceb6a6ed417055225aff01b">&#9670;&nbsp;</a></span>SPI_ClearTxFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_ClearTxFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Tx FIFO buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00101">101</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga8074f716aa1c65ecc93d79062b5d4b1b" name="ga8074f716aa1c65ecc93d79062b5d4b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8074f716aa1c65ecc93d79062b5d4b1b">&#9670;&nbsp;</a></span>SPI_Close()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_Close </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset SPI module and disable SPI peripheral clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00061">61</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga58b7eef9f93f8c3d3818d1a4b74f5be6" name="ga58b7eef9f93f8c3d3818d1a4b74f5be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58b7eef9f93f8c3d3818d1a4b74f5be6">&#9670;&nbsp;</a></span>SPI_DisableAutoSS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_DisableAutoSS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the automatic slave select function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00111">111</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga0450c2c279d9f5254f172d3a6fd7f47b" name="ga0450c2c279d9f5254f172d3a6fd7f47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0450c2c279d9f5254f172d3a6fd7f47b">&#9670;&nbsp;</a></span>SPI_DisableInt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_DisableInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable FIFO related interrupts specified by u32Mask parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>is the combination of all related interrupt enable bits. Each bit corresponds to a interrupt bit. This parameter decides which interrupts will be enabled. Valid values are:<ul>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga48d29c391313dea9e2f5bb068783581b">SPI_UNITIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1ca3c9371f86b320bec21789cef755df">SPI_SSINAIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf372eae41370a48f7edd08af63e94837">SPI_SSACTIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf7be206412f9548ed1ed78148414d082">SPI_SLVURIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9e2826a8672fe68606a250b3f53f05ec">SPI_SLVBEIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2eec2287dc8609cc0d40b7277a152492">SPI_SLVTOIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf9ba0fcc865545e409f403e5714905d3">SPI_FIFO_TXTHIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad38081044d17f2c68be090b60377e035">SPI_FIFO_RXTHIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga69163eedcdfbbef238817a14ee8b2522">SPI_FIFO_RXOVIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga488226e8a842a2a711b2222b817652b0">SPI_FIFO_TXUFIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa242f0b5fa49a68c60eb921c809cdecf">SPI_FIFO_RXTOIEN_MASK</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00319">319</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga55b31f9a751c6e784ad0022bc9155153" name="ga55b31f9a751c6e784ad0022bc9155153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55b31f9a751c6e784ad0022bc9155153">&#9670;&nbsp;</a></span>SPI_EnableAutoSS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_EnableAutoSS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32SSPinMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ActiveLevel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the automatic slave select function. Only available in Master mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32SSPinMask</td><td>specifies slave select pins. Valid values are:<ul>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabfe542dc0f7fdc8caa52c330b6ea585b">SPI_SS0</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga38f77a0335ac3c591199383b5a245d12">SPI_SS1</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ActiveLevel</td><td>specifies the active level of slave select signal. Valid values are:<ul>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8bfc94771e6451d3c1eaeb0c4fa5838b">SPI_SS_ACTIVE_HIGH</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga67a2045f4f16d45f92fd22075416a7d6">SPI_SS_ACTIVE_LOW</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00127">127</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="ga3d27a219e6d7e2c767775a2ed26fbc4b" name="ga3d27a219e6d7e2c767775a2ed26fbc4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d27a219e6d7e2c767775a2ed26fbc4b">&#9670;&nbsp;</a></span>SPI_EnableInt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_EnableInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO related interrupts specified by u32Mask parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Mask</td><td>is the combination of all related interrupt enable bits. Each bit corresponds to a interrupt bit. This parameter decides which interrupts will be enabled. Valid values are:<ul>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga48d29c391313dea9e2f5bb068783581b">SPI_UNITIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1ca3c9371f86b320bec21789cef755df">SPI_SSINAIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf372eae41370a48f7edd08af63e94837">SPI_SSACTIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf7be206412f9548ed1ed78148414d082">SPI_SLVURIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9e2826a8672fe68606a250b3f53f05ec">SPI_SLVBEIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2eec2287dc8609cc0d40b7277a152492">SPI_SLVTOIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf9ba0fcc865545e409f403e5714905d3">SPI_FIFO_TXTHIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad38081044d17f2c68be090b60377e035">SPI_FIFO_RXTHIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga69163eedcdfbbef238817a14ee8b2522">SPI_FIFO_RXOVIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga488226e8a842a2a711b2222b817652b0">SPI_FIFO_TXUFIEN_MASK</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa242f0b5fa49a68c60eb921c809cdecf">SPI_FIFO_RXTOIEN_MASK</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00264">264</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a id="gae3a43e332cf4de4b416980eeab502d07" name="gae3a43e332cf4de4b416980eeab502d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3a43e332cf4de4b416980eeab502d07">&#9670;&nbsp;</a></span>SPI_GetBusClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_GetBusClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the actual frequency of SPI bus clock. Only available in Master mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual SPI bus clock frequency. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00207">207</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gae3a43e332cf4de4b416980eeab502d07_cgraph.png" border="0" usemap="#ad3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gae3a43e332cf4de4b416980eeab502d07_cgraph" alt=""/></div>
<map name="ad3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gae3a43e332cf4de4b416980eeab502d07_cgraph" id="ad3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gae3a43e332cf4de4b416980eeab502d07_cgraph">
<area shape="rect" title="Get the actual frequency of SPI bus clock. Only available in Master mode." alt="" coords="5,31,132,57"/>
<area shape="rect" href="../../dd/d0b/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga15c5a1cc055a26e3da00d8dc66f05e66" title="This function get PCLK frequency. The frequency unit is Hz." alt="" coords="180,5,315,32"/>
<area shape="rect" href="../../dd/d0b/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b" title="This function get PLL frequency. The frequency unit is Hz." alt="" coords="579,31,736,57"/>
<area shape="rect" href="../../d6/d83/system___n_u_c472__442_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from CPU registers." alt="" coords="363,5,531,32"/>
</map>
</div>

</div>
</div>
<a id="gad923655d26fb14da88c61d4ed0125c44" name="gad923655d26fb14da88c61d4ed0125c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad923655d26fb14da88c61d4ed0125c44">&#9670;&nbsp;</a></span>SPI_Open()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_Open </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32MasterSlave</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32SPIMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32DataWidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32BusClock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function make SPI module be ready to transfer. By default, the SPI transfer sequence is MSB first and the automatic slave select function is disabled. In Slave mode, the u32BusClock must be NULL and the SPI clock divider setting will be 0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32MasterSlave</td><td>decides the SPI module is operating in master mode or in slave mode. Valid values are:<ul>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga943af7f8a98cf5a3f2107ed593215a4b">SPI_SLAVE</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae09a2779c2d141aa6a8f8be6d78fe210">SPI_MASTER</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32SPIMode</td><td>decides the transfer timing. Valid values are:<ul>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1ec07ad94d5f6276c1c0b41d0550fe52">SPI_MODE_0</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2af9f45539491c9753960535dc20fde">SPI_MODE_1</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8fa3edd8616f8803490c93f09243a612">SPI_MODE_2</a></li>
<li><a class="el" href="../../d2/d4d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a091da9f9011457fe28ab25f64c858d">SPI_MODE_3</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32DataWidth</td><td>decides the data width of a SPI transaction. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32BusClock</td><td>is the expected frequency of SPI bus clock in Hz. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual frequency of SPI peripheral clock. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00046">46</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gad923655d26fb14da88c61d4ed0125c44_cgraph.png" border="0" usemap="#ad3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gad923655d26fb14da88c61d4ed0125c44_cgraph" alt=""/></div>
<map name="ad3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gad923655d26fb14da88c61d4ed0125c44_cgraph" id="ad3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gad923655d26fb14da88c61d4ed0125c44_cgraph">
<area shape="rect" title="This function make SPI module be ready to transfer. By default, the SPI transfer sequence is MSB firs..." alt="" coords="5,31,87,57"/>
<area shape="rect" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13" title="Set the SPI bus clock. Only available in Master mode." alt="" coords="135,31,261,57"/>
<area shape="rect" href="../../dd/d0b/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga15c5a1cc055a26e3da00d8dc66f05e66" title="This function get PCLK frequency. The frequency unit is Hz." alt="" coords="309,5,444,32"/>
<area shape="rect" href="../../dd/d0b/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b" title="This function get PLL frequency. The frequency unit is Hz." alt="" coords="708,31,865,57"/>
<area shape="rect" href="../../d6/d83/system___n_u_c472__442_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from CPU registers." alt="" coords="492,5,660,32"/>
</map>
</div>

</div>
</div>
<a id="ga1cace1d20930ddff812b308310ec7353" name="ga1cace1d20930ddff812b308310ec7353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cace1d20930ddff812b308310ec7353">&#9670;&nbsp;</a></span>SPI_SET_DATA_WIDTH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static __INLINE void SPI_SET_DATA_WIDTH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Width</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the data width of a SPI transaction. </p>
<dl class="section note"><dt>Note</dt><dd>Before calling this function, SPI must be stopped first. <a class="el" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga69e66bc02d0327c0ce9565f96f31c599">SPI_DISABLE</a> must be called. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Width</td><td>data width </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d87/spi_8h_source.html#l00288">288</a> of file <a class="el" href="../../da/d87/spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a id="ga7cee248bcbe05dfae8ab8b3bf89e8f13" name="ga7cee248bcbe05dfae8ab8b3bf89e8f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cee248bcbe05dfae8ab8b3bf89e8f13">&#9670;&nbsp;</a></span>SPI_SetBusClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_SetBusClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32BusClock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the SPI bus clock. Only available in Master mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32BusClock</td><td>is the expected frequency of SPI bus clock. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual frequency of SPI peripheral clock. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00138">138</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_cgraph.png" border="0" usemap="#ad3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_cgraph" alt=""/></div>
<map name="ad3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_cgraph" id="ad3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_cgraph">
<area shape="rect" title="Set the SPI bus clock. Only available in Master mode." alt="" coords="5,31,132,57"/>
<area shape="rect" href="../../dd/d0b/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga15c5a1cc055a26e3da00d8dc66f05e66" title="This function get PCLK frequency. The frequency unit is Hz." alt="" coords="180,5,315,32"/>
<area shape="rect" href="../../dd/d0b/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b" title="This function get PLL frequency. The frequency unit is Hz." alt="" coords="579,31,736,57"/>
<area shape="rect" href="../../d6/d83/system___n_u_c472__442_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from CPU registers." alt="" coords="363,5,531,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_icgraph.png" border="0" usemap="#ad3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_icgraph" alt=""/></div>
<map name="ad3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_icgraph" id="ad3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga7cee248bcbe05dfae8ab8b3bf89e8f13_icgraph">
<area shape="rect" title="Set the SPI bus clock. Only available in Master mode." alt="" coords="135,5,261,32"/>
<area shape="rect" href="../../d3/d2d/group___n_u_c472__442___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44" title="This function make SPI module be ready to transfer. By default, the SPI transfer sequence is MSB firs..." alt="" coords="5,5,87,32"/>
</map>
</div>

</div>
</div>
<a id="ga151f9e339544bb0a301b05f135cace18" name="ga151f9e339544bb0a301b05f135cace18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga151f9e339544bb0a301b05f135cace18">&#9670;&nbsp;</a></span>SPI_SetFIFOThreshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_SetFIFOThreshold </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32TxThreshold</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32RxThreshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Tx FIFO threshold and Rx FIFO threshold configurations. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>is the base address of SPI module. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32TxThreshold</td><td>decides the Tx FIFO threshold. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32RxThreshold</td><td>decides the Rx FIFO threshold. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../da/d00/spi_8c_source.html#l00195">195</a> of file <a class="el" href="../../da/d00/spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Apr 19 2024 17:09:13 for NUC472_NUC442_BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
