// Seed: 2948807055
module module_0;
  assign {-1'd0, id_1, (id_1)} = -1;
  assign module_2.type_0 = 0;
endmodule
module module_1;
  reg id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_3 :
  assert property (@(1 or posedge id_1) 1'b0) id_1 <= 1;
endmodule
module module_2 (
    input wor id_0
);
  id_2(
      .id_0(id_3 <-> 1), .id_1(1'b0)
  );
  wire id_4, id_5, id_6, id_7;
  genvar id_8;
  assign id_5 = id_4;
  wire id_9, id_10 = id_9;
  module_0 modCall_1 ();
endmodule
