## VSDSquadron Mini RISC-V Internship  

This is based on RISC-V architecture and we use all open source available, where Iâ€™m gaining hands-on experience with **RISC-V architecture, chip design, and industry-standard VLSI workflows**. Instructed by Kunal Ghosh sir.


# About Me  

- **Name:** B Keerthi  
- **College:** Ballari Institute of Technology and Management  
- **Email:** bkeerthi975@gmail.com  
- **GitHub:** https://github.com/BKeerthi975  
- **LinkedIn:** https://www.linkedin.com/in/b-keerthi-245449332/

<details>
<summary><strong>Task 1:</strong> Task is to install RISC-V toolchain from provided vdi and perform lab using C program and RISC-V lab</summary>

### 1. Install RISC-V toolchain using vdi file provided
![file-list](https://github.com/user-attachments/assets/fa9673e4-13b9-4bcd-9cbc-4933813ff5da)

### 2. C Program based lab
we have to follow these steps given below to perform this lab
1. Open the terminal and then open leafpad which is editor to save a c program file with name sum1ton.c



</details>



## *TASK 2:
Compiled a c code and risc-v objdump optimization is done 

## *TASK 3:
learnt how to decode different instructions present in riscv-objdump which has 15 instructions


