//===------------- VLang.h - Verilog HDL writing engine ---------*- C++ -*-===//
//
// Copyright: 2011 by SYSU EDA Group. all rights reserved.
// IMPORTANT: This software is supplied to you by Hongbin Zheng in consideration
// of your agreement to the following terms, and your use, installation,
// modification or redistribution of this software constitutes acceptance
// of these terms.  If you do not agree with these terms, please do not use,
// install, modify or redistribute this software. You may not redistribute,
// install copy or modify this software without written permission from
// Hongbin Zheng.
//
//===----------------------------------------------------------------------===//
//
// This file implement the VLang class, with provide funtions to complete
// common Verilog HDL writing task.
//
//===----------------------------------------------------------------------===//

#include "vtm/VerilogAST.h"
#include "vtm/MicroState.h"
#include "vtm/Utilities.h"

#include "llvm/Constants.h"
#include "llvm/GlobalVariable.h"
#include "llvm/DerivedTypes.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/ADT/StringExtras.h"
#include "llvm/ADT/SmallString.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/SourceMgr.h"
#include "llvm/Support/CommandLine.h"
#define DEBUG_TYPE "verilog-ast"
#include "llvm/Support/Debug.h"

#include <sstream>

using namespace llvm;

static cl::opt<bool>
EnableBBProfile("vtm-enable-bb-profile",
                cl::desc("Generate counters to profile the design"),
                cl::init(false));
static cl::opt<unsigned>
ExprInlineThreshold("vtm-expr-inline-thredhold",
                    cl::desc("Inline the expression which has less than N use"
                             " (0 for always inline)"),
                    cl::init(2));

//===----------------------------------------------------------------------===//
// Value and type printing

std::string llvm::verilogBitRange(unsigned UB, unsigned LB, bool printOneBit) {
  std::stringstream bw;
  assert(UB && UB >= LB && "Bad bit range!");
  --UB;
  if (UB != LB)
    bw << "[" << UB << ":" << LB << "]";
  else if(printOneBit)
    bw << "[" << LB << "]";

  return bw.str();
}

std::string llvm::verilogConstToStr(Constant *CPV) {
  if (ConstantInt* CI=dyn_cast<ConstantInt>(CPV)) {
    bool isMinValue=CI->isMinValue(true);
    uint64_t v = isMinValue ? CI->getZExtValue() :
                             (uint64_t)CI->getSExtValue();
    return verilogConstToStr(v,CI->getBitWidth(),isMinValue);
  } else if (ConstantExpr *CE = dyn_cast<ConstantExpr>(CPV)) {
    switch (CE->getOpcode()) {
    case Instruction::PtrToInt:
    case Instruction::IntToPtr:
    case Instruction::BitCast:
      return verilogConstToStr(CE->getOperand(0));
    }

  }

  return "??Constant??";
}

std::string llvm::verilogConstToStr(uint64_t value, unsigned bitwidth,
                                    bool isMinValue) {
  std::stringstream pc;
  pc <<bitwidth<< '\'';
  if (bitwidth == 1) pc << 'b';
  else               pc << "h";
  // Mask the value that small than 4 bit to prevent printing something
  // like 1'hf out.
  if (bitwidth < 4)
    value &= (1 << bitwidth) - 1;

  if(isMinValue) {
    pc<<std::hex<<value;
    return pc.str();
  }

  std::stringstream ss;
  ss<<std::hex<<value;
  unsigned int uselength = (bitwidth/4) + (((bitwidth&0x3) == 0) ? 0 : 1);
  std::string sout = ss.str();
  if(uselength < sout.length())
    sout=sout.substr(sout.length()-uselength,uselength);
  pc<<sout;

  return pc.str();
}

//----------------------------------------------------------------------------//
// Helper function for Verilog RTL printing.

static raw_ostream &printAssign(raw_ostream &OS, const VASTWire *W) {
  OS << "assign " << W->getName() << verilogBitRange(W->getBitWidth(), 0, false)
     << " = ";
  return OS;
}

void VASTNode::dump() const { print(dbgs()); }

//----------------------------------------------------------------------------//
// Classes in Verilog AST.
VASTUse::VASTUse(VASTValue *v, VASTValue *u) : V(v), User(u) {
  if (User) setUser(User);
}

void VASTUse::removeFromList() {
  operator*()->removeUseFromList(this);
}

void VASTUse::setUser(VASTValue *User) {
  assert(!ilist_traits<VASTUse>::inAnyList(this)
         && "Not unlink from old list!");
  VASTValue *Use = operator*();
  assert(Use != User && "Unexpected cycle!");
  this->User = User;
  Use->addUseToList(this);
}

bool VASTUse::operator==(const VASTValue *RHS) const {
  return V == RHS;
}

void VASTUse::PinUser() const {
  if (VASTSignal *S = dyn_cast<VASTSignal>(operator*()))
    S->Pin();
}

unsigned VASTUse::getBitWidth() const{ return operator*()->getBitWidth(); }

VASTSlot::VASTSlot(unsigned slotNum, unsigned parentIdx, VASTModule *VM)
  :VASTNode(vastSlot), SlotReg(0, 0), SlotActive(0, 0), SlotReady(0, 0) {
  SlotNum(slotNum);
  StartSlot(slotNum);
  EndSlot(slotNum);
  II(~0);
  ParentIdx(parentIdx);

  // Create the relative signals.
  std::string SlotName = "Slot" + utostr_32(slotNum);
  SlotReg.set(VM->addRegister(SlotName + "r", 1, slotNum == 0,
                              VASTModule::DirectClkEnAttr.c_str()));
  // The slot enable register's timing is not captured by schedule information.
  getRegister()->setTimingUndef();

  VASTWire *Ready = VM->addWire(SlotName + "Ready", 1,
                                VASTModule::DirectClkEnAttr.c_str());
  SlotReady.set(Ready);

  VASTWire *Active = VM->addWire(SlotName + "Active", 1,
                                 VASTModule::DirectClkEnAttr.c_str());
  SlotActive.set(Active);

  assert(slotNum >= parentIdx && "Slotnum earlier than parent start slot!");
}

void VASTSlot::addSuccSlot(VASTSlot *NextSlot, VASTUse *Cnd) {
  (NextSlot->PredSlots).push_back(this);
  bool Inserted = NextSlots.insert(std::make_pair(NextSlot, Cnd)).second;
  assert(Inserted && "NextSlot already existed!");
  (void) Inserted;
}

void VASTSlot::addEnable(VASTRegister *R, VASTUse *Cnd) {
  bool Inserted = Enables.insert(std::make_pair(R, Cnd)).second;
  assert(Inserted && "NextSlot already existed!");
  (void) Inserted;
}

void VASTSlot::addReady(VASTValue *V, VASTUse *Cnd) {
  bool Inserted = Readys.insert(std::make_pair(V, Cnd)).second;
  assert(Inserted && "NextSlot already existed!");
  (void) Inserted;
}

void VASTSlot::addDisable(VASTRegister *R, VASTUse *Cnd) {
  bool Inserted = Disables.insert(std::make_pair(R, Cnd)).second;
  assert(Inserted && "NextSlot already existed!");
  (void) Inserted;
}

VASTValue *VASTSlot::buildFUReadyExpr(VASTModule &VM) {
  SmallVector<VASTValue*, 4> Ops;

  for (VASTSlot::const_fu_rdy_it I = ready_begin(), E = ready_end();I != E; ++I)
    // Print the code for ready signal.
    // If the condition is true then the signal must be 1 to ready.
    Ops.push_back(VM.buildExpr(VASTExpr::dpOr, I->first,
                               VM.buildNotExpr((*I->second)->getAsInlineOperand()),
                               1));
  
  // No waiting signal means always ready.
  if (Ops.empty()) Ops.push_back(VM.getBoolImmediate(true));
  
  return VM.buildExpr(VASTExpr::dpAnd, Ops, 1);
}

void VASTSlot::buildReadyLogic(VASTModule &Mod) {
  SmallVector<VASTValue*, 4> Ops;
  // FU ready for current slot.
  Ops.push_back(buildFUReadyExpr(Mod));

  if (hasAliasSlot()) {
    for (unsigned s = alias_start(), e = alias_end(), ii = alias_ii();
         s < e; s += ii) {
      if (s == getSlotNum()) continue;

      VASTSlot *AliasSlot = Mod.getSlot(s);

      if (!AliasSlot->readyEmpty()) {
        // FU ready for alias slot, when alias slot register is 1, its waiting
        // signal must be 1.
        Ops.push_back(Mod.buildExpr(VASTExpr::dpOr,
                                  Mod.buildNotExpr(AliasSlot->getRegister()),
                                  AliasSlot->buildFUReadyExpr(Mod), 1));
      }
    }
  }

  // All signals should be 1 before the slot is ready.
  VASTValue *ReadyExpr = Mod.buildExpr(VASTExpr::dpAnd, Ops, 1);
  Mod.assign(cast<VASTWire>(getReady()), ReadyExpr);
  // The slot is actived when the slot is enable and all waiting signal is ready
  Mod.assign(cast<VASTWire>(getActive()),
             Mod.buildExpr(VASTExpr::dpAnd, SlotReg, ReadyExpr, 1));
}

bool VASTSlot::hasNextSlot(VASTSlot *NextSlot) const {
  if (NextSlots.empty()) return NextSlot->getSlotNum() == getSlotNum() + 1;

  return NextSlots.count(NextSlot);
}

void VASTSlot::buildCtrlLogic(VASTModule &Mod) {
  vlang_raw_ostream &CtrlS = Mod.getControlBlockBuffer();
  // TODO: Build the AST for these logic.
  CtrlS.if_begin(getName());
  bool ReadyPresented = !readyEmpty();

  // DirtyHack: Remember the enabled signals in alias slots, the signal may be
  // assigned at a alias slot.
  std::set<const VASTValue*> AliasEnables;
  // A slot may be enable by its alias slot if II of a pipelined loop is 1.
  VASTValue *PredAliasSlots = 0;

  if (hasAliasSlot()) {
    CtrlS << "// Alias slots: ";

    for (unsigned s = alias_start(), e = alias_end(), ii = alias_ii();
         s < e; s += ii) {
      CtrlS << s << ", ";
      if (s == getSlotNum()) continue;

      const VASTSlot *AliasSlot = Mod.getSlot(s);
      if (AliasSlot->hasNextSlot(this)) {
        assert(PredAliasSlots == 0 && "More than one PredAliasSlots found!");
        PredAliasSlots = AliasSlot->getActive();
      }

      for (VASTSlot::const_fu_ctrl_it I = AliasSlot->enable_begin(),
           E = AliasSlot->enable_end(); I != E; ++I) {
        bool inserted = AliasEnables.insert(I->first).second;
        assert(inserted && "The same signal is enabled twice!");
        (void) inserted;
      }

      ReadyPresented  |= !AliasSlot->readyEmpty();
    }

    CtrlS << '\n';
  } // SS flushes automatically here.

  DEBUG(
  if (getSlotNum() != 0)
    CtrlS << "$display(\"" << getName() << " in " << Mod.getName()
          << " ready at %d\", $time());\n";
  );

  bool hasSelfLoop = false;
  SmallVector<VASTValue*, 2> EmptySlotEnCnd;

  if (hasExplicitNextSlots()) {
    CtrlS << "// Enable the successor slots.\n";
    for (VASTSlot::const_succ_cnd_iterator I = succ_cnd_begin(),E = succ_cnd_end();
         I != E; ++I) {
      hasSelfLoop |= I->first->getSlotNum() == getSlotNum();
      VASTRegister *NextSlotReg = I->first->getRegister();
      Mod.addAssignment(NextSlotReg, *I->second, this, EmptySlotEnCnd);
    }
  } else {
    // Enable the default successor slots.
    VASTSlot *NextSlot = Mod.getSlot(getSlotNum() + 1);
    VASTRegister *NextSlotReg = NextSlot->getRegister();
    Mod.addAssignment(NextSlotReg, Mod.getBoolImmediate(true), this,
                      EmptySlotEnCnd);
    // And connect the fall through edge now.
    Mod.addSlotSucc(this, NextSlot, Mod.getBoolImmediate(true));
  }

  assert(!(hasSelfLoop && PredAliasSlots)
         && "Unexpected have self loop and pred alias slot at the same time.");
  // Do not assign a value to the current slot enable twice.
  if (!hasSelfLoop) {
    // Only disable the current slot if there is no alias slot enable current
    // slot.
    if (PredAliasSlots)
      EmptySlotEnCnd.push_back(Mod.buildNotExpr(PredAliasSlots));

    // Disable the current slot.
    Mod.addAssignment(getRegister(), Mod.getBoolImmediate(false), this,
                      EmptySlotEnCnd);
  }

  if (!ReadyPresented) {
    //DEBUG(
    if (getSlotNum() != 0) {
      CtrlS << "if (start) begin $display(\"" << getName() << " in "
            << Mod.getName()
            << " bad start %b\\n\", start);  $finish(); end\n";

      CtrlS << "if (Slot0r) begin $display(\"" << getName() << " in "
            << Mod.getName()
            << " bad Slot0 %b\\n\", Slot0r);  $finish(); end\n";
    }

    CtrlS << "if (mem0en_r) begin $display(\"" << getName() << " in "
          << Mod.getName()
          << " bad mem0en_r %b\\n\", mem0en_r);  $finish(); end\n";
    //);
  }

  std::string SlotReady = std::string(getName()) + "Ready";
  CtrlS << "// Enable the active FUs.\n";
  for (VASTSlot::const_fu_ctrl_it I = enable_begin(), E = enable_end();
       I != E; ++I) {
    // No need to wait for the slot ready.
    // We may try to enable and disable the same port at the same slot.
    EmptySlotEnCnd.clear();
    EmptySlotEnCnd.push_back(getRegister());
    Mod.addAssignment(cast<VASTRegister>(I->first),
                      Mod.buildExpr(VASTExpr::dpAnd,
                                    getReady()->getAsInlineOperand(),
                                    (*I->second)->getAsInlineOperand(), 1),
                      this, EmptySlotEnCnd, false);
  }

  SmallVector<VASTValue*, 4> DisableAndCnds;
  if (!disableEmpty()) {
    CtrlS << "// Disable the resources when the condition is true.\n";
    for (VASTSlot::const_fu_ctrl_it I = disable_begin(), E = disable_end();
         I != E; ++I) {
      // Look at the current enable set and alias enables set;
      // The port assigned at the current slot, and it will be disabled if
      // The slot is not ready or the enable condition is false. And it is
      // ok that the port is enabled.
      if (isEnabled(I->first)) continue;

      DisableAndCnds.push_back(getRegister());
      // If the port enabled in alias slots, disable it only if others slots is
      // not active.
      bool AliasEnabled = AliasEnables.count(I->first);
      if (AliasEnabled) {
        for (unsigned s = alias_start(), e = alias_end(), ii = alias_ii();
             s < e; s += ii) {
          if (s == getSlotNum()) continue;

          VASTSlot *ASlot = Mod.getSlot(s);
          assert(!ASlot->isDiabled(I->first)
                 && "Same signal disabled in alias slot!");
          if (ASlot->isEnabled(I->first)) {
            DisableAndCnds.push_back(Mod.buildNotExpr(ASlot->getRegister()));
            continue;
          }
        }
      }

      DisableAndCnds.push_back(*I->second);

      VASTRegister *En = cast<VASTRegister>(I->first);
      Mod.addAssignment(En, Mod.getBoolImmediate(false), this,
                        DisableAndCnds, false);
      DisableAndCnds.clear();
    }
  }
  CtrlS.exit_block("\n\n");
}

const char *VASTSlot::getName() const { return getRegister()->getName(); }

void VASTSlot::print(raw_ostream &OS) const {
  llvm_unreachable("VASTSlot::print should not be called!");
}

VASTRegister::VASTRegister(const char *Name, unsigned BitWidth,
                           uint64_t initVal, const char *Attr)
  : VASTSignal(vastRegister, Name, BitWidth, Attr), InitVal(initVal) {}

void VASTRegister::addAssignment(VASTUse *Src, VASTWire *AssignCnd) {
  bool inserted = Assigns.insert(std::make_pair(AssignCnd, Src)).second;
  assert(inserted &&  "Assignment condition conflict detected!");
  assert(AssignCnd->getWireType() == VASTWire::AssignCond
         && "Expect wire for assign condition!");
  Src->setUser(this);
}

//VASTUse VASTRegister::getConstantValue() const {
//  std::set<VASTUse> Srcs;
//  for (assign_itertor I = assign_begin(), E = assign_end(); I != E; ++I)
//    Srcs.insert(*I->second);
//
//  // Only 1 assignment?
//  if (Srcs.size() != 1) return VASTUse();
//
//  VASTUse C = *Srcs.begin();
//
//  if (!C.isImm()) return VASTUse();
//
//  // Some register assignment may have un-match bit-width
//  return VASTUse(C.getImm(), getBitWidth());
//}

void VASTRegister::printCondition(raw_ostream &OS, const VASTSlot *Slot,
                                  const AndCndVec &Cnds) {
  OS << '(';
  if (Slot) {
    VASTValue *Active = Slot->getActive();
    Active->printAsOperand(OS);
    if (VASTSignal *S = dyn_cast<VASTSignal>(Active)) S->Pin();
  } else      OS << "1'b1";

  typedef AndCndVec::const_iterator and_it;
  for (and_it CI = Cnds.begin(), CE = Cnds.end(); CI != CE; ++CI) {
    OS << " & ";
    (*CI)->printAsOperand(OS);
    if (VASTSignal *S = dyn_cast<VASTSignal>(*CI)) S->Pin();
  }

  OS << ')';
}

void VASTRegister::printReset(raw_ostream &OS) const {
  OS << getName()  << " <= "
     << verilogConstToStr(InitVal, getBitWidth(), false) << ";";
}

void VASTRegister::printAssignment(vlang_raw_ostream &OS) const {
  if (Assigns.empty()) return;

  std::string Pred;
  raw_string_ostream SS(Pred);
  bool UseSwitch = Assigns.size() > 1;

  typedef std::vector<VASTValue*> OrVec;
  typedef std::map<VASTValue*, OrVec> CSEMapTy;
  CSEMapTy SrcCSEMap;
  for (assign_itertor I = assign_begin(), E = assign_end(); I != E; ++I)
    SrcCSEMap[*I->second].push_back(I->first);

  OS << "\n// Assignment of " << getName() << '\n';
  if (UseSwitch) {
    OS << VASTModule::ParallelCaseAttr << ' ';
    OS.switch_begin("1'b1");
  }

  typedef CSEMapTy::iterator it;
  for (it I = SrcCSEMap.begin(), E = SrcCSEMap.end(); I != E; ++I) {
    SS << '(';

    OrVec &Ors = I->second;
    for (OrVec::iterator OI = Ors.begin(), OE = Ors.end(); OI != OE; ++OI) {
      (*OI)->printAsOperand(SS);
      SS << '|';
    }

    SS << "1'b0)";
    SS.flush();
    // Print the assignment under the condition.
    if (UseSwitch) OS.match_case(Pred);
    else OS.if_begin(Pred);
    printAsOperand(OS);
    OS << " <= ";
    I->first->printAsOperand(OS);
    OS << ";\n";
    OS.exit_block();

    Pred.clear();
  }

  if (UseSwitch) OS.switch_end();
}

VASTExpr::VASTExpr(Opcode Opc, uint8_t NumOps, unsigned UB,
                   unsigned LB, const FoldingSetNodeIDRef ID)
  : VASTValue(vastExpr, UB - LB), FastID(ID) {
  num_ops(NumOps);
  opc(Opc);
  ub(UB);
  lb(LB);
  lhs_wire_name(0);
  assert(num_ops() && ops() && "Unexpected empty operand list!");
}

std::string VASTModule::DirectClkEnAttr = "";
std::string VASTModule::ParallelCaseAttr = "";
std::string VASTModule::FullCaseAttr = "";

VASTModule::~VASTModule() {
  // Release all ports.
  Ports.clear();
  Wires.clear();
  Registers.clear();
  Slots.clear();
  Allocator.Reset();
  SymbolTable.clear();
  UniqueExprs.clear();

  delete &(DataPath.str());
  delete &(ControlBlock.str());
}

void VASTModule::printDatapath(raw_ostream &OS) const{
  for (WireVector::const_iterator I = Wires.begin(), E = Wires.end();
       I != E; ++I) {
    VASTWire *W = *I;
    // Do not print the trivial dead data-path.
    if (W->getAssigningValue() && (W->isPinned() || !W->use_empty()))
      W->printAssignment(OS);
  }
}

void VASTModule::printRegisterAssign(vlang_raw_ostream &OS) const {
  for (RegisterVector::const_iterator I = Registers.begin(), E = Registers.end();
       I != E; ++I)
    (*I)->printAssignment(OS);
}

void VASTModule::addSlotEnable(VASTSlot *S, VASTRegister *R, VASTValue *Cnd) {
  S->addEnable(R, new (Allocator.Allocate<VASTUse>()) VASTUse(Cnd, 0));
}

void VASTModule::addSlotDisable(VASTSlot *S, VASTRegister *R, VASTValue *Cnd) {
  S->addDisable(R, new (Allocator.Allocate<VASTUse>()) VASTUse(Cnd, 0));
}

void VASTModule::addSlotReady(VASTSlot *S, VASTValue *V, VASTValue *Cnd) {
  S->addReady(V, new (Allocator.Allocate<VASTUse>()) VASTUse(Cnd, 0));
}

void VASTModule::addSlotSucc(VASTSlot *S, VASTSlot *SuccS, VASTValue *V) {
  S->addSuccSlot(SuccS, new (Allocator.Allocate<VASTUse>()) VASTUse(V, 0));
}

void VASTModule::buildSlotLogic(VASTModule::StartIdxMapTy &StartIdxMap) {
  for (SlotVecTy::const_iterator I = Slots.begin(), E = Slots.end();I != E;++I)
    if (VASTSlot *S = *I) {
      S->buildCtrlLogic(*this);

      // Create a profile counter for each BB.
      if (EnableBBProfile) writeProfileCounters(S, StartIdxMap);
    }
}

void VASTModule::printModuleDecl(raw_ostream &OS) const {
  OS << "module " << getName() << "(\n";
  Ports.front()->print(OS.indent(4));
  for (PortVector::const_iterator I = Ports.begin() + 1, E = Ports.end();
       I != E; ++I) {
    OS << ",\n";
    (*I)->print(OS.indent(4));
  }
  OS << ");\n";
}

void VASTModule::printSignalDecl(raw_ostream &OS) {
  unsigned InlineThreshold = ExprInlineThreshold;
  if (InlineThreshold == 0) InlineThreshold = ~0;

  for (WireVector::const_iterator I = Wires.begin(), E = Wires.end();
       I != E; ++I) {
    VASTWire *W = *I;

    // Do not print the LUT inline.
    if (VASTExpr *E = W->getExpr()) {
      if (W->getWireType() == VASTWire::LUT || W->num_uses() > InlineThreshold){
        //assert(!E->use_empty() && "E is used by W atleast!");
        // Don't print the expression inline, print the lhs wire instead.
        // And pin W because it will be use as operand later.
        if (E->set_lhs_wire_name(W->getName())) W->Pin();
      }
    }

    // Print the declaration.
    if (W->use_empty() && !W->isPinned()) OS << "//";
    W->printDecl(OS);
    OS << "// uses " << W->num_uses() << " pinned " << W->isPinned() << '\n';
  }

  for (RegisterVector::const_iterator I = Registers.begin(), E = Registers.end();
       I != E; ++I) {
    (*I)->printDecl(OS);
    OS << "\n";
  }
}

void VASTModule::printRegisterReset(raw_ostream &OS) {
  for (RegisterVector::const_iterator I = Registers.begin(), E = Registers.end();
       I != E; ++I) {
    (*I)->printReset(OS);
    OS << "\n";
  }
}

VASTValue *VASTModule::buildNotExpr(VASTValue *U) {
  // Try to fold the not expression.
  if (VASTExpr *E = dyn_cast<VASTExpr>(U)) {
    if (E->getOpcode() == VASTExpr::dpNot) {
      // We should also propagate the bit slice information.
      return getOrCreateBitSlice(E->getOperand(0), E->getUB(), E->getLB());
    }
  } else if (VASTImmediate *Imm = dyn_cast<VASTImmediate>(U))
    return getOrCreateImmediate(~Imm->getValue(), Imm->getBitWidth());

  return buildExpr(VASTExpr::dpNot, U, U->getBitWidth());
}

VASTValue *VASTModule::getOrCreateBitSlice(VASTValue *U, uint8_t UB, uint8_t LB)
{
  unsigned OperandSize = U->getBitWidth();
  // Not a sub bitslice.
  if (UB == OperandSize && LB == 0) return U;

  // Try to fold the bitslice.
  VASTExpr *AssignExpr = 0;
  if (VASTExpr *E = dyn_cast<VASTExpr>(U) )
    AssignExpr = E;
  else if (VASTWire *W = dyn_cast<VASTWire>(U))
    AssignExpr = W->getExpr();

  if (AssignExpr && AssignExpr->getOpcode() == VASTExpr::dpAssign) {
    unsigned Offset = AssignExpr->getLB();
    UB += Offset;
    LB += Offset;
    return getOrCreateBitSlice(AssignExpr->getOperand(0), UB, LB);
  }

  assert(UB <= OperandSize && UB > LB && "Bad bit range!");
  // FIXME: We can name the expression when necessary.
  assert(isa<VASTNamedValue>(U) && cast<VASTNamedValue>(U)->getName()
         && *cast<VASTNamedValue>(U)->getName() != '\0'
         && "Cannot get bitslice of value without name!");

  VASTValue *Ops[] = { U };
  return createExpr(VASTExpr::dpAssign, Ops, UB, LB);
}

VASTValue *VASTModule::buildExpr(VASTExpr::Opcode Opc, VASTValue *Op,
                                 unsigned BitWidth) {
  VASTValue *Ops[] = { Op };
  return createExpr(Opc, Ops, BitWidth, 0);
}

VASTValue *VASTModule::flattenExprTree(VASTExpr::Opcode Opc,
                                       ArrayRef<VASTValue*> Ops,
                                       unsigned BitWidth) {
  SmallVector<VASTValue*, 8> NewOps;
  typedef const VASTUse *op_iterator;

  for (unsigned i = 0; i < Ops.size(); ++i) {
    // Try to flatten the expression tree.
    if (VASTExpr *Expr = dyn_cast<VASTExpr>(Ops[i])) {
      // Suppose Expr is flatten
      if (Expr->opc() == Opc) {
        for (op_iterator I = Expr->op_begin(), E = Expr->op_end(); I != E; ++I)
          NewOps.push_back((*I)->getAsInlineOperand());
        continue;
      }
    }

    NewOps.push_back(Ops[i]);
  }

  // If new operand is added, we may have new optimization opportunity.
  if (NewOps.size() != Ops.size()) return buildExpr(Opc, NewOps, BitWidth);
  // The expression that can perform tree flatten should be commutative.
  else return getOrCreateCommutativeExpr(Opc, NewOps, BitWidth);
}

VASTValue *VASTModule::buildLogicExpr(VASTExpr::Opcode Opc, VASTValue *LHS,
                                      VASTValue *RHS, unsigned BitWidth) {
  // Try to make RHS to be an constant.
  if (isa<VASTImmediate>(LHS)) std::swap(LHS, RHS);

  if (VASTImmediate *I = dyn_cast<VASTImmediate>(RHS)) {
    VASTValue *ValForRHSIsZero, *ValForRHSIsAllOnes;
    switch (Opc) {
    default: break;
    case VASTExpr::dpAnd: {
      ValForRHSIsZero = RHS;
      ValForRHSIsAllOnes = LHS;
      break;
    }
    case VASTExpr::dpOr: {
      ValForRHSIsZero = LHS;
      ValForRHSIsAllOnes = RHS;
      break;
    }
    }

    uint64_t ImmVal = getBitSlice64(I->getValue(), BitWidth);

    if (ImmVal == getBitSlice64(~0ull, BitWidth))  return ValForRHSIsAllOnes;
    else if (ImmVal == 0)                          return ValForRHSIsZero;
  }
  VASTValue *Ops[] = { LHS, RHS };
  return flattenExprTree(Opc, Ops, BitWidth);
}

VASTValue *VASTModule::buildExpr(VASTExpr::Opcode Opc, VASTValue *LHS,
                                 VASTValue *RHS, unsigned BitWidth) {
  switch (Opc) {
  default: break;
  case VASTExpr::dpAnd: case VASTExpr::dpOr: case VASTExpr::dpXor:
    return buildLogicExpr(Opc, LHS, RHS, BitWidth);
  case VASTExpr::dpAdd: {
    VASTValue *Ops[] = { LHS, RHS };
    return buildAddExpr(Opc, Ops, BitWidth);
  }
  case VASTExpr::dpMul: {
    VASTValue *Ops[] = { LHS, RHS };
    return buildMulExpr(Opc, Ops, BitWidth);
  }
  }

  VASTValue *Ops[] = { LHS, RHS };
  return createExpr(Opc, Ops, BitWidth, 0);
}

VASTValue *VASTModule::buildExpr(VASTExpr::Opcode Opc, VASTValue *Op0,
                                 VASTValue *Op1, VASTValue *Op2,
                                 unsigned BitWidth) {
  VASTValue *Ops[] = { Op0, Op1, Op2 };
  return buildExpr(Opc, Ops, BitWidth);
}

VASTValue *VASTModule::buildExpr(VASTExpr::Opcode Opc, ArrayRef<VASTValue*> Ops,
                                 unsigned BitWidth) {
  switch (Opc) {
  default: break;
  case VASTExpr::dpNot: case VASTExpr::dpAssign: {
    assert(Ops.size() == 1 && "Bad operand number!");
    return buildExpr(Opc, Ops[0], BitWidth);
  }
  case VASTExpr::dpAdd:  return buildAddExpr(Opc, Ops, BitWidth);

  case VASTExpr::dpMul:  return buildMulExpr(Opc, Ops, BitWidth);

  case VASTExpr::dpAnd: case VASTExpr::dpOr: {
    if (Ops.size() == 1)
      return Ops[0];
    else if(Ops.size() == 2)
      return buildLogicExpr(Opc, Ops[0], Ops[1], BitWidth);
    break;
  }
  }

  return createExpr(Opc, Ops, BitWidth, 0);
}

VASTValue *VASTModule::buildMulExpr(VASTExpr::Opcode Opc,
                                    ArrayRef<VASTValue*> Ops,
                                    unsigned BitWidth) {
  return flattenExprTree(Opc, Ops, BitWidth);
}

VASTValue *VASTModule::buildAddExpr(VASTExpr::Opcode Opc,
                                    ArrayRef<VASTValue*> Ops,
                                    unsigned BitWidth) {
  return flattenExprTree(Opc, Ops, BitWidth);
}

VASTValue *VASTModule::getOrCreateCommutativeExpr(VASTExpr::Opcode Opc,
                                                  ArrayRef<VASTValue*> Ops,
                                                  unsigned BitWidth) {
  SmallVector<VASTValue*, 4> ValueVec(Ops.begin(), Ops.end());
  std::sort(ValueVec.begin(), ValueVec.end());
  return createExpr(Opc, Ops, BitWidth, 0);
}

VASTValue *VASTModule::createExpr(VASTExpr::Opcode Opc,
                                  ArrayRef<VASTValue*> Ops,
                                  unsigned UB, unsigned LB) {
  assert(!Ops.empty() && "Unexpected empty expression");

  FoldingSetNodeID ID;

  // Profile the elements of VASTExpr.
  ID.AddInteger(Opc);
  ID.AddInteger(UB);
  ID.AddInteger(LB);
  for (unsigned i = 0; i < Ops.size(); ++i)
    ID.AddPointer(Ops[i]);

  void *IP = 0;
  if (VASTExpr *E = UniqueExprs.FindNodeOrInsertPos(ID, IP))
    return E;
  
  // If the Expression do not exist, allocate a new one.
  // Place the VASTUse array right after the VASTExpr.
  void *P = Allocator.Allocate(sizeof(VASTExpr) + Ops.size() * sizeof(VASTUse),
                               alignOf<VASTExpr>());
  VASTExpr *E = new (P) VASTExpr(Opc, Ops.size(), UB, LB,
                                 ID.Intern(Allocator));
  UniqueExprs.InsertNode(E, IP);

  // Initialize the use list.
  for (unsigned i = 0; i < Ops.size(); ++i)
    (void) new (E->ops() + i) VASTUse(Ops[i], E);

  return E;
}

VASTWire *VASTModule::buildAssignCnd(VASTSlot *Slot,
                                     SmallVectorImpl<VASTValue*> &Cnds,
                                     bool AddSlotActive) {
  // We only assign the Src to Dst when the given slot is active.
  if (AddSlotActive) Cnds.push_back(Slot->getActive()->getAsInlineOperand());
  VASTValue *AssignAtSlot = buildExpr(VASTExpr::dpAnd, Cnds, 1);
  VASTWire *Wire = Allocator.Allocate<VASTWire>();
  new (Wire) VASTWire(0, AssignAtSlot->getBitWidth(), "");
  assign(Wire, AssignAtSlot, VASTWire::AssignCond);
  Wire->setSlot(Slot->getSlotNum());
  // Recover the condition vector.
  if (AddSlotActive) Cnds.pop_back();

  return Wire;
}

void VASTModule::addAssignment(VASTRegister *Dst, VASTValue *Src, VASTSlot *Slot,
                               SmallVectorImpl<VASTValue*> &Cnds,
                               bool AddSlotActive) {
  if (Src) {
    VASTWire *Cnd = buildAssignCnd(Slot, Cnds, AddSlotActive);
    Dst->addAssignment(new (Allocator.Allocate<VASTUse>()) VASTUse(Src, 0), Cnd);
  }
}

VASTValue *VASTModule::assign(VASTWire *W, VASTValue *V, VASTWire::Type T) {
  if (W->getExpr() != V) W->assign(V, T);
  return W;
}

VASTValue *VASTModule::assignWithExtraDelay(VASTWire *W, VASTValue *V,
                                            unsigned latency) {
  if (W->getExpr() != V) W->assignWithExtraDelay(V, latency);
  return W;
}

bool VASTModule::eliminateConstRegisters() {
  bool Changed = false;
  typedef RegisterVector::iterator it;
  //for (it I = Registers.begin(), E = Registers.end(); I != E; ++I) {
    //VASTRegister *R = *I;

    // VASTUse Const = R->getConstantValue();

    //if (Const.isInvalid()) continue;

    // Replace the register by constant.
    // FIXME: Also check no one read the register before it is assign, otherwise
    // it is not safe to do the replacement.
    //if (replaceAndUpdateUseTree(R, Const))
    //  R->clearAssignments();

    // Changed = true;
  //}

  return Changed;
}

void VASTModule::print(raw_ostream &OS) const {
  // Print the verilog module?
}

VASTPort *VASTModule::addInputPort(const std::string &Name, unsigned BitWidth,
                                   PortTypes T /*= Others*/) {
  // DIRTYHACK: comment out the deceleration of the signal for ports.
  VASTWire *W = addWire(Name, BitWidth, "//");
  // Do not remove the wire for input port.
  W->setAsInput();

  VASTPort *Port = new (Allocator.Allocate<VASTPort>()) VASTPort(W, true);
  if (T < SpecialInPortEnd) {
    assert(Ports[T] == 0 && "Special port exist!");
    Ports[T] = Port;
    return Port;
  }

  // Return port is a output port.
  assert(T < RetPort && "Wrong port type!");
  if (T == ArgPort) {
    assert(NumArgPorts == Ports.size() - NumSpecialPort
      && "Unexpected port added before arg port!");
    ++NumArgPorts;
  }

  Ports.push_back(Port);
  return Port;
}

VASTPort *VASTModule::addOutputPort(const std::string &Name, unsigned BitWidth,
                                    PortTypes T /*= Others*/,
                                    bool isReg /*= true*/) {
  VASTSignal *V = 0;
  // DIRTYHACK: comment out the deceleration of the signal for ports.
  if (isReg) V = addRegister(Name, BitWidth, 0, "//");
  else       V = addWire(Name, BitWidth, "//");

  // Do not remove the signal for output port.
  V->Pin();

  VASTPort *Port = new (Allocator.Allocate<VASTPort>()) VASTPort(V, false);
  if (SpecialInPortEnd <= T && T < SpecialOutPortEnd) {
    assert(Ports[T] == 0 && "Special port exist!");
    Ports[T] = Port;
    return Port;
  }

  assert(T <= RetPort && "Wrong port type!");
  if (T == RetPort) {
    RetPortIdx = Ports.size();
    assert(RetPortIdx == NumArgPorts + NumSpecialPort
      && "Unexpected port added before return port!");
  }

  Ports.push_back(Port);
  return Port;
}

VASTRegister *VASTModule::addRegister(const std::string &Name, unsigned BitWidth,
                                      unsigned InitVal, const char *Attr) {
  SymEntTy &Entry = SymbolTable.GetOrCreateValue(Name);
  assert(Entry.second == 0 && "Symbol already exist!");
  VASTRegister *Reg = Allocator.Allocate<VASTRegister>();
  new (Reg) VASTRegister(Entry.getKeyData(), BitWidth, InitVal, Attr);
  Entry.second = Reg;
  Registers.push_back(Reg);

  return Reg;
}

VASTWire *VASTModule::addWire(const std::string &Name, unsigned BitWidth,
                              const char *Attr) {
  SymEntTy &Entry = SymbolTable.GetOrCreateValue(Name);
  assert(Entry.second == 0 && "Symbol already exist!");
  VASTWire *Wire = Allocator.Allocate<VASTWire>();
  new (Wire) VASTWire(Entry.getKeyData(), BitWidth, Attr);
  Entry.second = Wire;
  Wires.push_back(Wire);

  return Wire;
}

// Out of line virtual function to provide home for the class.
void VASTModule::anchor() {}

void VASTModule::writeProfileCounters(VASTSlot *S,
                                      VASTModule::StartIdxMapTy &StartIdxMap) {
  std::string BBCounter = "cnt" + utostr_32(S->getParentIdx());
  std::string FunctionCounter = "cnt" + getName();
  vlang_raw_ostream &CtrlS = getControlBlockBuffer();
  
  // Create the profile counter.
  // Write the counter for the function.
  if (S->getSlotNum() == 0) {
    addRegister(FunctionCounter, 64)->Pin();
    CtrlS.if_begin(getPortName(VASTModule::Finish));
    CtrlS << "$display(\"Module: " << getName();

    CtrlS << " total cycles" << "->%d\"," << FunctionCounter << ");\n";
    CtrlS.exit_block() << "\n";
  } else { // Dont count the ilde state at the moment.
    if (S->getParentIdx() == S->getSlotNum()) {
      unsigned ParentIdx = S->getParentIdx();
      addRegister(BBCounter, 64)->Pin();

      CtrlS.if_begin(getPortName(VASTModule::Finish));
      CtrlS << "$display(\"Module: " << getName();
      // Write the parent MBB name.
      if (ParentIdx) {
        const MachineBasicBlock *MBB = StartIdxMap.lookup(ParentIdx);
        CtrlS << " MBB#" << MBB->getNumber() << ": " << MBB->getName();
      }

      CtrlS << ' ' << "->%d\"," << BBCounter << ");\n";
      CtrlS.exit_block() << "\n";
    }

    // Increase the profile counter.
    if (S->isLeaderSlot()) {
      CtrlS.if_() << S->getRegister()->getName();
      for (unsigned i = S->alias_start(), e = S->alias_end(),
        k = S->alias_ii(); i < e; i += k) {
          CtrlS << '|' << getSlot(i)->getRegister()->getName();
      }

      CtrlS._then();
      CtrlS << BBCounter << " <= " << BBCounter << " +1;\n";
      CtrlS << FunctionCounter << " <= " << FunctionCounter << " +1;\n";
      CtrlS.exit_block() << "\n";
    }
  }
}


void VASTValue::print(raw_ostream &OS) const {
  printAsOperand(OS);
}

void VASTValue::printAsOperand(raw_ostream &OS, unsigned UB, unsigned LB) const {
  assert(0 && "VASTValue::printAsOperand should not be called!");
}

void VASTNamedValue::printAsOperand(raw_ostream &OS, unsigned UB,
                                    unsigned LB) const{
  OS << getName();
  if (UB) OS << verilogBitRange(UB, LB, getBitWidth() > 1);
}

bool VASTValue::replaceAllUseWith(VASTValue *To) {
  assert(To->getBitWidth() == getBitWidth() && "Bitwidth not match!");

  typedef VASTValue::use_iterator it;
  for (it I = use_begin(), E = use_end(); I != E; /*++I*/) {
    VASTUse *U = I.get();
    ++I;
    assert(U->getBitWidth() == To->getBitWidth() && "Bitwidth not match!");
    VASTValue *User = U->getUser();
    // Unlink from old list.
    removeUseFromList(U);
    // Move to new list.
    U->set(To);
    U->setUser(User);
  }

  return use_empty();
}

VASTValue::dp_dep_it VASTValue::dp_dep_begin(VASTValue *V) {
  switch (V->getASTType()) {
  case VASTNode::vastExpr: return cast<VASTExpr>(V)->op_begin();
  case VASTNode::vastWire: return cast<VASTWire>(V)->op_begin();
  default:  return VASTValue::dp_dep_it(0);
  }
  
}

VASTValue::dp_dep_it VASTValue::dp_dep_end(VASTValue *V) {
  switch (V->getASTType()) {
  case VASTNode::vastExpr: return cast<VASTExpr>(V)->op_end();
  case VASTNode::vastWire: return cast<VASTWire>(V)->op_end();
  default:  return VASTValue::dp_dep_it(0);
  }

}

void VASTImmediate::printAsOperand(raw_ostream &OS, unsigned UB, unsigned LB) const {
  assert(UB == getBitWidth() && LB == 0 && "Cannot print bitslice of Expr!");
  OS << verilogConstToStr(getValue(), getBitWidth(), false);
}

void VASTPort::print(raw_ostream &OS) const {
  if (isInput())
    OS << "input ";
  else
    OS << "output ";

  if (isRegister())
    OS << "reg";
  else
    OS << "wire";

  if (getBitWidth() > 1) OS << "[" << (getBitWidth() - 1) << ":0]";

  OS << ' ' << getName();
}

void VASTPort::printExternalDriver(raw_ostream &OS, uint64_t InitVal) const {
  if (isInput())
    // We need a reg to drive input port.
    OS << "reg";
  else
    // We need a wire to accept the output value from dut.
    OS << "wire";

  if (getBitWidth() > 1)
    OS << "[" << (getBitWidth() - 1) << ":0]";

  OS << ' ' << getName();

  if (isInput())
    OS << " = " << verilogConstToStr(InitVal, getBitWidth(), false);

  OS << ';';
}

std::string VASTPort::getExternalDriverStr(unsigned InitVal) const {
  std::string ret;
  raw_string_ostream ss(ret);
  printExternalDriver(ss, InitVal);
  ss.flush();
  return ret;
}

// Out of line virtual function to provide home for the class.
void VASTPort::anchor() {}

void VASTSignal::printDecl(raw_ostream &OS) const {
  OS << AttrStr << ' ';
  if (isa<VASTRegister>(this))
    OS << "reg";
  else
    OS << "wire";

  if (getBitWidth() > 1)
    OS << "[" << (getBitWidth() - 1) << ":0]";

  OS << ' ' << getName();

  if (isa<VASTRegister>(this))
    OS << " = " << verilogConstToStr(0, getBitWidth(), false);

  OS << ";";
}

//----------------------------------------------------------------------------//
// Operand printing helper functions.
static void printSignedOperand(raw_ostream &OS, const VASTUse &U) {
  OS << "$signed(";
  U->printAsOperand(OS);
  OS << ")";
}

static void printUnsignedOperand(raw_ostream &OS, const VASTUse &U) {
  U->printAsOperand(OS);
}

template<typename PrintOperandFN>
static void printSimpleOp(raw_ostream &OS, ArrayRef<VASTUse> Ops,
                          const char *Opc, PrintOperandFN &FN) {
  unsigned NumOps = Ops.size();
  assert(NumOps && "Unexpected zero operand!");
  FN(OS, Ops[0]);

  for (unsigned i = 1; i < NumOps; ++i) {
    OS << Opc;
    FN(OS, Ops[i]);
  }
}

static void printSimpleUnsignedOp(raw_ostream &OS, ArrayRef<VASTUse> Ops,
                                  const char *Opc) {
  printSimpleOp(OS, Ops, Opc, printUnsignedOperand);
}

//static void printSimpleSignedOp(raw_ostream &OS, ArrayRef<VASTUse> Ops,
//                                  const char *Opc) {
//  printSimpleOp(OS, Ops, Opc, printSignedOperand);
//}

//----------------------------------------------------------------------------//
// Generic datapath printing helper function.
static void printUnaryOp(raw_ostream &OS, const VASTUse &U, const char *Opc) {
  OS << Opc;
  U->printAsOperand(OS);
}

static void printSRAOp(raw_ostream &OS, ArrayRef<VASTUse> Ops) {
  printSignedOperand(OS, Ops[0]);
  OS << " >>> ";
  Ops[1]->printAsOperand(OS);
}

template<typename PrintOperandFN>
static void printCmpFU(raw_ostream &OS, ArrayRef<VASTUse> Ops,
                       PrintOperandFN &FN) {
  OS << "{ 3'bx, ((";
  // Port 4: gt.
  printSimpleOp<PrintOperandFN>(OS, Ops, " > ", FN);
  OS << ") ? 1'b1 : 1'b0), ((";
  // Port 3: gt.
  printSimpleOp<PrintOperandFN>(OS, Ops, " >= ", FN);
  OS << ") ? 1'b1 : 1'b0), ((";
  // Port 2: gt.
  printSimpleOp<PrintOperandFN>(OS, Ops, " == ", FN);
  OS << ") ? 1'b1 : 1'b0), ((";
  // Port 2: gt.
  printSimpleOp<PrintOperandFN>(OS, Ops, " != ", FN);
  OS << ") ? 1'b1 : 1'b0), 1'bx }";
}

static void printBitCat(raw_ostream &OS, ArrayRef<VASTUse> Ops) {
  OS << '{';
  printSimpleUnsignedOp(OS, Ops, " , ");
  OS << '}';
}

static void printBitRepeat(raw_ostream &OS, ArrayRef<VASTUse> Ops) {
  OS << '{' << cast<VASTImmediate>(Ops[1])->getValue() << '{';
  Ops[0]->printAsOperand(OS);
  OS << "}}";
}

static void printCombMux(raw_ostream &OS, const VASTWire *W) {
  VASTExpr *E = W->getExpr();
  unsigned NumOperands = E->num_operands();
  assert((NumOperands & 0x1) == 0 && "Expect even operand number for CombMUX!");

  // Handle the trivial case trivially: Only 1 input.
  if (NumOperands == 2) {
    printAssign(OS, W);
    E->getOperand(1)->printAsOperand(OS);
    OS << ";\n";
    return;
  }

  // Create the temporary signal.
  OS << "// Combinational MUX\n"
     << "reg " << verilogBitRange(W->getBitWidth()) << ' ' << W->getName()
     << "_mux_wire;\n";

  // Assign the temporary signal to the wire.
  printAssign(OS, W) << W->getName() << "_mux_wire;\n";

  // Print the mux logic.
  OS << "always @(*)begin  // begin mux logic\n";
  OS.indent(2) << VASTModule::ParallelCaseAttr << " case (1'b1)\n";
  for (unsigned i = 0; i < NumOperands; i+=2) {
    OS.indent(4);
    E->getOperand(i)->printAsOperand(OS);
    OS << ": " << W->getName() << "_mux_wire = ";
    E->getOperand(i + 1)->printAsOperand(OS);
    OS << ";\n";
  }
  // Write the default condition, otherwise latch will be inferred.
  OS.indent(4) << "default: " << W->getName() << "_mux_wire = "
               << W->getBitWidth() << "'bx;\n";
  OS.indent(2) << "endcase\nend  // end mux logic\n";
}

void VASTWire::printAsOperand(raw_ostream &OS, unsigned UB, unsigned LB) const {
  if (getName())
    VASTNamedValue::printAsOperand(OS, UB, LB);
  else {
    VASTValue *V = getAssigningValue();
    assert(V && "Cannot print wire as operand!");
    V->printAsOperand(OS, UB, LB);
  }
}

void VASTWire::printAssignment(raw_ostream &OS) const {
  VASTWire::Type T = getWireType();
  // Input ports do not have datapath.
  if (T == VASTWire::InputPort) return;

  VASTValue *V = getAssigningValue();
  assert(V && "Cannot print the wire!");

  if (VASTExpr *Expr = dyn_cast<VASTExpr>(V)) {
    // Dont know how to print black box.
    if (Expr->getOpcode() == VASTExpr::dpBlackBox) return;

    // MUX need special printing method.
    if (Expr->getOpcode() == VASTExpr::dpMux) {
      printCombMux(OS, this);
      return;
    }
  }

  printAssign(OS, this);
  V->print(OS);
  OS << ";\n";
}

void VASTExpr::printAsOperand(raw_ostream &OS, unsigned UB, unsigned LB) const {
  assert(UB == getUB() && LB == getLB() && "Cannot print bitslice of Expr!");
  if (const char *Name = lhs_wire_name()) {
    OS << Name << verilogBitRange(getBitWidth(), 0, false);
    return;
  }

  printAsOperandInteral(OS);
}

void VASTExpr::printAsOperandInteral(raw_ostream &OS) const {
  OS << '(';
  typedef ArrayRef<VASTUse> UseArray;

  switch (opc()) {
  case dpNot: printUnaryOp(OS, getOperand(0), " ~ ");  break;

  case dpAnd: printSimpleUnsignedOp(OS, getOperands(), " & "); break;
  case dpOr:  printSimpleUnsignedOp(OS, getOperands(), " | "); break;
  case dpXor: printSimpleUnsignedOp(OS, getOperands(), " ^ "); break;

  case dpRAnd:  printUnaryOp(OS, getOperand(0), "&");  break;
  case dpROr:   printUnaryOp(OS, getOperand(0), "|");  break;
  case dpRXor:  printUnaryOp(OS, getOperand(0), "^");  break;

  case dpSCmp:  printCmpFU(OS, getOperands(), printSignedOperand); break;
  case dpUCmp:  printCmpFU(OS, getOperands(), printUnsignedOperand); break;

  case dpAdd: printSimpleUnsignedOp(OS, getOperands(), " + "); break;
  case dpMul: printSimpleUnsignedOp(OS, getOperands(), " * "); break;
  case dpShl: printSimpleUnsignedOp(OS, getOperands(), " << ");break;
  case dpSRL: printSimpleUnsignedOp(OS, getOperands(), " >> ");break;
  case dpSRA: printSRAOp(OS, getOperands());                   break;

  case dpAssign: getOperand(0)->printAsOperand(OS, getUB(), getLB()); break;

  case dpBitCat:    printBitCat(OS, getOperands());    break;
  case dpBitRepeat: printBitRepeat(OS, getOperands()); break;

  default: llvm_unreachable("Unknown datapath opcode!"); break;
  }

  OS << ')';
}
