
// File generated by bridge version N-2018.03#7d02e3ca79#180723, Fri Jan 25 16:18:42 2019
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// bridge -oRelease/srl_test Release/srl_test.o -I/users/Cours/inf8505/12/Documents/inf8505/lab1/tinycore2/labs/lab5/lib -I/users/Cours/inf8505/12/Documents/inf8505/lab1/tinycore2/labs/lab5/lib/isg -g -D__tct_patch__=300 -m -T +work Release/chesswork -ptinycore2

// Release: ipd N-2018.03-SP3

Memory map for memory 'DM':

    Size   = 1024
    Width  = 16 bits
    Offset = 0
    Used   = 3

             0..         0 (         1 items) : Release/srl_test.o::a (Data, Global, .data.DM.1)
             1..         1 (         1 items) : Release/srl_test.o::b (Data, Global, .data.DM.1)
             2..         2 (         1 items) : Release/srl_test.o::c (Data, Global, .bss.DM.1)

Memory map for memory 'PM':

    Size   = 1024
    Width  = 14 bits
    Offset = 0
    Used   = 14

             0..        13 (        14 items) : Release/srl_test.o::_main (Function, Global, .text) (stack frame size = 0)

External symbols:

    _ctors_end = 0
    _ctors_start = 0
    _dtors_end = 0
    _dtors_start = 0
    _pc_end = 14
    _pc_start = 0

Section summary for memory 'DM':

       .bss       .data  File
 ----------  ----------  ----------
          1           2  Release/srl_test.o
 ----------  ----------  ----------
          1           2  Total

Section summary for memory 'PM':

      .text  File
 ----------  ----------
         14  Release/srl_test.o
 ----------  ----------
         14  Total

File summary:

Release/srl_test.o
                  DM                   3
                  PM                  14

