// Seed: 2122985565
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_5 = id_5;
  wire  id_6;
  logic id_7;
  ;
  assign id_4 = id_7;
endmodule
module module_1 #(
    parameter id_8 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire _id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_11,
      id_3,
      id_7,
      id_4
  );
  wire [1 : id_8] id_14, id_15;
  logic id_16;
  assign id_2 = id_13;
endmodule
