/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  reg [5:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[10] ^ in_data[51];
  assign celloutsig_0_34z = celloutsig_0_13z ^ celloutsig_0_2z;
  assign celloutsig_0_37z = celloutsig_0_35z ^ celloutsig_0_19z;
  assign celloutsig_0_43z = celloutsig_0_37z ^ celloutsig_0_27z;
  assign celloutsig_0_5z = celloutsig_0_0z ^ in_data[15];
  assign celloutsig_0_6z = celloutsig_0_5z ^ celloutsig_0_1z;
  assign celloutsig_1_1z = in_data[151] ^ in_data[149];
  assign celloutsig_1_6z = in_data[174] ^ celloutsig_1_1z;
  assign celloutsig_1_11z = celloutsig_1_6z ^ celloutsig_1_2z;
  assign celloutsig_1_13z = celloutsig_1_3z ^ celloutsig_1_6z;
  assign celloutsig_1_18z = celloutsig_1_13z ^ celloutsig_1_11z;
  assign celloutsig_0_8z = celloutsig_0_3z ^ celloutsig_0_0z;
  assign celloutsig_0_9z = celloutsig_0_0z ^ in_data[16];
  assign celloutsig_0_11z = celloutsig_0_3z ^ celloutsig_0_10z;
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[88];
  assign celloutsig_0_19z = celloutsig_0_9z ^ celloutsig_0_2z;
  assign celloutsig_0_2z = in_data[76] ^ celloutsig_0_0z;
  assign celloutsig_0_23z = celloutsig_0_11z ^ celloutsig_0_13z;
  assign celloutsig_0_25z = celloutsig_0_8z ^ in_data[40];
  assign celloutsig_0_0z = ~((in_data[73] & in_data[9]) | in_data[88]);
  assign celloutsig_0_35z = ~((celloutsig_0_34z & celloutsig_0_19z) | celloutsig_0_2z);
  assign celloutsig_0_4z = ~((in_data[33] & celloutsig_0_3z) | celloutsig_0_0z);
  assign celloutsig_0_46z = ~((celloutsig_0_20z & celloutsig_0_37z) | celloutsig_0_24z);
  assign celloutsig_0_56z = ~((celloutsig_0_24z & celloutsig_0_43z) | celloutsig_0_46z);
  assign celloutsig_0_57z = ~((celloutsig_0_3z & celloutsig_0_47z[1]) | celloutsig_0_19z);
  assign celloutsig_1_0z = ~((in_data[190] & in_data[173]) | in_data[128]);
  assign celloutsig_1_2z = ~((in_data[142] & celloutsig_1_1z) | in_data[177]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_2z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_0z) | 1'h0);
  assign celloutsig_0_7z = ~((celloutsig_0_6z & celloutsig_0_6z) | celloutsig_0_0z);
  assign celloutsig_1_19z = ~((celloutsig_1_3z & 1'h0) | celloutsig_1_5z);
  assign celloutsig_0_10z = ~((in_data[65] & celloutsig_0_3z) | celloutsig_0_6z);
  assign celloutsig_0_12z = ~((celloutsig_0_4z & celloutsig_0_11z) | celloutsig_0_10z);
  assign celloutsig_0_13z = ~((celloutsig_0_3z & celloutsig_0_0z) | celloutsig_0_6z);
  assign celloutsig_0_14z = ~((in_data[21] & celloutsig_0_6z) | in_data[23]);
  assign celloutsig_0_15z = ~((celloutsig_0_12z & in_data[38]) | celloutsig_0_2z);
  assign celloutsig_0_17z = ~((celloutsig_0_3z & celloutsig_0_2z) | celloutsig_0_14z);
  assign celloutsig_0_18z = ~((celloutsig_0_17z & celloutsig_0_13z) | celloutsig_0_10z);
  assign celloutsig_0_20z = ~((celloutsig_0_0z & celloutsig_0_7z) | celloutsig_0_2z);
  assign celloutsig_0_24z = ~((celloutsig_0_5z & celloutsig_0_18z) | celloutsig_0_13z);
  assign celloutsig_0_27z = ~((celloutsig_0_23z & celloutsig_0_15z) | celloutsig_0_24z);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_47z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_47z = { celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_37z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_24z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
