<stg><name>DebayerRandBatG_Pipeline_VITIS_LOOP_881_2</name>


<trans_list>

<trans id="336" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_0_0_0116317541765_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0116317541765_i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_0_0_0116217561767_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0116217561767_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %p_0_0_0116117581769_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0116117581769_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %right = alloca i32 1

]]></Node>
<StgValue><ssdm name="right"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %right_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %right_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %p_0_0_01185_217481777_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_01185_217481777_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %p_0_0_01184_217501779_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_01184_217501779_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %p_0_0_01183_217521781_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_01183_217521781_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %p_0_0_0_0_011551678_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_011551678_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %p_0_1_0_0_011561681_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_011561681_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %p_0_2_0_0_011571684_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_011571684_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgRgb, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgRB, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:15 %cmp59_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp59_i

]]></Node>
<StgValue><ssdm name="cmp59_i_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:16 %tmp = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %cmp203_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp203_i

]]></Node>
<StgValue><ssdm name="cmp203_i_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:18 %xor_i_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %xor_i

]]></Node>
<StgValue><ssdm name="xor_i_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:19 %tmp_11 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_52

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:20 %loopWidth_i_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %loopWidth_i

]]></Node>
<StgValue><ssdm name="loopWidth_i_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:21 %p_0_0_0_0_011551676_lcssa1720_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_011551676_lcssa1720_i

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_011551676_lcssa1720_i_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %p_0_1_0_0_011561679_lcssa1722_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_1_0_0_011561679_lcssa1722_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_011561679_lcssa1722_i_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %p_0_2_0_0_011571682_lcssa1724_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_2_0_0_011571682_lcssa1724_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_011571682_lcssa1724_i_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:24 %p_0_0_0116317541766_lcssa1802_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0116317541766_lcssa1802_i

]]></Node>
<StgValue><ssdm name="p_0_0_0116317541766_lcssa1802_i_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:25 %p_0_0_0116217561768_lcssa1804_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0116217561768_lcssa1804_i

]]></Node>
<StgValue><ssdm name="p_0_0_0116217561768_lcssa1804_i_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:26 %p_0_0_0116117581770_lcssa1806_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0116117581770_lcssa1806_i

]]></Node>
<StgValue><ssdm name="p_0_0_0116117581770_lcssa1806_i_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:27 %p_0_0_0_0_011491771_lcssa1808_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_011491771_lcssa1808_i

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_011491771_lcssa1808_i_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:28 %p_0_1_0_0_011501773_lcssa1810_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_1_0_0_011501773_lcssa1810_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_011501773_lcssa1810_i_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:29 %p_0_2_0_0_011511775_lcssa1812_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_2_0_0_011511775_lcssa1812_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_011511775_lcssa1812_i_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:30 %p_0_0_01185_217481778_lcssa1814_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_01185_217481778_lcssa1814_i

]]></Node>
<StgValue><ssdm name="p_0_0_01185_217481778_lcssa1814_i_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:31 %p_0_0_01184_217501780_lcssa1816_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_01184_217501780_lcssa1816_i

]]></Node>
<StgValue><ssdm name="p_0_0_01184_217501780_lcssa1816_i_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:32 %p_0_0_01183_217521782_lcssa1818_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_01183_217521782_lcssa1818_i

]]></Node>
<StgValue><ssdm name="p_0_0_01183_217521782_lcssa1818_i_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="64">
<![CDATA[
newFuncRoot:33 %lineBuffer_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="lineBuffer_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="64">
<![CDATA[
newFuncRoot:34 %lineBuffer = alloca i64 1

]]></Node>
<StgValue><ssdm name="lineBuffer"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i8 %p_0_2_0_0_011571682_lcssa1724_i_read, i8 %p_0_2_0_0_011571684_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i8 %p_0_1_0_0_011561679_lcssa1722_i_read, i8 %p_0_1_0_0_011561681_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i8 %p_0_0_0_0_011551676_lcssa1720_i_read, i8 %p_0_0_0_0_011551678_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i8 %p_0_0_01183_217521782_lcssa1818_i_read, i8 %p_0_0_01183_217521781_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i8 %p_0_0_01184_217501780_lcssa1816_i_read, i8 %p_0_0_01184_217501779_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i8 %p_0_0_01185_217481778_lcssa1814_i_read, i8 %p_0_0_01185_217481777_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:41 %store_ln1018 = store i8 %p_0_2_0_0_011511775_lcssa1812_i_read, i8 %right_2

]]></Node>
<StgValue><ssdm name="store_ln1018"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:42 %store_ln1018 = store i8 %p_0_1_0_0_011501773_lcssa1810_i_read, i8 %right_1

]]></Node>
<StgValue><ssdm name="store_ln1018"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:43 %store_ln1018 = store i8 %p_0_0_0_0_011491771_lcssa1808_i_read, i8 %right

]]></Node>
<StgValue><ssdm name="store_ln1018"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:44 %store_ln0 = store i8 %p_0_0_0116117581770_lcssa1806_i_read, i8 %p_0_0_0116117581769_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:45 %store_ln0 = store i8 %p_0_0_0116217561768_lcssa1804_i_read, i8 %p_0_0_0116217561767_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:46 %store_ln0 = store i8 %p_0_0_0116317541766_lcssa1802_i_read, i8 %p_0_0_0116317541765_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:47 %store_ln851 = store i12 0, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln851"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:48 %br_ln881 = br void %for.body14.i

]]></Node>
<StgValue><ssdm name="br_ln881"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body14.i:0 %z = load i12 %x

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body14.i:13 %icmp_ln881 = icmp_eq  i12 %z, i12 %loopWidth_i_read

]]></Node>
<StgValue><ssdm name="icmp_ln881"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body14.i:15 %x_8 = add i12 %z, i12 1

]]></Node>
<StgValue><ssdm name="x_8"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body14.i:16 %br_ln881 = br i1 %icmp_ln881, void %for.body14.split.i, void %for.inc485.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln881"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="12">
<![CDATA[
for.body14.split.i:0 %trunc_ln881 = trunc i12 %z

]]></Node>
<StgValue><ssdm name="trunc_ln881"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="12">
<![CDATA[
for.body14.split.i:3 %zext_ln881 = zext i12 %x_8

]]></Node>
<StgValue><ssdm name="zext_ln881"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body14.split.i:4 %icmp_ln891 = icmp_ult  i12 %z, i12 %tmp

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_894_3.i:0 %lineBuffer_addr = getelementptr i24 %lineBuffer, i64 0, i64 %zext_ln881

]]></Node>
<StgValue><ssdm name="lineBuffer_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="12">
<![CDATA[
VITIS_LOOP_894_3.i:1 %LineBufVal = load i12 %lineBuffer_addr

]]></Node>
<StgValue><ssdm name="LineBufVal"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_894_3.i:5 %lineBuffer_2_addr = getelementptr i24 %lineBuffer_2, i64 0, i64 %zext_ln881

]]></Node>
<StgValue><ssdm name="lineBuffer_2_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_940_11.i:3 %cmp161_i = icmp_eq  i12 %z, i12 0

]]></Node>
<StgValue><ssdm name="cmp161_i"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body290_ifconv.i:15 %xor_ln1014 = xor i1 %tmp_11, i1 %trunc_ln881

]]></Node>
<StgValue><ssdm name="xor_ln1014"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body290_ifconv.i:16 %xor_ln1014_1 = xor i1 %xor_ln1014, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1014_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="15" op_0_bw="1">
<![CDATA[
for.body290_ifconv.i:17 %zext_ln1014 = zext i1 %xor_ln1014_1

]]></Node>
<StgValue><ssdm name="zext_ln1014"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body290_ifconv.i:18 %icmp_ln1014 = icmp_eq  i15 %xor_i_read, i15 %zext_ln1014

]]></Node>
<StgValue><ssdm name="icmp_ln1014"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body290_ifconv.i:159 %icmp_ln1052 = icmp_ne  i12 %z, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln1052"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body290_ifconv.i:160 %and_ln1052 = and i1 %cmp203_i_read, i1 %icmp_ln1052

]]></Node>
<StgValue><ssdm name="and_ln1052"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body290_ifconv.i:161 %br_ln1052 = br i1 %and_ln1052, void %for.inc482.i, void %if.then480.i

]]></Node>
<StgValue><ssdm name="br_ln1052"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc482.i:3 %store_ln851 = store i12 %x_8, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln851"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="12">
<![CDATA[
VITIS_LOOP_894_3.i:1 %LineBufVal = load i12 %lineBuffer_addr

]]></Node>
<StgValue><ssdm name="LineBufVal"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="24">
<![CDATA[
VITIS_LOOP_894_3.i:2 %trunc_ln902 = trunc i24 %LineBufVal

]]></Node>
<StgValue><ssdm name="trunc_ln902"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_894_3.i:3 %tmp_i1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_894_3.i:4 %tmp_1_i2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1_i2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="12">
<![CDATA[
VITIS_LOOP_894_3.i:6 %LineBufVal_3 = load i12 %lineBuffer_2_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_3"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_894_3.i:10 %br_ln911 = br i1 %cmp59_i_read, void %VITIS_LOOP_940_11.i, void %VITIS_LOOP_914_7.i

]]></Node>
<StgValue><ssdm name="br_ln911"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_914_7.i:0 %InPix = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %imgRB

]]></Node>
<StgValue><ssdm name="InPix"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="24">
<![CDATA[
VITIS_LOOP_914_7.i:1 %trunc_ln913 = trunc i24 %InPix

]]></Node>
<StgValue><ssdm name="trunc_ln913"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_914_7.i:2 %trunc_ln913_1_i = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %InPix, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln913_1_i"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_914_7.i:3 %trunc_ln913_2_i = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %InPix, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln913_2_i"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
VITIS_LOOP_914_7.i:4 %store_ln812 = store i24 %InPix, i12 %lineBuffer_addr

]]></Node>
<StgValue><ssdm name="store_ln812"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
<literal name="cmp59_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_914_7.i:5 %br_ln925 = br void %VITIS_LOOP_940_11.i

]]></Node>
<StgValue><ssdm name="br_ln925"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body14.i:1 %p_0_0_0116317541765_i_load = load i8 %p_0_0_0116317541765_i

]]></Node>
<StgValue><ssdm name="p_0_0_0116317541765_i_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body14.i:2 %p_0_0_0116217561767_i_load = load i8 %p_0_0_0116217561767_i

]]></Node>
<StgValue><ssdm name="p_0_0_0116217561767_i_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body14.i:3 %p_0_0_0116117581769_i_load = load i8 %p_0_0_0116117581769_i

]]></Node>
<StgValue><ssdm name="p_0_0_0116117581769_i_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body14.i:4 %right_3 = load i8 %right

]]></Node>
<StgValue><ssdm name="right_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body14.i:5 %right_4 = load i8 %right_1

]]></Node>
<StgValue><ssdm name="right_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body14.i:6 %right_5 = load i8 %right_2

]]></Node>
<StgValue><ssdm name="right_5"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body14.i:7 %p_0_0_01185_217481777_i_load = load i8 %p_0_0_01185_217481777_i

]]></Node>
<StgValue><ssdm name="p_0_0_01185_217481777_i_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body14.i:8 %p_0_0_01184_217501779_i_load = load i8 %p_0_0_01184_217501779_i

]]></Node>
<StgValue><ssdm name="p_0_0_01184_217501779_i_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body14.i:9 %p_0_0_01183_217521781_i_load = load i8 %p_0_0_01183_217521781_i

]]></Node>
<StgValue><ssdm name="p_0_0_01183_217521781_i_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body14.i:10 %p_0_0_0_0_011551678_i_load = load i8 %p_0_0_0_0_011551678_i

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_011551678_i_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body14.i:11 %p_0_1_0_0_011561681_i_load = load i8 %p_0_1_0_0_011561681_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_011561681_i_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body14.i:12 %p_0_2_0_0_011571684_i_load = load i8 %p_0_2_0_0_011571684_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_011571684_i_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body14.i:14 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3841, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body14.split.i:1 %specpipeline_ln884 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln884"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body14.split.i:2 %specloopname_ln881 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln881"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body14.split.i:5 %br_ln891 = br i1 %icmp_ln891, void %for.body290_ifconv.i, void %VITIS_LOOP_894_3.i

]]></Node>
<StgValue><ssdm name="br_ln891"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="12">
<![CDATA[
VITIS_LOOP_894_3.i:6 %LineBufVal_3 = load i12 %lineBuffer_2_addr

]]></Node>
<StgValue><ssdm name="LineBufVal_3"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="24">
<![CDATA[
VITIS_LOOP_894_3.i:7 %trunc_ln902_1 = trunc i24 %LineBufVal_3

]]></Node>
<StgValue><ssdm name="trunc_ln902_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_894_3.i:8 %tmp_3_i3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3_i3"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_894_3.i:9 %tmp_4_i4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_3, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_4_i4"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_940_11.i:0 %p_0_0_01183_21752_ph_i = phi i8 %trunc_ln913_2_i, void %VITIS_LOOP_914_7.i, i8 %tmp_1_i2, void %VITIS_LOOP_894_3.i

]]></Node>
<StgValue><ssdm name="p_0_0_01183_21752_ph_i"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_940_11.i:1 %p_0_0_01184_21750_ph_i = phi i8 %trunc_ln913_1_i, void %VITIS_LOOP_914_7.i, i8 %tmp_i1, void %VITIS_LOOP_894_3.i

]]></Node>
<StgValue><ssdm name="p_0_0_01184_21750_ph_i"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_940_11.i:2 %p_0_0_01185_21748_ph_i = phi i8 %trunc_ln913, void %VITIS_LOOP_914_7.i, i8 %trunc_ln902, void %VITIS_LOOP_894_3.i

]]></Node>
<StgValue><ssdm name="p_0_0_01185_21748_ph_i"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:4 %select_ln957 = select i1 %cmp161_i, i8 %trunc_ln902, i8 %right_3

]]></Node>
<StgValue><ssdm name="select_ln957"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:5 %select_ln957_1 = select i1 %cmp161_i, i8 %tmp_i1, i8 %right_4

]]></Node>
<StgValue><ssdm name="select_ln957_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:6 %select_ln957_2 = select i1 %cmp161_i, i8 %tmp_1_i2, i8 %right_5

]]></Node>
<StgValue><ssdm name="select_ln957_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:7 %select_ln957_3 = select i1 %cmp161_i, i8 %trunc_ln902, i8 %p_0_0_0_0_011551678_i_load

]]></Node>
<StgValue><ssdm name="select_ln957_3"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:8 %select_ln957_4 = select i1 %cmp161_i, i8 %tmp_i1, i8 %p_0_1_0_0_011561681_i_load

]]></Node>
<StgValue><ssdm name="select_ln957_4"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:9 %select_ln957_5 = select i1 %cmp161_i, i8 %tmp_1_i2, i8 %p_0_2_0_0_011571684_i_load

]]></Node>
<StgValue><ssdm name="select_ln957_5"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:10 %select_ln957_6 = select i1 %cmp161_i, i8 %tmp_4_i4, i8 %p_0_0_0116117581769_i_load

]]></Node>
<StgValue><ssdm name="select_ln957_6"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:11 %select_ln957_7 = select i1 %cmp161_i, i8 %tmp_3_i3, i8 %p_0_0_0116217561767_i_load

]]></Node>
<StgValue><ssdm name="select_ln957_7"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:12 %select_ln957_8 = select i1 %cmp161_i, i8 %trunc_ln902_1, i8 %p_0_0_0116317541765_i_load

]]></Node>
<StgValue><ssdm name="select_ln957_8"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:13 %select_ln957_9 = select i1 %cmp161_i, i8 %p_0_0_01183_21752_ph_i, i8 %p_0_0_01183_217521781_i_load

]]></Node>
<StgValue><ssdm name="select_ln957_9"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:14 %select_ln957_10 = select i1 %cmp161_i, i8 %p_0_0_01184_21750_ph_i, i8 %p_0_0_01184_217501779_i_load

]]></Node>
<StgValue><ssdm name="select_ln957_10"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:15 %select_ln957_11 = select i1 %cmp161_i, i8 %p_0_0_01185_21748_ph_i, i8 %p_0_0_01185_217481777_i_load

]]></Node>
<StgValue><ssdm name="select_ln957_11"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:16 %PixBufVal_4 = select i1 %cmp203_i_read, i8 %tmp_1_i2, i8 %p_0_0_01183_21752_ph_i

]]></Node>
<StgValue><ssdm name="PixBufVal_4"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:17 %PixBufVal_3 = select i1 %cmp203_i_read, i8 %tmp_i1, i8 %p_0_0_01184_21750_ph_i

]]></Node>
<StgValue><ssdm name="PixBufVal_3"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:18 %PixBufVal = select i1 %cmp203_i_read, i8 %trunc_ln902, i8 %p_0_0_01185_21748_ph_i

]]></Node>
<StgValue><ssdm name="PixBufVal"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
VITIS_LOOP_940_11.i:19 %LineBufVal_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %PixBufVal_4, i8 %PixBufVal_3, i8 %PixBufVal

]]></Node>
<StgValue><ssdm name="LineBufVal_4"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="24" op_1_bw="12" op_2_bw="0">
<![CDATA[
VITIS_LOOP_940_11.i:20 %store_ln987 = store i24 %LineBufVal_4, i12 %lineBuffer_2_addr

]]></Node>
<StgValue><ssdm name="store_ln987"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_940_11.i:21 %store_ln913 = store i8 %p_0_0_01183_21752_ph_i, i8 %p_0_0_01183_217521781_i

]]></Node>
<StgValue><ssdm name="store_ln913"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_940_11.i:22 %store_ln913 = store i8 %p_0_0_01184_21750_ph_i, i8 %p_0_0_01184_217501779_i

]]></Node>
<StgValue><ssdm name="store_ln913"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_940_11.i:23 %store_ln913 = store i8 %p_0_0_01185_21748_ph_i, i8 %p_0_0_01185_217481777_i

]]></Node>
<StgValue><ssdm name="store_ln913"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_940_11.i:24 %store_ln1018 = store i8 %tmp_1_i2, i8 %right_2

]]></Node>
<StgValue><ssdm name="store_ln1018"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_940_11.i:25 %store_ln1018 = store i8 %tmp_i1, i8 %right_1

]]></Node>
<StgValue><ssdm name="store_ln1018"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_940_11.i:26 %store_ln1018 = store i8 %trunc_ln902, i8 %right

]]></Node>
<StgValue><ssdm name="store_ln1018"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_940_11.i:27 %store_ln902 = store i8 %tmp_4_i4, i8 %p_0_0_0116117581769_i

]]></Node>
<StgValue><ssdm name="store_ln902"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_940_11.i:28 %store_ln902 = store i8 %tmp_3_i3, i8 %p_0_0_0116217561767_i

]]></Node>
<StgValue><ssdm name="store_ln902"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_940_11.i:29 %store_ln902 = store i8 %trunc_ln902_1, i8 %p_0_0_0116317541765_i

]]></Node>
<StgValue><ssdm name="store_ln902"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_940_11.i:30 %br_ln989 = br void %for.body290_ifconv.i

]]></Node>
<StgValue><ssdm name="br_ln989"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body290_ifconv.i:6 %pix_8 = phi i8 %select_ln957_2, void %VITIS_LOOP_940_11.i, i8 %right_5, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="pix_8"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body290_ifconv.i:7 %pix_7 = phi i8 %select_ln957_1, void %VITIS_LOOP_940_11.i, i8 %right_4, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="pix_7"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body290_ifconv.i:8 %pix = phi i8 %select_ln957, void %VITIS_LOOP_940_11.i, i8 %right_3, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="pix"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc482.i:0 %store_ln957 = store i8 %pix_8, i8 %p_0_2_0_0_011571684_i

]]></Node>
<StgValue><ssdm name="store_ln957"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc482.i:1 %store_ln957 = store i8 %pix_7, i8 %p_0_1_0_0_011561681_i

]]></Node>
<StgValue><ssdm name="store_ln957"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc482.i:2 %store_ln957 = store i8 %pix, i8 %p_0_0_0_0_011551678_i

]]></Node>
<StgValue><ssdm name="store_ln957"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
for.inc482.i:4 %br_ln881 = br void %for.body14.i

]]></Node>
<StgValue><ssdm name="br_ln881"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body290_ifconv.i:0 %down_2 = phi i8 %select_ln957_9, void %VITIS_LOOP_940_11.i, i8 %p_0_0_01183_217521781_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="down_2"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body290_ifconv.i:1 %down_1 = phi i8 %select_ln957_10, void %VITIS_LOOP_940_11.i, i8 %p_0_0_01184_217501779_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="down_1"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body290_ifconv.i:2 %down = phi i8 %select_ln957_11, void %VITIS_LOOP_940_11.i, i8 %p_0_0_01185_217481777_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="down"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body290_ifconv.i:3 %left_2 = phi i8 %select_ln957_5, void %VITIS_LOOP_940_11.i, i8 %p_0_2_0_0_011571684_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="left_2"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body290_ifconv.i:4 %left_1 = phi i8 %select_ln957_4, void %VITIS_LOOP_940_11.i, i8 %p_0_1_0_0_011561681_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="left_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body290_ifconv.i:5 %left = phi i8 %select_ln957_3, void %VITIS_LOOP_940_11.i, i8 %p_0_0_0_0_011551678_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body290_ifconv.i:9 %up_2 = phi i8 %select_ln957_6, void %VITIS_LOOP_940_11.i, i8 %p_0_0_0116117581769_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="up_2"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body290_ifconv.i:10 %up_1 = phi i8 %select_ln957_7, void %VITIS_LOOP_940_11.i, i8 %p_0_0_0116217561767_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="up_1"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body290_ifconv.i:11 %up = phi i8 %select_ln957_8, void %VITIS_LOOP_940_11.i, i8 %p_0_0_0116317541765_i_load, void %for.body14.split.i

]]></Node>
<StgValue><ssdm name="up"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body290_ifconv.i:12 %right_load_1 = load i8 %right

]]></Node>
<StgValue><ssdm name="right_load_1"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body290_ifconv.i:13 %right_1_load_1 = load i8 %right_1

]]></Node>
<StgValue><ssdm name="right_1_load_1"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body290_ifconv.i:14 %right_2_load_1 = load i8 %right_2

]]></Node>
<StgValue><ssdm name="right_2_load_1"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:19 %zext_ln1023 = zext i8 %left

]]></Node>
<StgValue><ssdm name="zext_ln1023"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:20 %zext_ln1023_1 = zext i8 %right_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1023_1"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:21 %sub_ln1023 = sub i9 %zext_ln1023, i9 %zext_ln1023_1

]]></Node>
<StgValue><ssdm name="sub_ln1023"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:22 %trunc_ln61 = trunc i9 %sub_ln1023

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body290_ifconv.i:23 %sub_ln61 = sub i8 0, i8 %trunc_ln61

]]></Node>
<StgValue><ssdm name="sub_ln61"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body290_ifconv.i:24 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %sub_ln1023, i32 8

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body290_ifconv.i:25 %DRh = select i1 %tmp_12, i8 %sub_ln61, i8 %trunc_ln61

]]></Node>
<StgValue><ssdm name="DRh"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:26 %zext_ln1024 = zext i8 %up

]]></Node>
<StgValue><ssdm name="zext_ln1024"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:27 %zext_ln1024_1 = zext i8 %down

]]></Node>
<StgValue><ssdm name="zext_ln1024_1"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:28 %sub_ln1024 = sub i9 %zext_ln1024, i9 %zext_ln1024_1

]]></Node>
<StgValue><ssdm name="sub_ln1024"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:29 %trunc_ln61_4 = trunc i9 %sub_ln1024

]]></Node>
<StgValue><ssdm name="trunc_ln61_4"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body290_ifconv.i:30 %sub_ln61_4 = sub i8 0, i8 %trunc_ln61_4

]]></Node>
<StgValue><ssdm name="sub_ln61_4"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body290_ifconv.i:31 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %sub_ln1024, i32 8

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body290_ifconv.i:32 %DRv = select i1 %tmp_13, i8 %sub_ln61_4, i8 %trunc_ln61_4

]]></Node>
<StgValue><ssdm name="DRv"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:33 %zext_ln1025 = zext i8 %left_1

]]></Node>
<StgValue><ssdm name="zext_ln1025"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:34 %zext_ln1025_1 = zext i8 %right_1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1025_1"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:35 %sub_ln1025 = sub i9 %zext_ln1025, i9 %zext_ln1025_1

]]></Node>
<StgValue><ssdm name="sub_ln1025"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:36 %trunc_ln61_5 = trunc i9 %sub_ln1025

]]></Node>
<StgValue><ssdm name="trunc_ln61_5"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body290_ifconv.i:37 %sub_ln61_5 = sub i8 0, i8 %trunc_ln61_5

]]></Node>
<StgValue><ssdm name="sub_ln61_5"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body290_ifconv.i:38 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %sub_ln1025, i32 8

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body290_ifconv.i:39 %DGh = select i1 %tmp_14, i8 %sub_ln61_5, i8 %trunc_ln61_5

]]></Node>
<StgValue><ssdm name="DGh"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:40 %zext_ln1026 = zext i8 %up_1

]]></Node>
<StgValue><ssdm name="zext_ln1026"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:41 %zext_ln1026_1 = zext i8 %down_1

]]></Node>
<StgValue><ssdm name="zext_ln1026_1"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:42 %sub_ln1026 = sub i9 %zext_ln1026, i9 %zext_ln1026_1

]]></Node>
<StgValue><ssdm name="sub_ln1026"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:43 %trunc_ln61_6 = trunc i9 %sub_ln1026

]]></Node>
<StgValue><ssdm name="trunc_ln61_6"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body290_ifconv.i:44 %sub_ln61_6 = sub i8 0, i8 %trunc_ln61_6

]]></Node>
<StgValue><ssdm name="sub_ln61_6"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body290_ifconv.i:45 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %sub_ln1026, i32 8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body290_ifconv.i:46 %DGv = select i1 %tmp_15, i8 %sub_ln61_6, i8 %trunc_ln61_6

]]></Node>
<StgValue><ssdm name="DGv"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:47 %zext_ln1027 = zext i8 %left_2

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:48 %zext_ln1027_1 = zext i8 %right_2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1027_1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:49 %sub_ln1027 = sub i9 %zext_ln1027, i9 %zext_ln1027_1

]]></Node>
<StgValue><ssdm name="sub_ln1027"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:50 %trunc_ln61_7 = trunc i9 %sub_ln1027

]]></Node>
<StgValue><ssdm name="trunc_ln61_7"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body290_ifconv.i:51 %sub_ln61_7 = sub i8 0, i8 %trunc_ln61_7

]]></Node>
<StgValue><ssdm name="sub_ln61_7"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:54 %zext_ln1028 = zext i8 %up_2

]]></Node>
<StgValue><ssdm name="zext_ln1028"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:55 %zext_ln1028_1 = zext i8 %down_2

]]></Node>
<StgValue><ssdm name="zext_ln1028_1"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:56 %sub_ln1028 = sub i9 %zext_ln1028, i9 %zext_ln1028_1

]]></Node>
<StgValue><ssdm name="sub_ln1028"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:57 %trunc_ln61_8 = trunc i9 %sub_ln1028

]]></Node>
<StgValue><ssdm name="trunc_ln61_8"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body290_ifconv.i:58 %sub_ln61_8 = sub i8 0, i8 %trunc_ln61_8

]]></Node>
<StgValue><ssdm name="sub_ln61_8"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:61 %zext_ln1030 = zext i8 %DRh

]]></Node>
<StgValue><ssdm name="zext_ln1030"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:62 %zext_ln1030_1 = zext i8 %DGh

]]></Node>
<StgValue><ssdm name="zext_ln1030_1"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:63 %add_ln1030 = add i9 %zext_ln1030, i9 %zext_ln1030_1

]]></Node>
<StgValue><ssdm name="add_ln1030"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:67 %zext_ln1030_4 = zext i8 %DRv

]]></Node>
<StgValue><ssdm name="zext_ln1030_4"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:68 %zext_ln1030_5 = zext i8 %DGv

]]></Node>
<StgValue><ssdm name="zext_ln1030_5"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:69 %add_ln1030_2 = add i9 %zext_ln1030_4, i9 %zext_ln1030_5

]]></Node>
<StgValue><ssdm name="add_ln1030_2"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:74 %sub_ln1033 = sub i9 %zext_ln1025, i9 %zext_ln1023

]]></Node>
<StgValue><ssdm name="sub_ln1033"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:75 %sub_ln1033_1 = sub i9 %zext_ln1025_1, i9 %zext_ln1023_1

]]></Node>
<StgValue><ssdm name="sub_ln1033_1"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:76 %sext_ln1033 = sext i9 %sub_ln1033

]]></Node>
<StgValue><ssdm name="sext_ln1033"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:77 %sext_ln1033_1 = sext i9 %sub_ln1033_1

]]></Node>
<StgValue><ssdm name="sext_ln1033_1"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body290_ifconv.i:78 %add_ln1033 = add i10 %sext_ln1033, i10 %sext_ln1033_1

]]></Node>
<StgValue><ssdm name="add_ln1033"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:90 %sub_ln1034 = sub i9 %zext_ln1025, i9 %zext_ln1027

]]></Node>
<StgValue><ssdm name="sub_ln1034"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:91 %sub_ln1034_1 = sub i9 %zext_ln1025_1, i9 %zext_ln1027_1

]]></Node>
<StgValue><ssdm name="sub_ln1034_1"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:92 %sext_ln1034 = sext i9 %sub_ln1034

]]></Node>
<StgValue><ssdm name="sext_ln1034"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:93 %sext_ln1034_1 = sext i9 %sub_ln1034_1

]]></Node>
<StgValue><ssdm name="sext_ln1034_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body290_ifconv.i:94 %add_ln1034 = add i10 %sext_ln1034, i10 %sext_ln1034_1

]]></Node>
<StgValue><ssdm name="add_ln1034"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:105 %sub_ln1039 = sub i9 %zext_ln1026, i9 %zext_ln1024

]]></Node>
<StgValue><ssdm name="sub_ln1039"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:106 %sub_ln1039_1 = sub i9 %zext_ln1026_1, i9 %zext_ln1024_1

]]></Node>
<StgValue><ssdm name="sub_ln1039_1"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:107 %sext_ln1039 = sext i9 %sub_ln1039

]]></Node>
<StgValue><ssdm name="sext_ln1039"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:108 %sext_ln1039_1 = sext i9 %sub_ln1039_1

]]></Node>
<StgValue><ssdm name="sext_ln1039_1"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body290_ifconv.i:109 %add_ln1039 = add i10 %sext_ln1039, i10 %sext_ln1039_1

]]></Node>
<StgValue><ssdm name="add_ln1039"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body290_ifconv.i:111 %sub_ln1039_2 = sub i10 0, i10 %add_ln1039

]]></Node>
<StgValue><ssdm name="sub_ln1039_2"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body290_ifconv.i:112 %trunc_ln1039_2_i = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1039_2, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln1039_2_i"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:120 %sub_ln1040 = sub i9 %zext_ln1026, i9 %zext_ln1028

]]></Node>
<StgValue><ssdm name="sub_ln1040"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body290_ifconv.i:121 %sub_ln1040_1 = sub i9 %zext_ln1026_1, i9 %zext_ln1028_1

]]></Node>
<StgValue><ssdm name="sub_ln1040_1"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:122 %sext_ln1040 = sext i9 %sub_ln1040

]]></Node>
<StgValue><ssdm name="sext_ln1040"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:123 %sext_ln1040_1 = sext i9 %sub_ln1040_1

]]></Node>
<StgValue><ssdm name="sext_ln1040_1"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body290_ifconv.i:124 %add_ln1040 = add i10 %sext_ln1040, i10 %sext_ln1040_1

]]></Node>
<StgValue><ssdm name="add_ln1040"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body290_ifconv.i:126 %sub_ln1040_2 = sub i10 0, i10 %add_ln1040

]]></Node>
<StgValue><ssdm name="sub_ln1040_2"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body290_ifconv.i:127 %trunc_ln1040_2_i = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1040_2, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln1040_2_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body290_ifconv.i:52 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %sub_ln1027, i32 8

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body290_ifconv.i:53 %DBh = select i1 %tmp_16, i8 %sub_ln61_7, i8 %trunc_ln61_7

]]></Node>
<StgValue><ssdm name="DBh"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body290_ifconv.i:59 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %sub_ln1028, i32 8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body290_ifconv.i:60 %DBv = select i1 %tmp_17, i8 %sub_ln61_8, i8 %trunc_ln61_8

]]></Node>
<StgValue><ssdm name="DBv"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:64 %zext_ln1030_2 = zext i9 %add_ln1030

]]></Node>
<StgValue><ssdm name="zext_ln1030_2"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:65 %zext_ln1030_3 = zext i8 %DBh

]]></Node>
<StgValue><ssdm name="zext_ln1030_3"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body290_ifconv.i:66 %add_ln1030_1 = add i10 %zext_ln1030_2, i10 %zext_ln1030_3

]]></Node>
<StgValue><ssdm name="add_ln1030_1"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:70 %zext_ln1030_6 = zext i9 %add_ln1030_2

]]></Node>
<StgValue><ssdm name="zext_ln1030_6"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:71 %zext_ln1030_7 = zext i8 %DBv

]]></Node>
<StgValue><ssdm name="zext_ln1030_7"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body290_ifconv.i:72 %add_ln1030_3 = add i10 %zext_ln1030_6, i10 %zext_ln1030_7

]]></Node>
<StgValue><ssdm name="add_ln1030_3"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body290_ifconv.i:73 %icmp_ln1030 = icmp_ult  i10 %add_ln1030_1, i10 %add_ln1030_3

]]></Node>
<StgValue><ssdm name="icmp_ln1030"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body290_ifconv.i:79 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln1033, i32 9

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body290_ifconv.i:80 %sub_ln1033_2 = sub i10 0, i10 %add_ln1033

]]></Node>
<StgValue><ssdm name="sub_ln1033_2"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body290_ifconv.i:81 %trunc_ln1033_2_i = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1033_2, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln1033_2_i"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:82 %sext_ln1033_2 = sext i9 %trunc_ln1033_2_i

]]></Node>
<StgValue><ssdm name="sext_ln1033_2"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="10">
<![CDATA[
for.body290_ifconv.i:83 %zext_ln1033 = zext i10 %sext_ln1033_2

]]></Node>
<StgValue><ssdm name="zext_ln1033"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body290_ifconv.i:84 %sub_ln1033_3 = sub i11 0, i11 %zext_ln1033

]]></Node>
<StgValue><ssdm name="sub_ln1033_3"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body290_ifconv.i:85 %trunc_ln1033_1_i = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %add_ln1033, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln1033_1_i"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:86 %sext_ln1033_3 = sext i9 %trunc_ln1033_1_i

]]></Node>
<StgValue><ssdm name="sext_ln1033_3"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="10">
<![CDATA[
for.body290_ifconv.i:87 %zext_ln1033_1 = zext i10 %sext_ln1033_3

]]></Node>
<StgValue><ssdm name="zext_ln1033_1"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.body290_ifconv.i:88 %select_ln1033 = select i1 %tmp_18, i11 %sub_ln1033_3, i11 %zext_ln1033_1

]]></Node>
<StgValue><ssdm name="select_ln1033"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="8">
<![CDATA[
for.body290_ifconv.i:89 %zext_ln1033_2 = zext i8 %pix_7

]]></Node>
<StgValue><ssdm name="zext_ln1033_2"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body290_ifconv.i:95 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln1034, i32 9

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body290_ifconv.i:96 %sub_ln1034_2 = sub i10 0, i10 %add_ln1034

]]></Node>
<StgValue><ssdm name="sub_ln1034_2"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body290_ifconv.i:97 %trunc_ln1034_2_i = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1034_2, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln1034_2_i"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:98 %sext_ln1034_2 = sext i9 %trunc_ln1034_2_i

]]></Node>
<StgValue><ssdm name="sext_ln1034_2"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="10">
<![CDATA[
for.body290_ifconv.i:99 %zext_ln1034 = zext i10 %sext_ln1034_2

]]></Node>
<StgValue><ssdm name="zext_ln1034"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body290_ifconv.i:100 %sub_ln1034_3 = sub i11 0, i11 %zext_ln1034

]]></Node>
<StgValue><ssdm name="sub_ln1034_3"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body290_ifconv.i:101 %trunc_ln1034_1_i = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %add_ln1034, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln1034_1_i"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:102 %sext_ln1034_3 = sext i9 %trunc_ln1034_1_i

]]></Node>
<StgValue><ssdm name="sext_ln1034_3"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="10">
<![CDATA[
for.body290_ifconv.i:103 %zext_ln1034_1 = zext i10 %sext_ln1034_3

]]></Node>
<StgValue><ssdm name="zext_ln1034_1"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.body290_ifconv.i:104 %select_ln1034 = select i1 %tmp_19, i11 %sub_ln1034_3, i11 %zext_ln1034_1

]]></Node>
<StgValue><ssdm name="select_ln1034"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body290_ifconv.i:110 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln1039, i32 9

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:113 %sext_ln1039_2 = sext i9 %trunc_ln1039_2_i

]]></Node>
<StgValue><ssdm name="sext_ln1039_2"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="10">
<![CDATA[
for.body290_ifconv.i:114 %zext_ln1039 = zext i10 %sext_ln1039_2

]]></Node>
<StgValue><ssdm name="zext_ln1039"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body290_ifconv.i:115 %sub_ln1039_3 = sub i11 0, i11 %zext_ln1039

]]></Node>
<StgValue><ssdm name="sub_ln1039_3"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body290_ifconv.i:116 %trunc_ln1039_1_i = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %add_ln1039, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln1039_1_i"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:117 %sext_ln1039_3 = sext i9 %trunc_ln1039_1_i

]]></Node>
<StgValue><ssdm name="sext_ln1039_3"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="10">
<![CDATA[
for.body290_ifconv.i:118 %zext_ln1039_1 = zext i10 %sext_ln1039_3

]]></Node>
<StgValue><ssdm name="zext_ln1039_1"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.body290_ifconv.i:119 %select_ln1039 = select i1 %tmp_20, i11 %sub_ln1039_3, i11 %zext_ln1039_1

]]></Node>
<StgValue><ssdm name="select_ln1039"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body290_ifconv.i:125 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln1040, i32 9

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:128 %sext_ln1040_2 = sext i9 %trunc_ln1040_2_i

]]></Node>
<StgValue><ssdm name="sext_ln1040_2"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="10">
<![CDATA[
for.body290_ifconv.i:129 %zext_ln1040 = zext i10 %sext_ln1040_2

]]></Node>
<StgValue><ssdm name="zext_ln1040"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body290_ifconv.i:130 %sub_ln1040_3 = sub i11 0, i11 %zext_ln1040

]]></Node>
<StgValue><ssdm name="sub_ln1040_3"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body290_ifconv.i:131 %trunc_ln1040_1_i = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %add_ln1040, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln1040_1_i"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="9">
<![CDATA[
for.body290_ifconv.i:132 %sext_ln1040_3 = sext i9 %trunc_ln1040_1_i

]]></Node>
<StgValue><ssdm name="sext_ln1040_3"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="10">
<![CDATA[
for.body290_ifconv.i:133 %zext_ln1040_1 = zext i10 %sext_ln1040_3

]]></Node>
<StgValue><ssdm name="zext_ln1040_1"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.body290_ifconv.i:134 %select_ln1040 = select i1 %tmp_21, i11 %sub_ln1040_3, i11 %zext_ln1040_1

]]></Node>
<StgValue><ssdm name="select_ln1040"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.body290_ifconv.i:135 %r_2_v_v_i = select i1 %icmp_ln1030, i11 %select_ln1033, i11 %select_ln1039

]]></Node>
<StgValue><ssdm name="r_2_v_v_i"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="11">
<![CDATA[
for.body290_ifconv.i:136 %r_2_v_i = sext i11 %r_2_v_v_i

]]></Node>
<StgValue><ssdm name="r_2_v_i"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body290_ifconv.i:137 %r_2 = sub i12 %zext_ln1033_2, i12 %r_2_v_i

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.body290_ifconv.i:138 %b_2_v_v_i = select i1 %icmp_ln1030, i11 %select_ln1034, i11 %select_ln1040

]]></Node>
<StgValue><ssdm name="b_2_v_v_i"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="11">
<![CDATA[
for.body290_ifconv.i:139 %b_2_v_i = sext i11 %b_2_v_v_i

]]></Node>
<StgValue><ssdm name="b_2_v_i"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body290_ifconv.i:140 %b_2 = sub i12 %zext_ln1033_2, i12 %b_2_v_i

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.body290_ifconv.i:143 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body290_ifconv.i:144 %tmp_23 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %r_2, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body290_ifconv.i:151 %tmp_25 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %b_2, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc485.i.exitStub:0 %store_ln0 = store i8 %p_0_0_01183_217521781_i_load, i8 %p_0_0_01183_217521781_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc485.i.exitStub:1 %store_ln0 = store i8 %p_0_0_01184_217501779_i_load, i8 %p_0_0_01184_217501779_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc485.i.exitStub:2 %store_ln0 = store i8 %p_0_0_01185_217481777_i_load, i8 %p_0_0_01185_217481777_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc485.i.exitStub:3 %store_ln0 = store i8 %right_5, i8 %right_2_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc485.i.exitStub:4 %store_ln0 = store i8 %right_4, i8 %right_1_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc485.i.exitStub:5 %store_ln0 = store i8 %right_3, i8 %right_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc485.i.exitStub:6 %store_ln0 = store i8 %p_0_0_0116117581769_i_load, i8 %p_0_0_0116117581769_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc485.i.exitStub:7 %store_ln0 = store i8 %p_0_0_0116217561767_i_load, i8 %p_0_0_0116217561767_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc485.i.exitStub:8 %store_ln0 = store i8 %p_0_0_0116317541765_i_load, i8 %p_0_0_0116317541765_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc485.i.exitStub:9 %store_ln0 = store i8 %p_0_2_0_0_011571684_i_load, i8 %p_0_2_0_0_011571684_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc485.i.exitStub:10 %store_ln0 = store i8 %p_0_1_0_0_011561681_i_load, i8 %p_0_1_0_0_011561681_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc485.i.exitStub:11 %store_ln0 = store i8 %p_0_0_0_0_011551678_i_load, i8 %p_0_0_0_0_011551678_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0">
<![CDATA[
for.inc485.i.exitStub:12 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="12">
<![CDATA[
for.body290_ifconv.i:141 %trunc_ln1008 = trunc i12 %b_2

]]></Node>
<StgValue><ssdm name="trunc_ln1008"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="12">
<![CDATA[
for.body290_ifconv.i:142 %trunc_ln1008_1 = trunc i12 %r_2

]]></Node>
<StgValue><ssdm name="trunc_ln1008_1"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body290_ifconv.i:145 %icmp_ln1042 = icmp_sgt  i4 %tmp_23, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1042"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body290_ifconv.i:146 %xor_ln1042 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1042"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body290_ifconv.i:147 %select_ln1042 = select i1 %xor_ln1042, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln1042"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body290_ifconv.i:148 %or_ln1042 = or i1 %tmp_22, i1 %icmp_ln1042

]]></Node>
<StgValue><ssdm name="or_ln1042"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body290_ifconv.i:149 %r_3 = select i1 %or_ln1042, i8 %select_ln1042, i8 %trunc_ln1008_1

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.body290_ifconv.i:150 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %b_2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body290_ifconv.i:152 %icmp_ln1043 = icmp_sgt  i4 %tmp_25, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1043"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body290_ifconv.i:153 %select_ln1043 = select i1 %icmp_ln1043, i8 255, i8 %trunc_ln1008

]]></Node>
<StgValue><ssdm name="select_ln1043"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body290_ifconv.i:154 %r_4 = select i1 %icmp_ln1014, i8 %pix, i8 %r_3

]]></Node>
<StgValue><ssdm name="r_4"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body290_ifconv.i:155 %xor_ln1014_2 = xor i1 %icmp_ln1014, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1014_2"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body290_ifconv.i:156 %and_ln1043 = and i1 %tmp_24, i1 %xor_ln1014_2

]]></Node>
<StgValue><ssdm name="and_ln1043"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body290_ifconv.i:157 %sel_tmp2_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln1014, i1 %and_ln1043

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.body290_ifconv.i:158 %b_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %pix_8, i2 1, i8 0, i2 0, i8 %select_ln1043, i8 0, i2 %sel_tmp2_i

]]></Node>
<StgValue><ssdm name="b_3"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
if.then480.i:0 %or_ln1054_3_i = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %r_4, i8 %b_3, i8 %pix_7

]]></Node>
<StgValue><ssdm name="or_ln1054_3_i"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.then480.i:1 %write_ln1054 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %imgRgb, i24 %or_ln1054_3_i

]]></Node>
<StgValue><ssdm name="write_ln1054"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
if.then480.i:2 %br_ln1055 = br void %for.inc482.i

]]></Node>
<StgValue><ssdm name="br_ln1055"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
