

================================================================
== Vitis HLS Report for 'os_sift_up'
================================================================
* Date:           Mon May 12 22:50:51 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.281 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       58|  90.000 ns|  0.580 us|    9|   58|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SIFT_UP_COPY_LOOP  |        1|       16|         2|          1|          1|  1 ~ 16|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|   1626|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        0|   -|    104|     15|    -|
|Multiplexer      |        -|   -|      -|   1892|    -|
|Register         |        -|   -|    805|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    909|   3533|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      2|     20|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |              Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |moves_node_f_score_V_U  |os_sift_up_moves_node_f_score_V  |        0|  22|   3|    0|    16|   11|     1|          176|
    |moves_node_g_score_V_U  |os_sift_up_moves_node_f_score_V  |        0|  22|   3|    0|    16|   11|     1|          176|
    |moves_node_x_V_U        |os_sift_up_moves_node_x_V        |        0|  18|   3|    0|    16|    9|     1|          144|
    |moves_node_y_V_U        |os_sift_up_moves_node_x_V        |        0|  18|   3|    0|    16|    9|     1|          144|
    |moves_target_U          |os_sift_up_moves_target          |        0|  24|   3|    0|    16|   12|     1|          192|
    +------------------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                                 |        0| 104|  15|    0|    80|   52|     5|          832|
    +------------------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln244_10_fu_2585_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln244_11_fu_2656_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln244_12_fu_2727_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln244_13_fu_2798_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln244_14_fu_2869_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln244_15_fu_2943_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln244_16_fu_2949_p2     |         +|   0|  0|  14|          13|           2|
    |add_ln244_1_fu_1946_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln244_2_fu_2017_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln244_3_fu_2088_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln244_4_fu_2159_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln244_5_fu_2230_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln244_6_fu_2301_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln244_7_fu_2372_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln244_8_fu_2443_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln244_9_fu_2514_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln244_fu_1875_p2        |         +|   0|  0|  24|          17|           2|
    |i_18_fu_3008_p2             |         +|   0|  0|  13|           5|           1|
    |sub_ln244_10_fu_2244_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln244_11_fu_2260_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln244_12_fu_2315_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln244_13_fu_2331_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln244_14_fu_2386_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln244_15_fu_2402_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln244_16_fu_2457_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln244_17_fu_2473_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln244_18_fu_2528_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln244_19_fu_2544_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln244_1_fu_1905_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln244_20_fu_2599_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln244_21_fu_2615_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln244_22_fu_2670_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln244_23_fu_2686_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln244_24_fu_2741_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln244_25_fu_2757_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln244_26_fu_2812_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln244_27_fu_2828_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln244_28_fu_2883_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln244_29_fu_2899_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln244_2_fu_1960_p2      |         -|   0|  0|  24|           1|          17|
    |sub_ln244_30_fu_2963_p2     |         -|   0|  0|  14|           1|          13|
    |sub_ln244_31_fu_2979_p2     |         -|   0|  0|  12|           1|          12|
    |sub_ln244_3_fu_1976_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln244_4_fu_2031_p2      |         -|   0|  0|  24|           1|          17|
    |sub_ln244_5_fu_2047_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln244_6_fu_2102_p2      |         -|   0|  0|  24|           1|          17|
    |sub_ln244_7_fu_2118_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln244_8_fu_2173_p2      |         -|   0|  0|  24|           1|          17|
    |sub_ln244_9_fu_2189_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln244_fu_1889_p2        |         -|   0|  0|  24|           1|          17|
    |grp_fu_1850_p2              |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln238_10_fu_2577_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln238_11_fu_2648_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln238_12_fu_2719_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln238_13_fu_2790_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln238_14_fu_2861_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln238_15_fu_2932_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln238_1_fu_1938_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln238_2_fu_2009_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln238_3_fu_2080_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln238_4_fu_2151_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln238_5_fu_2222_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln238_6_fu_2293_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln238_7_fu_2364_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln238_8_fu_2435_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln238_9_fu_2506_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln238_fu_1867_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln260_fu_3014_p2       |      icmp|   0|  0|   9|           5|           5|
    |select_ln244_10_fu_2631_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln244_11_fu_2702_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln244_12_fu_2773_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln244_13_fu_2844_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln244_14_fu_2915_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln244_15_fu_2995_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln244_1_fu_1992_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln244_2_fu_2063_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln244_3_fu_2134_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln244_4_fu_2205_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln244_5_fu_2276_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln244_6_fu_2347_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln244_7_fu_2418_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln244_8_fu_2489_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln244_9_fu_2560_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln244_fu_1921_p3     |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1     |       xor|   0|  0|   2|           2|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|1626|         613|         842|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  193|         44|    1|         44|
    |ap_enable_reg_pp0_iter1           |   14|          3|    1|          3|
    |current_lcssa_reg_1538            |   81|         17|   12|        204|
    |i_reg_1839                        |    9|          2|    5|         10|
    |indvars_iv1_lcssa_reg_1717        |   81|         17|    5|         85|
    |moves_node_f_score_V_address0     |   87|         18|    4|         72|
    |moves_node_f_score_V_address1     |   81|         17|    4|         68|
    |moves_node_f_score_V_d0           |   14|          3|   11|         33|
    |moves_node_f_score_V_d1           |   14|          3|   11|         33|
    |moves_node_g_score_V_address0     |   87|         18|    4|         72|
    |moves_node_g_score_V_address1     |   81|         17|    4|         68|
    |moves_node_g_score_V_d0           |   14|          3|   11|         33|
    |moves_node_g_score_V_d1           |   14|          3|   11|         33|
    |moves_node_x_V_address0           |   87|         18|    4|         72|
    |moves_node_x_V_address1           |   81|         17|    4|         68|
    |moves_node_x_V_d0                 |   14|          3|    9|         27|
    |moves_node_x_V_d1                 |   14|          3|    9|         27|
    |moves_node_y_V_address0           |   87|         18|    4|         72|
    |moves_node_y_V_address1           |   81|         17|    4|         68|
    |moves_node_y_V_d0                 |   14|          3|    9|         27|
    |moves_node_y_V_d1                 |   14|          3|    9|         27|
    |moves_target_address0             |   87|         18|    4|         72|
    |moves_target_address1             |   81|         17|    4|         68|
    |moves_target_d0                   |   53|         10|   12|        120|
    |moves_target_d1                   |   53|         10|   12|        120|
    |open_set_heap_f_score_V_address0  |  100|         20|   12|        240|
    |open_set_heap_f_score_V_d0        |   14|          3|   11|         33|
    |open_set_heap_g_score_V_address0  |  100|         20|   12|        240|
    |open_set_heap_g_score_V_d0        |   14|          3|   11|         33|
    |open_set_heap_x_V_address0        |  100|         20|   12|        240|
    |open_set_heap_x_V_d0              |   14|          3|    9|         27|
    |open_set_heap_y_V_address0        |  100|         20|   12|        240|
    |open_set_heap_y_V_d0              |   14|          3|    9|         27|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             | 1892|        394|  256|       2606|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  43|   0|   43|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |current_lcssa_reg_1538      |  12|   0|   12|          0|
    |empty_reg_3351              |  12|   0|   12|          0|
    |i_reg_1839                  |   5|   0|    5|          0|
    |icmp_ln260_reg_4233         |   1|   0|    1|          0|
    |indvars_iv1_lcssa_reg_1717  |   5|   0|    5|          0|
    |node_f_score_V_reg_3428     |  11|   0|   11|          0|
    |node_g_score_V_reg_3434     |  11|   0|   11|          0|
    |node_x_V_reg_3439           |   9|   0|    9|          0|
    |node_y_V_reg_3444           |   9|   0|    9|          0|
    |phi_ln259_reg_1610          |   1|   0|    1|          0|
    |select_ln244_10_reg_3962    |  16|   0|   16|          0|
    |select_ln244_11_reg_4008    |  16|   0|   16|          0|
    |select_ln244_12_reg_4054    |  16|   0|   16|          0|
    |select_ln244_13_reg_4100    |  16|   0|   16|          0|
    |select_ln244_14_reg_4146    |  16|   0|   16|          0|
    |select_ln244_15_reg_4193    |  12|   0|   12|          0|
    |select_ln244_1_reg_3548     |  16|   0|   16|          0|
    |select_ln244_2_reg_3594     |  16|   0|   16|          0|
    |select_ln244_3_reg_3640     |  16|   0|   16|          0|
    |select_ln244_4_reg_3686     |  16|   0|   16|          0|
    |select_ln244_5_reg_3732     |  16|   0|   16|          0|
    |select_ln244_6_reg_3778     |  16|   0|   16|          0|
    |select_ln244_7_reg_3824     |  16|   0|   16|          0|
    |select_ln244_8_reg_3870     |  16|   0|   16|          0|
    |select_ln244_9_reg_3916     |  16|   0|   16|          0|
    |select_ln244_reg_3502       |  16|   0|   16|          0|
    |trunc_ln245_10_reg_3968     |  12|   0|   12|          0|
    |trunc_ln245_11_reg_4014     |  12|   0|   12|          0|
    |trunc_ln245_12_reg_4060     |  12|   0|   12|          0|
    |trunc_ln245_13_reg_4106     |  12|   0|   12|          0|
    |trunc_ln245_14_reg_4153     |  12|   0|   12|          0|
    |trunc_ln245_1_reg_3554      |  12|   0|   12|          0|
    |trunc_ln245_2_reg_3600      |  12|   0|   12|          0|
    |trunc_ln245_3_reg_3646      |  12|   0|   12|          0|
    |trunc_ln245_4_reg_3692      |  12|   0|   12|          0|
    |trunc_ln245_5_reg_3738      |  12|   0|   12|          0|
    |trunc_ln245_6_reg_3784      |  12|   0|   12|          0|
    |trunc_ln245_7_reg_3830      |  12|   0|   12|          0|
    |trunc_ln245_8_reg_3876      |  12|   0|   12|          0|
    |trunc_ln245_9_reg_3922      |  12|   0|   12|          0|
    |trunc_ln245_reg_3508        |  12|   0|   12|          0|
    |zext_ln245_10_reg_3975      |  16|   0|   64|         48|
    |zext_ln245_11_reg_4021      |  16|   0|   64|         48|
    |zext_ln245_12_reg_4067      |  16|   0|   64|         48|
    |zext_ln245_13_reg_4113      |  16|   0|   64|         48|
    |zext_ln245_14_reg_4160      |  16|   0|   64|         48|
    |zext_ln245_15_reg_4198      |  12|   0|   64|         52|
    |zext_ln245_1_reg_3561       |  16|   0|   64|         48|
    |zext_ln245_2_reg_3607       |  16|   0|   64|         48|
    |zext_ln245_3_reg_3653       |  16|   0|   64|         48|
    |zext_ln245_4_reg_3699       |  16|   0|   64|         48|
    |zext_ln245_5_reg_3745       |  16|   0|   64|         48|
    |zext_ln245_6_reg_3791       |  16|   0|   64|         48|
    |zext_ln245_7_reg_3837       |  16|   0|   64|         48|
    |zext_ln245_8_reg_3883       |  16|   0|   64|         48|
    |zext_ln245_9_reg_3929       |  16|   0|   64|         48|
    |zext_ln245_reg_3515         |  16|   0|   64|         48|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 805|   0| 1577|        772|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|idx                               |   in|   16|     ap_none|                      idx|        scalar|
|open_set_heap_f_score_V_address0  |  out|   12|   ap_memory|  open_set_heap_f_score_V|         array|
|open_set_heap_f_score_V_ce0       |  out|    1|   ap_memory|  open_set_heap_f_score_V|         array|
|open_set_heap_f_score_V_we0       |  out|    1|   ap_memory|  open_set_heap_f_score_V|         array|
|open_set_heap_f_score_V_d0        |  out|   11|   ap_memory|  open_set_heap_f_score_V|         array|
|open_set_heap_f_score_V_q0        |   in|   11|   ap_memory|  open_set_heap_f_score_V|         array|
|open_set_heap_g_score_V_address0  |  out|   12|   ap_memory|  open_set_heap_g_score_V|         array|
|open_set_heap_g_score_V_ce0       |  out|    1|   ap_memory|  open_set_heap_g_score_V|         array|
|open_set_heap_g_score_V_we0       |  out|    1|   ap_memory|  open_set_heap_g_score_V|         array|
|open_set_heap_g_score_V_d0        |  out|   11|   ap_memory|  open_set_heap_g_score_V|         array|
|open_set_heap_g_score_V_q0        |   in|   11|   ap_memory|  open_set_heap_g_score_V|         array|
|open_set_heap_x_V_address0        |  out|   12|   ap_memory|        open_set_heap_x_V|         array|
|open_set_heap_x_V_ce0             |  out|    1|   ap_memory|        open_set_heap_x_V|         array|
|open_set_heap_x_V_we0             |  out|    1|   ap_memory|        open_set_heap_x_V|         array|
|open_set_heap_x_V_d0              |  out|    9|   ap_memory|        open_set_heap_x_V|         array|
|open_set_heap_x_V_q0              |   in|    9|   ap_memory|        open_set_heap_x_V|         array|
|open_set_heap_y_V_address0        |  out|   12|   ap_memory|        open_set_heap_y_V|         array|
|open_set_heap_y_V_ce0             |  out|    1|   ap_memory|        open_set_heap_y_V|         array|
|open_set_heap_y_V_we0             |  out|    1|   ap_memory|        open_set_heap_y_V|         array|
|open_set_heap_y_V_d0              |  out|    9|   ap_memory|        open_set_heap_y_V|         array|
|open_set_heap_y_V_q0              |   in|    9|   ap_memory|        open_set_heap_y_V|         array|
+----------------------------------+-----+-----+------------+-------------------------+--------------+

