// Seed: 1748772664
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output tri id_4
);
  assign id_4[1] = id_3 == 1;
  logic id_5;
  always @(posedge id_2 > 1) id_5 = id_5;
endmodule
