{"vcs1":{"timestamp_begin":1693408467.105612103, "rt":0.53, "ut":0.25, "st":0.19}}
{"vcselab":{"timestamp_begin":1693408467.746592197, "rt":0.57, "ut":0.41, "st":0.10}}
{"link":{"timestamp_begin":1693408468.405479074, "rt":0.51, "ut":0.22, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1693408466.604710461}
{"VCS_COMP_START_TIME": 1693408466.604710461}
{"VCS_COMP_END_TIME": 1693408469.030161629}
{"VCS_USER_OPTIONS": "-sverilog hw0.sv"}
{"vcs1": {"peak_mem": 336176}}
{"stitch_vcselab": {"peak_mem": 222552}}
