$date
	Sat Oct 05 23:23:58 2019
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module test2 $end
$var reg 1 ! clk1 $end
$var reg 1 " clk2 $end
$var integer 32 # k [31:0] $end
$scope module risc $end
$var wire 1 ! clk1 $end
$var wire 1 " clk2 $end
$var reg 1 $ BRANCH_TAKEN $end
$var reg 32 % EX_MEM_ALUout [31:0] $end
$var reg 32 & EX_MEM_B [31:0] $end
$var reg 1 ' EX_MEM_Cond $end
$var reg 32 ( EX_MEM_IR [31:0] $end
$var reg 3 ) EX_MEM_type [2:0] $end
$var reg 1 * HALTED $end
$var reg 32 + ID_EX_A [31:0] $end
$var reg 32 , ID_EX_B [31:0] $end
$var reg 32 - ID_EX_IR [31:0] $end
$var reg 32 . ID_EX_Imm [31:0] $end
$var reg 32 / ID_EX_NPC [31:0] $end
$var reg 3 0 ID_EX_type [2:0] $end
$var reg 32 1 IF_ID_IR [31:0] $end
$var reg 32 2 IF_ID_NPC [31:0] $end
$var reg 32 3 MEM_WB_ALUout [31:0] $end
$var reg 32 4 MEM_WB_IR [31:0] $end
$var reg 32 5 MEM_WB_LMD [31:0] $end
$var reg 3 6 MEM_WB_type [2:0] $end
$var reg 32 7 PC [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
0*
bx )
bx (
x'
bx &
bx %
0$
b100000 #
0"
0!
$end
#500
1!
#700
b10 7
b10 2
b101000000000010000000001111000 1
#1000
0!
#1500
b0 +
1"
#1700
b1 0
b1111000 .
b101000000000010000000001111000 -
b10 /
b1 ,
#2000
0"
#2500
1!
#2700
b1111000 %
b101000000000010000000001111000 (
b1 )
b11 7
b11 2
b1100111001110111100000000000 1
#3000
0!
#3500
1"
#3700
b1111000 3
b1 6
b101000000000010000000001111000 4
b0 0
b111100000000000 .
b1100111001110111100000000000 -
b11 /
b111 ,
b111 +
#4000
0"
#4500
1!
#4700
b100 7
b100 2
b100000001000100000000000000000 1
b111 %
b1100111001110111100000000000 (
b0 )
#5000
0!
#5500
1"
#5700
b10 0
b0 .
b100000001000100000000000000000 -
b100 /
b10 ,
b1111000 +
b111 3
b0 6
b1100111001110111100000000000 4
#6000
0"
#6500
1!
#6700
b10 &
b1111000 %
b100000001000100000000000000000 (
b10 )
b101 7
b101 2
b1100111001110111100000000000 1
#7000
0!
#7500
1"
#7700
b10 6
b100000001000100000000000000000 4
b0 0
b111100000000000 .
b1100111001110111100000000000 -
b101 /
b111 ,
b111 +
#7900
b101000 5
#8000
0"
#8500
1!
#8700
b110 7
b110 2
b101100010000100000000000001010 1
b111 %
b1100111001110111100000000000 (
b0 )
#9000
0!
#9500
1"
#9700
b1 0
b1010 .
b101100010000100000000000001010 -
b110 /
b101000 ,
b101000 +
b0 6
b1100111001110111100000000000 4
#10000
0"
#10500
1!
#10700
b11110 %
b101100010000100000000000001010 (
b1 )
b111 7
b111 2
b1100111001110111100000000000 1
#11000
0!
#11500
1"
#11700
b11110 3
b1 6
b101100010000100000000000001010 4
b0 0
b111100000000000 .
b1100111001110111100000000000 -
b111 /
b111 ,
b111 +
#12000
0"
#12500
1!
#12700
b1000 7
b1000 2
b100100001000100000000000000001 1
b111 %
b1100111001110111100000000000 (
b0 )
#13000
0!
#13500
1"
#13700
b11 0
b1 .
b100100001000100000000000000001 -
b1000 /
b11110 ,
b1111000 +
b111 3
b0 6
b1100111001110111100000000000 4
#14000
0"
#14500
1!
#14700
b11110 &
b1111001 %
b100100001000100000000000000001 (
b11 )
b1001 7
b1001 2
b11111100000000000000000000000000 1
#15000
0!
#15500
b0 ,
b0 +
1"
#15700
b11 6
b100100001000100000000000000001 4
b101 0
b0 .
b11111100000000000000000000000000 -
b1001 /
#16000
0"
#16500
1!
#16700
b1010 7
b1010 2
bx 1
b11111100000000000000000000000000 (
b101 )
#17000
0!
#17500
1"
#17700
bx .
bx -
b1010 /
bx ,
bx +
b101 6
b11111100000000000000000000000000 4
#18000
0"
#18500
1!
#18700
1*
bx (
b1011 7
b1011 2
#19000
0!
#19500
1"
#20000
0"
#20500
1!
#21000
0!
#21500
1"
#22000
0"
#22500
1!
#23000
0!
#23500
1"
#24000
0"
#24500
1!
#25000
0!
#25500
1"
#26000
0"
#26500
1!
#27000
0!
#27500
1"
#28000
0"
#28500
1!
#29000
0!
#29500
1"
#30000
0"
#30500
1!
#31000
0!
#31500
1"
#32000
0"
#32500
1!
#33000
0!
#33500
1"
#34000
0"
#34500
1!
#35000
0!
#35500
1"
#36000
0"
#36500
1!
#37000
0!
#37500
1"
#38000
0"
#38500
1!
#39000
0!
#39500
1"
#40000
0"
#50000
b11 #
#60000
