/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x7708f090 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_00000000001160127574_0897309690_2861176149_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_2861176149", "isim/tb_uart_rx_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_2861176149.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_1248075816_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_1248075816", "isim/tb_uart_rx_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_1248075816.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_3505012880_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_3505012880", "isim/tb_uart_rx_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_3505012880.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_1830825054_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_1830825054", "isim/tb_uart_rx_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_1830825054.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_3804164651_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_3804164651", "isim/tb_uart_rx_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_3804164651.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_0568400669_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_0568400669", "isim/tb_uart_rx_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_0568400669.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_3458428963_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_3458428963", "isim/tb_uart_rx_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_3458428963.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_0226269461_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_0226269461", "isim/tb_uart_rx_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_0226269461.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_1059597230_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_1059597230", "isim/tb_uart_rx_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_1059597230.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_2445969127_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_2445969127", "isim/tb_uart_rx_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_2445969127.didat");
}
