#
# Copyright (c) 2015 University of Cambridge
# All rights reserved.
#
#
#  File:
#        nf_10g_interface_regs_defines.tcl
#
#  Description:
#        This file is automatically generated with tcl defines for the software
#
# This software was developed by
# Stanford University and the University of Cambridge Computer Laboratory
# under National Science Foundation under Grant No. CNS-0855268,
# the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
# by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
# as part of the DARPA MRC research programme.
#
# @NETFPGA_LICENSE_HEADER_START@
#
# Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
# license agreements.  See the NOTICE file distributed with this work for
# additional information regarding copyright ownership.  NetFPGA licenses this
# file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
# "License"); you may not use this file except in compliance with the
# License.  You may obtain a copy of the License at:
#
#   http://www.netfpga-cic.org
#
# Unless required by applicable law or agreed to in writing, Work distributed
# under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied.  See the License for the
# specific language governing permissions and limitations under the License.
#
# @NETFPGA_LICENSE_HEADER_END@
#

set NF_10G_INTERFACE_REGS_ID_0_OFFSET 0x0
set NF_10G_INTERFACE_REGS_ID_0_DEFAULT 0x00001F10
set NF_10G_INTERFACE_REGS_ID_0_WIDTH 32
set NF_10G_INTERFACE_REGS_VERSION_0_OFFSET 0x4
set NF_10G_INTERFACE_REGS_VERSION_0_DEFAULT 0x1
set NF_10G_INTERFACE_REGS_VERSION_0_WIDTH 32
set NF_10G_INTERFACE_REGS_RESET_0_OFFSET 0x8
set NF_10G_INTERFACE_REGS_RESET_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_RESET_0_WIDTH 16
set NF_10G_INTERFACE_REGS_FLIP_0_OFFSET 0xC
set NF_10G_INTERFACE_REGS_FLIP_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_FLIP_0_WIDTH 32
set NF_10G_INTERFACE_REGS_DEBUG_0_OFFSET 0x10
set NF_10G_INTERFACE_REGS_DEBUG_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_DEBUG_0_WIDTH 32
set NF_10G_INTERFACE_REGS_INTERFACEID_0_OFFSET 0x14
set NF_10G_INTERFACE_REGS_INTERFACEID_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_INTERFACEID_0_WIDTH 32
set NF_10G_INTERFACE_REGS_PKTIN_0_OFFSET 0x18
set NF_10G_INTERFACE_REGS_PKTIN_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PKTIN_0_WIDTH 32
set NF_10G_INTERFACE_REGS_PKTOUT_0_OFFSET 0x1C
set NF_10G_INTERFACE_REGS_PKTOUT_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PKTOUT_0_WIDTH 32
set NF_10G_INTERFACE_REGS_MACSTATUSVECTOR_0_OFFSET 0x20
set NF_10G_INTERFACE_REGS_MACSTATUSVECTOR_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_MACSTATUSVECTOR_0_WIDTH 2
set NF_10G_INTERFACE_REGS_PCSPMASTATUS_0_OFFSET 0x24
set NF_10G_INTERFACE_REGS_PCSPMASTATUS_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PCSPMASTATUS_0_WIDTH 8
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR0_0_OFFSET 0x28
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR0_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR0_0_WIDTH 32
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR1_0_OFFSET 0x2C
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR1_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR1_0_WIDTH 32
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR2_0_OFFSET 0x30
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR2_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR2_0_WIDTH 32
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR3_0_OFFSET 0x34
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR3_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR3_0_WIDTH 32
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR4_0_OFFSET 0x38
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR4_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR4_0_WIDTH 32
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR5_0_OFFSET 0x3C
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR5_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR5_0_WIDTH 32
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR6_0_OFFSET 0x40
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR6_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR6_0_WIDTH 32
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR7_0_OFFSET 0x44
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR7_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR7_0_WIDTH 32
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR8_0_OFFSET 0x48
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR8_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR8_0_WIDTH 32
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR9_0_OFFSET 0x4C
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR9_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR9_0_WIDTH 32
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR10_0_OFFSET 0x50
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR10_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR10_0_WIDTH 32
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR11_0_OFFSET 0x54
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR11_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR11_0_WIDTH 32
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR12_0_OFFSET 0x58
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR12_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR12_0_WIDTH 32
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR13_0_OFFSET 0x5C
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR13_0_DEFAULT 0x0
set NF_10G_INTERFACE_REGS_PCSPMASTATUSVECTOR13_0_WIDTH 32
