/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  reg [2:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [50:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_2z & celloutsig_1_1z);
  assign celloutsig_1_10z = !(celloutsig_1_5z ? celloutsig_1_5z : celloutsig_1_6z);
  assign celloutsig_1_11z = !(celloutsig_1_10z ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_0_24z = !(celloutsig_0_9z ? celloutsig_0_23z[9] : celloutsig_0_15z);
  assign celloutsig_0_20z = ~((celloutsig_0_2z[9] | 1'h0) & (celloutsig_0_4z | celloutsig_0_3z));
  assign celloutsig_0_11z = ~((celloutsig_0_4z | celloutsig_0_8z[5]) & (celloutsig_0_2z[4] | celloutsig_0_3z));
  assign celloutsig_0_15z = ~((celloutsig_0_3z | celloutsig_0_10z) & (celloutsig_0_11z | celloutsig_0_13z));
  assign celloutsig_1_0z = in_data[188] | ~(in_data[137]);
  assign celloutsig_1_2z = in_data[135] | ~(in_data[129]);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_1z);
  assign celloutsig_0_10z = celloutsig_0_0z ^ celloutsig_0_3z;
  assign celloutsig_0_13z = { in_data[16:11], celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_3z } === { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z } || { celloutsig_1_7z[44:33], celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[139:137] || in_data[152:150];
  assign celloutsig_0_0z = in_data[86:78] < in_data[83:75];
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_4z } < { celloutsig_1_4z[2:0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_21z = { in_data[9:6], 1'h0, celloutsig_0_15z } < { celloutsig_0_16z[4:2], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_18z = celloutsig_1_17z[2] & ~(celloutsig_1_9z);
  assign celloutsig_1_14z = celloutsig_1_12z[3:1] % { 1'h1, celloutsig_1_13z[1:0] };
  assign celloutsig_0_8z = { celloutsig_0_2z[4:0], 1'h0 } % { 1'h1, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_20z };
  assign celloutsig_1_7z = - { in_data[172:135], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_1z } !== { celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_7z = { in_data[63:55], celloutsig_0_5z } !== celloutsig_0_2z[10:1];
  assign celloutsig_0_9z = { in_data[77:55], celloutsig_0_20z, celloutsig_0_20z } !== { in_data[38:26], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_5z = celloutsig_0_3z & celloutsig_0_0z;
  assign celloutsig_1_19z = celloutsig_1_9z & celloutsig_1_14z[1];
  assign celloutsig_0_3z = | in_data[39:36];
  assign celloutsig_0_4z = | in_data[37:35];
  assign celloutsig_0_12z = | { celloutsig_0_20z, in_data[3:2] };
  assign celloutsig_1_4z = { in_data[159], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } << { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_7z[12:9], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_6z } <<< { celloutsig_1_4z[4], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_2z = { in_data[67:58], celloutsig_0_0z } - { in_data[25:17], 1'h0, celloutsig_0_0z };
  assign celloutsig_1_17z = celloutsig_1_7z[40:31] ^ { in_data[161:154], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_8z[5:1], celloutsig_0_5z, celloutsig_0_3z } ^ celloutsig_0_2z[10:4];
  always_latch
    if (clkin_data[64]) celloutsig_1_13z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_13z = { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_11z };
  always_latch
    if (clkin_data[32]) celloutsig_0_23z = 10'h000;
    else if (celloutsig_1_18z) celloutsig_0_23z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_15z };
  assign { out_data[128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
