// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_111 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_380_p2;
reg   [0:0] icmp_ln86_reg_1350;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1350_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1728_fu_392_p2;
reg   [0:0] icmp_ln86_1728_reg_1355;
reg   [0:0] icmp_ln86_1728_reg_1355_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1728_reg_1355_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1729_fu_398_p2;
reg   [0:0] icmp_ln86_1729_reg_1361;
wire   [0:0] icmp_ln86_1730_fu_404_p2;
reg   [0:0] icmp_ln86_1730_reg_1370;
reg   [0:0] icmp_ln86_1730_reg_1370_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1731_fu_410_p2;
reg   [0:0] icmp_ln86_1731_reg_1378;
reg   [0:0] icmp_ln86_1731_reg_1378_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1731_reg_1378_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1731_reg_1378_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1732_fu_416_p2;
reg   [0:0] icmp_ln86_1732_reg_1384;
wire   [0:0] icmp_ln86_1733_fu_422_p2;
reg   [0:0] icmp_ln86_1733_reg_1389;
reg   [0:0] icmp_ln86_1733_reg_1389_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1734_fu_428_p2;
reg   [0:0] icmp_ln86_1734_reg_1395;
reg   [0:0] icmp_ln86_1734_reg_1395_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1734_reg_1395_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1735_fu_434_p2;
reg   [0:0] icmp_ln86_1735_reg_1401;
reg   [0:0] icmp_ln86_1735_reg_1401_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1735_reg_1401_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1735_reg_1401_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1736_fu_440_p2;
reg   [0:0] icmp_ln86_1736_reg_1407;
reg   [0:0] icmp_ln86_1736_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1736_reg_1407_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1736_reg_1407_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1737_fu_446_p2;
reg   [0:0] icmp_ln86_1737_reg_1413;
reg   [0:0] icmp_ln86_1737_reg_1413_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1737_reg_1413_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1737_reg_1413_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1737_reg_1413_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1738_fu_452_p2;
reg   [0:0] icmp_ln86_1738_reg_1419;
reg   [0:0] icmp_ln86_1738_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1738_reg_1419_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1738_reg_1419_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1738_reg_1419_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1738_reg_1419_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1739_fu_458_p2;
reg   [0:0] icmp_ln86_1739_reg_1425;
reg   [0:0] icmp_ln86_1739_reg_1425_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1739_reg_1425_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1740_fu_464_p2;
reg   [0:0] icmp_ln86_1740_reg_1431;
wire   [0:0] icmp_ln86_1741_fu_470_p2;
reg   [0:0] icmp_ln86_1741_reg_1436;
wire   [0:0] icmp_ln86_1742_fu_476_p2;
reg   [0:0] icmp_ln86_1742_reg_1441;
reg   [0:0] icmp_ln86_1742_reg_1441_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1743_fu_482_p2;
reg   [0:0] icmp_ln86_1743_reg_1446;
reg   [0:0] icmp_ln86_1743_reg_1446_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1744_fu_488_p2;
reg   [0:0] icmp_ln86_1744_reg_1451;
reg   [0:0] icmp_ln86_1744_reg_1451_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1745_fu_494_p2;
reg   [0:0] icmp_ln86_1745_reg_1456;
reg   [0:0] icmp_ln86_1745_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1745_reg_1456_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1746_fu_500_p2;
reg   [0:0] icmp_ln86_1746_reg_1461;
reg   [0:0] icmp_ln86_1746_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1746_reg_1461_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1747_fu_506_p2;
reg   [0:0] icmp_ln86_1747_reg_1466;
reg   [0:0] icmp_ln86_1747_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1747_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1747_reg_1466_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1748_fu_512_p2;
reg   [0:0] icmp_ln86_1748_reg_1471;
reg   [0:0] icmp_ln86_1748_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1748_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1748_reg_1471_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1749_fu_518_p2;
reg   [0:0] icmp_ln86_1749_reg_1476;
reg   [0:0] icmp_ln86_1749_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1749_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1749_reg_1476_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1750_fu_524_p2;
reg   [0:0] icmp_ln86_1750_reg_1481;
reg   [0:0] icmp_ln86_1750_reg_1481_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1750_reg_1481_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1750_reg_1481_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1750_reg_1481_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1751_fu_530_p2;
reg   [0:0] icmp_ln86_1751_reg_1486;
reg   [0:0] icmp_ln86_1751_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1751_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1751_reg_1486_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1751_reg_1486_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1752_fu_536_p2;
reg   [0:0] icmp_ln86_1752_reg_1491;
reg   [0:0] icmp_ln86_1752_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1752_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1752_reg_1491_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1752_reg_1491_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1753_fu_542_p2;
reg   [0:0] icmp_ln86_1753_reg_1496;
reg   [0:0] icmp_ln86_1753_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1753_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1753_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1753_reg_1496_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1753_reg_1496_pp0_iter5_reg;
wire   [0:0] and_ln104_fu_554_p2;
reg   [0:0] and_ln104_reg_1501;
reg   [0:0] and_ln104_reg_1501_pp0_iter1_reg;
wire   [0:0] and_ln104_328_fu_566_p2;
reg   [0:0] and_ln104_328_reg_1508;
reg   [0:0] and_ln104_328_reg_1508_pp0_iter1_reg;
wire   [0:0] and_ln102_1929_fu_572_p2;
reg   [0:0] and_ln102_1929_reg_1515;
wire   [0:0] and_ln102_1926_fu_578_p2;
reg   [0:0] and_ln102_1926_reg_1522;
wire   [0:0] xor_ln104_829_fu_582_p2;
reg   [0:0] xor_ln104_829_reg_1528;
reg   [0:0] xor_ln104_829_reg_1528_pp0_iter2_reg;
wire   [0:0] and_ln102_1931_fu_596_p2;
reg   [0:0] and_ln102_1931_reg_1535;
wire   [0:0] or_ln117_1565_fu_666_p2;
reg   [0:0] or_ln117_1565_reg_1541;
wire   [2:0] select_ln117_1677_fu_679_p3;
reg   [2:0] select_ln117_1677_reg_1546;
wire   [0:0] or_ln117_1567_fu_687_p2;
reg   [0:0] or_ln117_1567_reg_1551;
wire   [0:0] xor_ln104_fu_691_p2;
reg   [0:0] xor_ln104_reg_1560;
reg   [0:0] xor_ln104_reg_1560_pp0_iter3_reg;
reg   [0:0] xor_ln104_reg_1560_pp0_iter4_reg;
reg   [0:0] xor_ln104_reg_1560_pp0_iter5_reg;
reg   [0:0] xor_ln104_reg_1560_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_696_p2;
reg   [0:0] and_ln102_reg_1566;
reg   [0:0] and_ln102_reg_1566_pp0_iter3_reg;
wire   [0:0] and_ln104_329_fu_701_p2;
reg   [0:0] and_ln104_329_reg_1572;
wire   [0:0] and_ln102_1927_fu_705_p2;
reg   [0:0] and_ln102_1927_reg_1577;
reg   [0:0] and_ln102_1927_reg_1577_pp0_iter3_reg;
wire   [0:0] and_ln102_1932_fu_715_p2;
reg   [0:0] and_ln102_1932_reg_1584;
wire   [0:0] or_ln117_1571_fu_797_p2;
reg   [0:0] or_ln117_1571_reg_1589;
wire   [3:0] select_ln117_1683_fu_809_p3;
reg   [3:0] select_ln117_1683_reg_1594;
wire   [0:0] or_ln117_1573_fu_817_p2;
reg   [0:0] or_ln117_1573_reg_1599;
wire   [0:0] or_ln117_1575_fu_823_p2;
reg   [0:0] or_ln117_1575_reg_1605;
reg   [0:0] or_ln117_1575_reg_1605_pp0_iter3_reg;
reg   [0:0] or_ln117_1575_reg_1605_pp0_iter4_reg;
reg   [0:0] or_ln117_1575_reg_1605_pp0_iter5_reg;
reg   [0:0] or_ln117_1575_reg_1605_pp0_iter6_reg;
wire   [0:0] and_ln104_327_fu_832_p2;
reg   [0:0] and_ln104_327_reg_1615;
wire   [0:0] and_ln104_330_fu_837_p2;
reg   [0:0] and_ln104_330_reg_1621;
wire   [0:0] and_ln102_1934_fu_850_p2;
reg   [0:0] and_ln102_1934_reg_1626;
wire   [0:0] or_ln117_1577_fu_922_p2;
reg   [0:0] or_ln117_1577_reg_1632;
wire   [4:0] select_ln117_1689_fu_935_p3;
reg   [4:0] select_ln117_1689_reg_1637;
wire   [0:0] or_ln117_1579_fu_943_p2;
reg   [0:0] or_ln117_1579_reg_1642;
wire   [0:0] and_ln102_1928_fu_947_p2;
reg   [0:0] and_ln102_1928_reg_1649;
wire   [0:0] and_ln104_331_fu_956_p2;
reg   [0:0] and_ln104_331_reg_1655;
reg   [0:0] and_ln104_331_reg_1655_pp0_iter5_reg;
wire   [0:0] and_ln102_1935_fu_971_p2;
reg   [0:0] and_ln102_1935_reg_1661;
wire   [0:0] or_ln117_1583_fu_1050_p2;
reg   [0:0] or_ln117_1583_reg_1666;
wire   [4:0] select_ln117_1695_fu_1062_p3;
reg   [4:0] select_ln117_1695_reg_1672;
wire   [0:0] or_ln117_1585_fu_1070_p2;
reg   [0:0] or_ln117_1585_reg_1677;
wire   [0:0] or_ln117_1589_fu_1154_p2;
reg   [0:0] or_ln117_1589_reg_1683;
wire   [4:0] select_ln117_1701_fu_1168_p3;
reg   [4:0] select_ln117_1701_reg_1688;
wire   [12:0] tmp_fu_1203_p67;
reg   [12:0] tmp_reg_1693;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln86_1727_fu_386_p2;
wire   [0:0] xor_ln104_826_fu_548_p2;
wire   [0:0] xor_ln104_828_fu_560_p2;
wire   [0:0] xor_ln104_831_fu_587_p2;
wire   [0:0] and_ln102_1938_fu_605_p2;
wire   [0:0] and_ln102_1930_fu_592_p2;
wire   [0:0] and_ln102_1937_fu_601_p2;
wire   [0:0] xor_ln117_fu_620_p2;
wire   [0:0] and_ln102_1939_fu_610_p2;
wire   [1:0] zext_ln117_fu_626_p1;
wire   [0:0] or_ln117_fu_630_p2;
wire   [1:0] select_ln117_fu_635_p3;
wire   [1:0] select_ln117_1674_fu_642_p3;
wire   [0:0] and_ln102_1940_fu_615_p2;
wire   [2:0] zext_ln117_186_fu_650_p1;
wire   [0:0] or_ln117_1564_fu_654_p2;
wire   [2:0] select_ln117_1675_fu_659_p3;
wire   [2:0] select_ln117_1676_fu_671_p3;
wire   [0:0] and_ln102_1941_fu_720_p2;
wire   [0:0] xor_ln104_832_fu_710_p2;
wire   [0:0] and_ln102_1944_fu_733_p2;
wire   [0:0] and_ln102_1942_fu_724_p2;
wire   [0:0] or_ln117_1566_fu_743_p2;
wire   [2:0] select_ln117_1678_fu_748_p3;
wire   [0:0] and_ln102_1943_fu_729_p2;
wire   [3:0] zext_ln117_187_fu_755_p1;
wire   [0:0] or_ln117_1568_fu_759_p2;
wire   [3:0] select_ln117_1679_fu_764_p3;
wire   [0:0] or_ln117_1569_fu_771_p2;
wire   [0:0] and_ln102_1945_fu_738_p2;
wire   [3:0] select_ln117_1680_fu_775_p3;
wire   [0:0] or_ln117_1570_fu_783_p2;
wire   [3:0] select_ln117_1681_fu_789_p3;
wire   [3:0] select_ln117_1682_fu_801_p3;
wire   [0:0] xor_ln104_827_fu_827_p2;
wire   [0:0] xor_ln104_833_fu_841_p2;
wire   [0:0] and_ln102_1947_fu_859_p2;
wire   [0:0] and_ln102_1933_fu_846_p2;
wire   [0:0] and_ln102_1946_fu_855_p2;
wire   [0:0] or_ln117_1572_fu_874_p2;
wire   [0:0] and_ln102_1948_fu_864_p2;
wire   [3:0] select_ln117_1684_fu_879_p3;
wire   [0:0] or_ln117_1574_fu_886_p2;
wire   [3:0] select_ln117_1685_fu_891_p3;
wire   [3:0] select_ln117_1686_fu_898_p3;
wire   [0:0] and_ln102_1949_fu_869_p2;
wire   [4:0] zext_ln117_188_fu_906_p1;
wire   [0:0] or_ln117_1576_fu_910_p2;
wire   [4:0] select_ln117_1687_fu_915_p3;
wire   [4:0] select_ln117_1688_fu_927_p3;
wire   [0:0] xor_ln104_830_fu_951_p2;
wire   [0:0] xor_ln104_834_fu_961_p2;
wire   [0:0] and_ln102_1950_fu_976_p2;
wire   [0:0] xor_ln104_835_fu_966_p2;
wire   [0:0] and_ln102_1953_fu_990_p2;
wire   [0:0] and_ln102_1951_fu_981_p2;
wire   [0:0] or_ln117_1578_fu_1000_p2;
wire   [0:0] and_ln102_1952_fu_986_p2;
wire   [4:0] select_ln117_1690_fu_1005_p3;
wire   [0:0] or_ln117_1580_fu_1012_p2;
wire   [4:0] select_ln117_1691_fu_1017_p3;
wire   [0:0] or_ln117_1581_fu_1024_p2;
wire   [0:0] and_ln102_1954_fu_995_p2;
wire   [4:0] select_ln117_1692_fu_1028_p3;
wire   [0:0] or_ln117_1582_fu_1036_p2;
wire   [4:0] select_ln117_1693_fu_1042_p3;
wire   [4:0] select_ln117_1694_fu_1054_p3;
wire   [0:0] xor_ln104_836_fu_1076_p2;
wire   [0:0] and_ln102_1956_fu_1089_p2;
wire   [0:0] and_ln102_1936_fu_1081_p2;
wire   [0:0] and_ln102_1955_fu_1085_p2;
wire   [0:0] or_ln117_1584_fu_1104_p2;
wire   [0:0] and_ln102_1957_fu_1094_p2;
wire   [4:0] select_ln117_1696_fu_1109_p3;
wire   [0:0] or_ln117_1586_fu_1116_p2;
wire   [4:0] select_ln117_1697_fu_1121_p3;
wire   [0:0] or_ln117_1587_fu_1128_p2;
wire   [0:0] and_ln102_1958_fu_1099_p2;
wire   [4:0] select_ln117_1698_fu_1132_p3;
wire   [0:0] or_ln117_1588_fu_1140_p2;
wire   [4:0] select_ln117_1699_fu_1146_p3;
wire   [4:0] select_ln117_1700_fu_1160_p3;
wire   [0:0] xor_ln104_837_fu_1176_p2;
wire   [0:0] and_ln102_1959_fu_1181_p2;
wire   [0:0] and_ln102_1960_fu_1186_p2;
wire   [0:0] or_ln117_1590_fu_1191_p2;
wire   [12:0] tmp_fu_1203_p65;
wire   [4:0] tmp_fu_1203_p66;
wire   [0:0] or_ln117_1591_fu_1339_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] tmp_fu_1203_p1;
wire   [4:0] tmp_fu_1203_p3;
wire   [4:0] tmp_fu_1203_p5;
wire   [4:0] tmp_fu_1203_p7;
wire   [4:0] tmp_fu_1203_p9;
wire   [4:0] tmp_fu_1203_p11;
wire   [4:0] tmp_fu_1203_p13;
wire   [4:0] tmp_fu_1203_p15;
wire   [4:0] tmp_fu_1203_p17;
wire   [4:0] tmp_fu_1203_p19;
wire   [4:0] tmp_fu_1203_p21;
wire   [4:0] tmp_fu_1203_p23;
wire   [4:0] tmp_fu_1203_p25;
wire   [4:0] tmp_fu_1203_p27;
wire   [4:0] tmp_fu_1203_p29;
wire   [4:0] tmp_fu_1203_p31;
wire  signed [4:0] tmp_fu_1203_p33;
wire  signed [4:0] tmp_fu_1203_p35;
wire  signed [4:0] tmp_fu_1203_p37;
wire  signed [4:0] tmp_fu_1203_p39;
wire  signed [4:0] tmp_fu_1203_p41;
wire  signed [4:0] tmp_fu_1203_p43;
wire  signed [4:0] tmp_fu_1203_p45;
wire  signed [4:0] tmp_fu_1203_p47;
wire  signed [4:0] tmp_fu_1203_p49;
wire  signed [4:0] tmp_fu_1203_p51;
wire  signed [4:0] tmp_fu_1203_p53;
wire  signed [4:0] tmp_fu_1203_p55;
wire  signed [4:0] tmp_fu_1203_p57;
wire  signed [4:0] tmp_fu_1203_p59;
wire  signed [4:0] tmp_fu_1203_p61;
wire  signed [4:0] tmp_fu_1203_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x3 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x3_U355(
    .din0(13'd514),
    .din1(13'd7932),
    .din2(13'd1641),
    .din3(13'd814),
    .din4(13'd7735),
    .din5(13'd572),
    .din6(13'd903),
    .din7(13'd217),
    .din8(13'd266),
    .din9(13'd7740),
    .din10(13'd3042),
    .din11(13'd323),
    .din12(13'd8115),
    .din13(13'd7894),
    .din14(13'd79),
    .din15(13'd8171),
    .din16(13'd87),
    .din17(13'd7710),
    .din18(13'd1469),
    .din19(13'd8002),
    .din20(13'd210),
    .din21(13'd8063),
    .din22(13'd426),
    .din23(13'd176),
    .din24(13'd7802),
    .din25(13'd746),
    .din26(13'd409),
    .din27(13'd790),
    .din28(13'd1091),
    .din29(13'd1931),
    .din30(13'd1736),
    .din31(13'd8184),
    .def(tmp_fu_1203_p65),
    .sel(tmp_fu_1203_p66),
    .dout(tmp_fu_1203_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1926_reg_1522 <= and_ln102_1926_fu_578_p2;
        and_ln102_1927_reg_1577 <= and_ln102_1927_fu_705_p2;
        and_ln102_1927_reg_1577_pp0_iter3_reg <= and_ln102_1927_reg_1577;
        and_ln102_1928_reg_1649 <= and_ln102_1928_fu_947_p2;
        and_ln102_1929_reg_1515 <= and_ln102_1929_fu_572_p2;
        and_ln102_1931_reg_1535 <= and_ln102_1931_fu_596_p2;
        and_ln102_1932_reg_1584 <= and_ln102_1932_fu_715_p2;
        and_ln102_1934_reg_1626 <= and_ln102_1934_fu_850_p2;
        and_ln102_1935_reg_1661 <= and_ln102_1935_fu_971_p2;
        and_ln102_reg_1566 <= and_ln102_fu_696_p2;
        and_ln102_reg_1566_pp0_iter3_reg <= and_ln102_reg_1566;
        and_ln104_327_reg_1615 <= and_ln104_327_fu_832_p2;
        and_ln104_328_reg_1508 <= and_ln104_328_fu_566_p2;
        and_ln104_328_reg_1508_pp0_iter1_reg <= and_ln104_328_reg_1508;
        and_ln104_329_reg_1572 <= and_ln104_329_fu_701_p2;
        and_ln104_330_reg_1621 <= and_ln104_330_fu_837_p2;
        and_ln104_331_reg_1655 <= and_ln104_331_fu_956_p2;
        and_ln104_331_reg_1655_pp0_iter5_reg <= and_ln104_331_reg_1655;
        and_ln104_reg_1501 <= and_ln104_fu_554_p2;
        and_ln104_reg_1501_pp0_iter1_reg <= and_ln104_reg_1501;
        icmp_ln86_1728_reg_1355 <= icmp_ln86_1728_fu_392_p2;
        icmp_ln86_1728_reg_1355_pp0_iter1_reg <= icmp_ln86_1728_reg_1355;
        icmp_ln86_1728_reg_1355_pp0_iter2_reg <= icmp_ln86_1728_reg_1355_pp0_iter1_reg;
        icmp_ln86_1729_reg_1361 <= icmp_ln86_1729_fu_398_p2;
        icmp_ln86_1730_reg_1370 <= icmp_ln86_1730_fu_404_p2;
        icmp_ln86_1730_reg_1370_pp0_iter1_reg <= icmp_ln86_1730_reg_1370;
        icmp_ln86_1731_reg_1378 <= icmp_ln86_1731_fu_410_p2;
        icmp_ln86_1731_reg_1378_pp0_iter1_reg <= icmp_ln86_1731_reg_1378;
        icmp_ln86_1731_reg_1378_pp0_iter2_reg <= icmp_ln86_1731_reg_1378_pp0_iter1_reg;
        icmp_ln86_1731_reg_1378_pp0_iter3_reg <= icmp_ln86_1731_reg_1378_pp0_iter2_reg;
        icmp_ln86_1732_reg_1384 <= icmp_ln86_1732_fu_416_p2;
        icmp_ln86_1733_reg_1389 <= icmp_ln86_1733_fu_422_p2;
        icmp_ln86_1733_reg_1389_pp0_iter1_reg <= icmp_ln86_1733_reg_1389;
        icmp_ln86_1734_reg_1395 <= icmp_ln86_1734_fu_428_p2;
        icmp_ln86_1734_reg_1395_pp0_iter1_reg <= icmp_ln86_1734_reg_1395;
        icmp_ln86_1734_reg_1395_pp0_iter2_reg <= icmp_ln86_1734_reg_1395_pp0_iter1_reg;
        icmp_ln86_1735_reg_1401 <= icmp_ln86_1735_fu_434_p2;
        icmp_ln86_1735_reg_1401_pp0_iter1_reg <= icmp_ln86_1735_reg_1401;
        icmp_ln86_1735_reg_1401_pp0_iter2_reg <= icmp_ln86_1735_reg_1401_pp0_iter1_reg;
        icmp_ln86_1735_reg_1401_pp0_iter3_reg <= icmp_ln86_1735_reg_1401_pp0_iter2_reg;
        icmp_ln86_1736_reg_1407 <= icmp_ln86_1736_fu_440_p2;
        icmp_ln86_1736_reg_1407_pp0_iter1_reg <= icmp_ln86_1736_reg_1407;
        icmp_ln86_1736_reg_1407_pp0_iter2_reg <= icmp_ln86_1736_reg_1407_pp0_iter1_reg;
        icmp_ln86_1736_reg_1407_pp0_iter3_reg <= icmp_ln86_1736_reg_1407_pp0_iter2_reg;
        icmp_ln86_1737_reg_1413 <= icmp_ln86_1737_fu_446_p2;
        icmp_ln86_1737_reg_1413_pp0_iter1_reg <= icmp_ln86_1737_reg_1413;
        icmp_ln86_1737_reg_1413_pp0_iter2_reg <= icmp_ln86_1737_reg_1413_pp0_iter1_reg;
        icmp_ln86_1737_reg_1413_pp0_iter3_reg <= icmp_ln86_1737_reg_1413_pp0_iter2_reg;
        icmp_ln86_1737_reg_1413_pp0_iter4_reg <= icmp_ln86_1737_reg_1413_pp0_iter3_reg;
        icmp_ln86_1738_reg_1419 <= icmp_ln86_1738_fu_452_p2;
        icmp_ln86_1738_reg_1419_pp0_iter1_reg <= icmp_ln86_1738_reg_1419;
        icmp_ln86_1738_reg_1419_pp0_iter2_reg <= icmp_ln86_1738_reg_1419_pp0_iter1_reg;
        icmp_ln86_1738_reg_1419_pp0_iter3_reg <= icmp_ln86_1738_reg_1419_pp0_iter2_reg;
        icmp_ln86_1738_reg_1419_pp0_iter4_reg <= icmp_ln86_1738_reg_1419_pp0_iter3_reg;
        icmp_ln86_1738_reg_1419_pp0_iter5_reg <= icmp_ln86_1738_reg_1419_pp0_iter4_reg;
        icmp_ln86_1739_reg_1425 <= icmp_ln86_1739_fu_458_p2;
        icmp_ln86_1739_reg_1425_pp0_iter1_reg <= icmp_ln86_1739_reg_1425;
        icmp_ln86_1739_reg_1425_pp0_iter2_reg <= icmp_ln86_1739_reg_1425_pp0_iter1_reg;
        icmp_ln86_1740_reg_1431 <= icmp_ln86_1740_fu_464_p2;
        icmp_ln86_1741_reg_1436 <= icmp_ln86_1741_fu_470_p2;
        icmp_ln86_1742_reg_1441 <= icmp_ln86_1742_fu_476_p2;
        icmp_ln86_1742_reg_1441_pp0_iter1_reg <= icmp_ln86_1742_reg_1441;
        icmp_ln86_1743_reg_1446 <= icmp_ln86_1743_fu_482_p2;
        icmp_ln86_1743_reg_1446_pp0_iter1_reg <= icmp_ln86_1743_reg_1446;
        icmp_ln86_1744_reg_1451 <= icmp_ln86_1744_fu_488_p2;
        icmp_ln86_1744_reg_1451_pp0_iter1_reg <= icmp_ln86_1744_reg_1451;
        icmp_ln86_1745_reg_1456 <= icmp_ln86_1745_fu_494_p2;
        icmp_ln86_1745_reg_1456_pp0_iter1_reg <= icmp_ln86_1745_reg_1456;
        icmp_ln86_1745_reg_1456_pp0_iter2_reg <= icmp_ln86_1745_reg_1456_pp0_iter1_reg;
        icmp_ln86_1746_reg_1461 <= icmp_ln86_1746_fu_500_p2;
        icmp_ln86_1746_reg_1461_pp0_iter1_reg <= icmp_ln86_1746_reg_1461;
        icmp_ln86_1746_reg_1461_pp0_iter2_reg <= icmp_ln86_1746_reg_1461_pp0_iter1_reg;
        icmp_ln86_1747_reg_1466 <= icmp_ln86_1747_fu_506_p2;
        icmp_ln86_1747_reg_1466_pp0_iter1_reg <= icmp_ln86_1747_reg_1466;
        icmp_ln86_1747_reg_1466_pp0_iter2_reg <= icmp_ln86_1747_reg_1466_pp0_iter1_reg;
        icmp_ln86_1747_reg_1466_pp0_iter3_reg <= icmp_ln86_1747_reg_1466_pp0_iter2_reg;
        icmp_ln86_1748_reg_1471 <= icmp_ln86_1748_fu_512_p2;
        icmp_ln86_1748_reg_1471_pp0_iter1_reg <= icmp_ln86_1748_reg_1471;
        icmp_ln86_1748_reg_1471_pp0_iter2_reg <= icmp_ln86_1748_reg_1471_pp0_iter1_reg;
        icmp_ln86_1748_reg_1471_pp0_iter3_reg <= icmp_ln86_1748_reg_1471_pp0_iter2_reg;
        icmp_ln86_1749_reg_1476 <= icmp_ln86_1749_fu_518_p2;
        icmp_ln86_1749_reg_1476_pp0_iter1_reg <= icmp_ln86_1749_reg_1476;
        icmp_ln86_1749_reg_1476_pp0_iter2_reg <= icmp_ln86_1749_reg_1476_pp0_iter1_reg;
        icmp_ln86_1749_reg_1476_pp0_iter3_reg <= icmp_ln86_1749_reg_1476_pp0_iter2_reg;
        icmp_ln86_1750_reg_1481 <= icmp_ln86_1750_fu_524_p2;
        icmp_ln86_1750_reg_1481_pp0_iter1_reg <= icmp_ln86_1750_reg_1481;
        icmp_ln86_1750_reg_1481_pp0_iter2_reg <= icmp_ln86_1750_reg_1481_pp0_iter1_reg;
        icmp_ln86_1750_reg_1481_pp0_iter3_reg <= icmp_ln86_1750_reg_1481_pp0_iter2_reg;
        icmp_ln86_1750_reg_1481_pp0_iter4_reg <= icmp_ln86_1750_reg_1481_pp0_iter3_reg;
        icmp_ln86_1751_reg_1486 <= icmp_ln86_1751_fu_530_p2;
        icmp_ln86_1751_reg_1486_pp0_iter1_reg <= icmp_ln86_1751_reg_1486;
        icmp_ln86_1751_reg_1486_pp0_iter2_reg <= icmp_ln86_1751_reg_1486_pp0_iter1_reg;
        icmp_ln86_1751_reg_1486_pp0_iter3_reg <= icmp_ln86_1751_reg_1486_pp0_iter2_reg;
        icmp_ln86_1751_reg_1486_pp0_iter4_reg <= icmp_ln86_1751_reg_1486_pp0_iter3_reg;
        icmp_ln86_1752_reg_1491 <= icmp_ln86_1752_fu_536_p2;
        icmp_ln86_1752_reg_1491_pp0_iter1_reg <= icmp_ln86_1752_reg_1491;
        icmp_ln86_1752_reg_1491_pp0_iter2_reg <= icmp_ln86_1752_reg_1491_pp0_iter1_reg;
        icmp_ln86_1752_reg_1491_pp0_iter3_reg <= icmp_ln86_1752_reg_1491_pp0_iter2_reg;
        icmp_ln86_1752_reg_1491_pp0_iter4_reg <= icmp_ln86_1752_reg_1491_pp0_iter3_reg;
        icmp_ln86_1753_reg_1496 <= icmp_ln86_1753_fu_542_p2;
        icmp_ln86_1753_reg_1496_pp0_iter1_reg <= icmp_ln86_1753_reg_1496;
        icmp_ln86_1753_reg_1496_pp0_iter2_reg <= icmp_ln86_1753_reg_1496_pp0_iter1_reg;
        icmp_ln86_1753_reg_1496_pp0_iter3_reg <= icmp_ln86_1753_reg_1496_pp0_iter2_reg;
        icmp_ln86_1753_reg_1496_pp0_iter4_reg <= icmp_ln86_1753_reg_1496_pp0_iter3_reg;
        icmp_ln86_1753_reg_1496_pp0_iter5_reg <= icmp_ln86_1753_reg_1496_pp0_iter4_reg;
        icmp_ln86_reg_1350 <= icmp_ln86_fu_380_p2;
        icmp_ln86_reg_1350_pp0_iter1_reg <= icmp_ln86_reg_1350;
        or_ln117_1565_reg_1541 <= or_ln117_1565_fu_666_p2;
        or_ln117_1567_reg_1551 <= or_ln117_1567_fu_687_p2;
        or_ln117_1571_reg_1589 <= or_ln117_1571_fu_797_p2;
        or_ln117_1573_reg_1599 <= or_ln117_1573_fu_817_p2;
        or_ln117_1575_reg_1605 <= or_ln117_1575_fu_823_p2;
        or_ln117_1575_reg_1605_pp0_iter3_reg <= or_ln117_1575_reg_1605;
        or_ln117_1575_reg_1605_pp0_iter4_reg <= or_ln117_1575_reg_1605_pp0_iter3_reg;
        or_ln117_1575_reg_1605_pp0_iter5_reg <= or_ln117_1575_reg_1605_pp0_iter4_reg;
        or_ln117_1575_reg_1605_pp0_iter6_reg <= or_ln117_1575_reg_1605_pp0_iter5_reg;
        or_ln117_1577_reg_1632 <= or_ln117_1577_fu_922_p2;
        or_ln117_1579_reg_1642 <= or_ln117_1579_fu_943_p2;
        or_ln117_1583_reg_1666 <= or_ln117_1583_fu_1050_p2;
        or_ln117_1585_reg_1677 <= or_ln117_1585_fu_1070_p2;
        or_ln117_1589_reg_1683 <= or_ln117_1589_fu_1154_p2;
        select_ln117_1677_reg_1546 <= select_ln117_1677_fu_679_p3;
        select_ln117_1683_reg_1594 <= select_ln117_1683_fu_809_p3;
        select_ln117_1689_reg_1637 <= select_ln117_1689_fu_935_p3;
        select_ln117_1695_reg_1672 <= select_ln117_1695_fu_1062_p3;
        select_ln117_1701_reg_1688 <= select_ln117_1701_fu_1168_p3;
        tmp_reg_1693 <= tmp_fu_1203_p67;
        xor_ln104_829_reg_1528 <= xor_ln104_829_fu_582_p2;
        xor_ln104_829_reg_1528_pp0_iter2_reg <= xor_ln104_829_reg_1528;
        xor_ln104_reg_1560 <= xor_ln104_fu_691_p2;
        xor_ln104_reg_1560_pp0_iter3_reg <= xor_ln104_reg_1560;
        xor_ln104_reg_1560_pp0_iter4_reg <= xor_ln104_reg_1560_pp0_iter3_reg;
        xor_ln104_reg_1560_pp0_iter5_reg <= xor_ln104_reg_1560_pp0_iter4_reg;
        xor_ln104_reg_1560_pp0_iter6_reg <= xor_ln104_reg_1560_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_1926_fu_578_p2 = (icmp_ln86_1730_reg_1370 & and_ln104_reg_1501);

assign and_ln102_1927_fu_705_p2 = (icmp_ln86_1730_reg_1370_pp0_iter1_reg & and_ln102_fu_696_p2);

assign and_ln102_1928_fu_947_p2 = (icmp_ln86_1731_reg_1378_pp0_iter3_reg & and_ln104_327_reg_1615);

assign and_ln102_1929_fu_572_p2 = (icmp_ln86_1732_fu_416_p2 & icmp_ln86_1729_fu_398_p2);

assign and_ln102_1930_fu_592_p2 = (icmp_ln86_1730_reg_1370 & and_ln104_328_reg_1508);

assign and_ln102_1931_fu_596_p2 = (icmp_ln86_1733_reg_1389 & and_ln102_1926_fu_578_p2);

assign and_ln102_1932_fu_715_p2 = (icmp_ln86_1734_reg_1395_pp0_iter1_reg & and_ln104_329_fu_701_p2);

assign and_ln102_1933_fu_846_p2 = (icmp_ln86_1735_reg_1401_pp0_iter2_reg & and_ln102_1927_reg_1577);

assign and_ln102_1934_fu_850_p2 = (icmp_ln86_1736_reg_1407_pp0_iter2_reg & and_ln104_330_fu_837_p2);

assign and_ln102_1935_fu_971_p2 = (icmp_ln86_1737_reg_1413_pp0_iter3_reg & and_ln102_1928_fu_947_p2);

assign and_ln102_1936_fu_1081_p2 = (icmp_ln86_1738_reg_1419_pp0_iter4_reg & and_ln104_331_reg_1655);

assign and_ln102_1937_fu_601_p2 = (icmp_ln86_1739_reg_1425 & and_ln102_1929_reg_1515);

assign and_ln102_1938_fu_605_p2 = (xor_ln104_831_fu_587_p2 & icmp_ln86_1740_reg_1431);

assign and_ln102_1939_fu_610_p2 = (icmp_ln86_1729_reg_1361 & and_ln102_1938_fu_605_p2);

assign and_ln102_1940_fu_615_p2 = (icmp_ln86_1741_reg_1436 & and_ln102_1930_fu_592_p2);

assign and_ln102_1941_fu_720_p2 = (xor_ln104_829_reg_1528 & icmp_ln86_1742_reg_1441_pp0_iter1_reg);

assign and_ln102_1942_fu_724_p2 = (and_ln104_328_reg_1508_pp0_iter1_reg & and_ln102_1941_fu_720_p2);

assign and_ln102_1943_fu_729_p2 = (icmp_ln86_1743_reg_1446_pp0_iter1_reg & and_ln102_1931_reg_1535);

assign and_ln102_1944_fu_733_p2 = (xor_ln104_832_fu_710_p2 & icmp_ln86_1744_reg_1451_pp0_iter1_reg);

assign and_ln102_1945_fu_738_p2 = (and_ln102_1944_fu_733_p2 & and_ln102_1926_reg_1522);

assign and_ln102_1946_fu_855_p2 = (icmp_ln86_1745_reg_1456_pp0_iter2_reg & and_ln102_1932_reg_1584);

assign and_ln102_1947_fu_859_p2 = (xor_ln104_833_fu_841_p2 & icmp_ln86_1746_reg_1461_pp0_iter2_reg);

assign and_ln102_1948_fu_864_p2 = (and_ln104_329_reg_1572 & and_ln102_1947_fu_859_p2);

assign and_ln102_1949_fu_869_p2 = (icmp_ln86_1739_reg_1425_pp0_iter2_reg & and_ln102_1933_fu_846_p2);

assign and_ln102_1950_fu_976_p2 = (xor_ln104_834_fu_961_p2 & icmp_ln86_1747_reg_1466_pp0_iter3_reg);

assign and_ln102_1951_fu_981_p2 = (and_ln102_1950_fu_976_p2 & and_ln102_1927_reg_1577_pp0_iter3_reg);

assign and_ln102_1952_fu_986_p2 = (icmp_ln86_1748_reg_1471_pp0_iter3_reg & and_ln102_1934_reg_1626);

assign and_ln102_1953_fu_990_p2 = (xor_ln104_835_fu_966_p2 & icmp_ln86_1749_reg_1476_pp0_iter3_reg);

assign and_ln102_1954_fu_995_p2 = (and_ln104_330_reg_1621 & and_ln102_1953_fu_990_p2);

assign and_ln102_1955_fu_1085_p2 = (icmp_ln86_1750_reg_1481_pp0_iter4_reg & and_ln102_1935_reg_1661);

assign and_ln102_1956_fu_1089_p2 = (xor_ln104_836_fu_1076_p2 & icmp_ln86_1751_reg_1486_pp0_iter4_reg);

assign and_ln102_1957_fu_1094_p2 = (and_ln102_1956_fu_1089_p2 & and_ln102_1928_reg_1649);

assign and_ln102_1958_fu_1099_p2 = (icmp_ln86_1752_reg_1491_pp0_iter4_reg & and_ln102_1936_fu_1081_p2);

assign and_ln102_1959_fu_1181_p2 = (xor_ln104_837_fu_1176_p2 & icmp_ln86_1753_reg_1496_pp0_iter5_reg);

assign and_ln102_1960_fu_1186_p2 = (and_ln104_331_reg_1655_pp0_iter5_reg & and_ln102_1959_fu_1181_p2);

assign and_ln102_fu_696_p2 = (xor_ln104_fu_691_p2 & icmp_ln86_1728_reg_1355_pp0_iter1_reg);

assign and_ln104_327_fu_832_p2 = (xor_ln104_reg_1560 & xor_ln104_827_fu_827_p2);

assign and_ln104_328_fu_566_p2 = (xor_ln104_828_fu_560_p2 & icmp_ln86_1727_fu_386_p2);

assign and_ln104_329_fu_701_p2 = (xor_ln104_829_reg_1528 & and_ln104_reg_1501_pp0_iter1_reg);

assign and_ln104_330_fu_837_p2 = (xor_ln104_829_reg_1528_pp0_iter2_reg & and_ln102_reg_1566);

assign and_ln104_331_fu_956_p2 = (xor_ln104_830_fu_951_p2 & and_ln104_327_reg_1615);

assign and_ln104_fu_554_p2 = (xor_ln104_826_fu_548_p2 & icmp_ln86_fu_380_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_1591_fu_1339_p2[0:0] == 1'b1) ? tmp_reg_1693 : 13'd0);

assign icmp_ln86_1727_fu_386_p2 = (($signed(p_read2_int_reg) < $signed(18'd260983)) ? 1'b1 : 1'b0);

assign icmp_ln86_1728_fu_392_p2 = (($signed(p_read2_int_reg) < $signed(18'd1579)) ? 1'b1 : 1'b0);

assign icmp_ln86_1729_fu_398_p2 = (($signed(p_read2_int_reg) < $signed(18'd260489)) ? 1'b1 : 1'b0);

assign icmp_ln86_1730_fu_404_p2 = (($signed(p_read9_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign icmp_ln86_1731_fu_410_p2 = (($signed(p_read3_int_reg) < $signed(18'd106317)) ? 1'b1 : 1'b0);

assign icmp_ln86_1732_fu_416_p2 = (($signed(p_read16_int_reg) < $signed(18'd95325)) ? 1'b1 : 1'b0);

assign icmp_ln86_1733_fu_422_p2 = (($signed(p_read8_int_reg) < $signed(18'd22)) ? 1'b1 : 1'b0);

assign icmp_ln86_1734_fu_428_p2 = (($signed(p_read6_int_reg) < $signed(18'd485)) ? 1'b1 : 1'b0);

assign icmp_ln86_1735_fu_434_p2 = (($signed(p_read4_int_reg) < $signed(18'd9599)) ? 1'b1 : 1'b0);

assign icmp_ln86_1736_fu_440_p2 = (($signed(p_read19_int_reg) < $signed(18'd45569)) ? 1'b1 : 1'b0);

assign icmp_ln86_1737_fu_446_p2 = (($signed(p_read11_int_reg) < $signed(18'd85)) ? 1'b1 : 1'b0);

assign icmp_ln86_1738_fu_452_p2 = (($signed(p_read5_int_reg) < $signed(18'd8003)) ? 1'b1 : 1'b0);

assign icmp_ln86_1739_fu_458_p2 = (($signed(p_read14_int_reg) < $signed(18'd6)) ? 1'b1 : 1'b0);

assign icmp_ln86_1740_fu_464_p2 = (($signed(p_read7_int_reg) < $signed(18'd477)) ? 1'b1 : 1'b0);

assign icmp_ln86_1741_fu_470_p2 = (($signed(p_read4_int_reg) < $signed(18'd9293)) ? 1'b1 : 1'b0);

assign icmp_ln86_1742_fu_476_p2 = (($signed(p_read10_int_reg) < $signed(18'd452)) ? 1'b1 : 1'b0);

assign icmp_ln86_1743_fu_482_p2 = (($signed(p_read3_int_reg) < $signed(18'd68176)) ? 1'b1 : 1'b0);

assign icmp_ln86_1744_fu_488_p2 = (($signed(p_read1_int_reg) < $signed(18'd258648)) ? 1'b1 : 1'b0);

assign icmp_ln86_1745_fu_494_p2 = (($signed(p_read18_int_reg) < $signed(18'd165336)) ? 1'b1 : 1'b0);

assign icmp_ln86_1746_fu_500_p2 = (($signed(p_read7_int_reg) < $signed(18'd442)) ? 1'b1 : 1'b0);

assign icmp_ln86_1747_fu_506_p2 = (($signed(p_read15_int_reg) < $signed(18'd46)) ? 1'b1 : 1'b0);

assign icmp_ln86_1748_fu_512_p2 = (($signed(p_read17_int_reg) < $signed(18'd76259)) ? 1'b1 : 1'b0);

assign icmp_ln86_1749_fu_518_p2 = (($signed(p_read13_int_reg) < $signed(18'd477)) ? 1'b1 : 1'b0);

assign icmp_ln86_1750_fu_524_p2 = (($signed(p_read12_int_reg) < $signed(18'd912)) ? 1'b1 : 1'b0);

assign icmp_ln86_1751_fu_530_p2 = (($signed(p_read19_int_reg) < $signed(18'd50689)) ? 1'b1 : 1'b0);

assign icmp_ln86_1752_fu_536_p2 = (($signed(p_read2_int_reg) < $signed(18'd1705)) ? 1'b1 : 1'b0);

assign icmp_ln86_1753_fu_542_p2 = (($signed(p_read16_int_reg) < $signed(18'd122394)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_380_p2 = (($signed(p_read2_int_reg) < $signed(18'd1121)) ? 1'b1 : 1'b0);

assign or_ln117_1564_fu_654_p2 = (icmp_ln86_1729_reg_1361 | and_ln102_1940_fu_615_p2);

assign or_ln117_1565_fu_666_p2 = (icmp_ln86_1729_reg_1361 | and_ln102_1930_fu_592_p2);

assign or_ln117_1566_fu_743_p2 = (or_ln117_1565_reg_1541 | and_ln102_1942_fu_724_p2);

assign or_ln117_1567_fu_687_p2 = (icmp_ln86_1729_reg_1361 | and_ln104_328_reg_1508);

assign or_ln117_1568_fu_759_p2 = (or_ln117_1567_reg_1551 | and_ln102_1943_fu_729_p2);

assign or_ln117_1569_fu_771_p2 = (or_ln117_1567_reg_1551 | and_ln102_1931_reg_1535);

assign or_ln117_1570_fu_783_p2 = (or_ln117_1569_fu_771_p2 | and_ln102_1945_fu_738_p2);

assign or_ln117_1571_fu_797_p2 = (or_ln117_1567_reg_1551 | and_ln102_1926_reg_1522);

assign or_ln117_1572_fu_874_p2 = (or_ln117_1571_reg_1589 | and_ln102_1946_fu_855_p2);

assign or_ln117_1573_fu_817_p2 = (or_ln117_1571_fu_797_p2 | and_ln102_1932_fu_715_p2);

assign or_ln117_1574_fu_886_p2 = (or_ln117_1573_reg_1599 | and_ln102_1948_fu_864_p2);

assign or_ln117_1575_fu_823_p2 = (or_ln117_1567_reg_1551 | and_ln104_reg_1501_pp0_iter1_reg);

assign or_ln117_1576_fu_910_p2 = (or_ln117_1575_reg_1605 | and_ln102_1949_fu_869_p2);

assign or_ln117_1577_fu_922_p2 = (or_ln117_1575_reg_1605 | and_ln102_1933_fu_846_p2);

assign or_ln117_1578_fu_1000_p2 = (or_ln117_1577_reg_1632 | and_ln102_1951_fu_981_p2);

assign or_ln117_1579_fu_943_p2 = (or_ln117_1575_reg_1605 | and_ln102_1927_reg_1577);

assign or_ln117_1580_fu_1012_p2 = (or_ln117_1579_reg_1642 | and_ln102_1952_fu_986_p2);

assign or_ln117_1581_fu_1024_p2 = (or_ln117_1579_reg_1642 | and_ln102_1934_reg_1626);

assign or_ln117_1582_fu_1036_p2 = (or_ln117_1581_fu_1024_p2 | and_ln102_1954_fu_995_p2);

assign or_ln117_1583_fu_1050_p2 = (or_ln117_1575_reg_1605_pp0_iter3_reg | and_ln102_reg_1566_pp0_iter3_reg);

assign or_ln117_1584_fu_1104_p2 = (or_ln117_1583_reg_1666 | and_ln102_1955_fu_1085_p2);

assign or_ln117_1585_fu_1070_p2 = (or_ln117_1583_fu_1050_p2 | and_ln102_1935_fu_971_p2);

assign or_ln117_1586_fu_1116_p2 = (or_ln117_1585_reg_1677 | and_ln102_1957_fu_1094_p2);

assign or_ln117_1587_fu_1128_p2 = (or_ln117_1583_reg_1666 | and_ln102_1928_reg_1649);

assign or_ln117_1588_fu_1140_p2 = (or_ln117_1587_fu_1128_p2 | and_ln102_1958_fu_1099_p2);

assign or_ln117_1589_fu_1154_p2 = (or_ln117_1587_fu_1128_p2 | and_ln102_1936_fu_1081_p2);

assign or_ln117_1590_fu_1191_p2 = (or_ln117_1589_reg_1683 | and_ln102_1960_fu_1186_p2);

assign or_ln117_1591_fu_1339_p2 = (xor_ln104_reg_1560_pp0_iter6_reg | or_ln117_1575_reg_1605_pp0_iter6_reg);

assign or_ln117_fu_630_p2 = (and_ln102_1939_fu_610_p2 | and_ln102_1929_reg_1515);

assign select_ln117_1674_fu_642_p3 = ((or_ln117_fu_630_p2[0:0] == 1'b1) ? select_ln117_fu_635_p3 : 2'd3);

assign select_ln117_1675_fu_659_p3 = ((icmp_ln86_1729_reg_1361[0:0] == 1'b1) ? zext_ln117_186_fu_650_p1 : 3'd4);

assign select_ln117_1676_fu_671_p3 = ((or_ln117_1564_fu_654_p2[0:0] == 1'b1) ? select_ln117_1675_fu_659_p3 : 3'd5);

assign select_ln117_1677_fu_679_p3 = ((or_ln117_1565_fu_666_p2[0:0] == 1'b1) ? select_ln117_1676_fu_671_p3 : 3'd6);

assign select_ln117_1678_fu_748_p3 = ((or_ln117_1566_fu_743_p2[0:0] == 1'b1) ? select_ln117_1677_reg_1546 : 3'd7);

assign select_ln117_1679_fu_764_p3 = ((or_ln117_1567_reg_1551[0:0] == 1'b1) ? zext_ln117_187_fu_755_p1 : 4'd8);

assign select_ln117_1680_fu_775_p3 = ((or_ln117_1568_fu_759_p2[0:0] == 1'b1) ? select_ln117_1679_fu_764_p3 : 4'd9);

assign select_ln117_1681_fu_789_p3 = ((or_ln117_1569_fu_771_p2[0:0] == 1'b1) ? select_ln117_1680_fu_775_p3 : 4'd10);

assign select_ln117_1682_fu_801_p3 = ((or_ln117_1570_fu_783_p2[0:0] == 1'b1) ? select_ln117_1681_fu_789_p3 : 4'd11);

assign select_ln117_1683_fu_809_p3 = ((or_ln117_1571_fu_797_p2[0:0] == 1'b1) ? select_ln117_1682_fu_801_p3 : 4'd12);

assign select_ln117_1684_fu_879_p3 = ((or_ln117_1572_fu_874_p2[0:0] == 1'b1) ? select_ln117_1683_reg_1594 : 4'd13);

assign select_ln117_1685_fu_891_p3 = ((or_ln117_1573_reg_1599[0:0] == 1'b1) ? select_ln117_1684_fu_879_p3 : 4'd14);

assign select_ln117_1686_fu_898_p3 = ((or_ln117_1574_fu_886_p2[0:0] == 1'b1) ? select_ln117_1685_fu_891_p3 : 4'd15);

assign select_ln117_1687_fu_915_p3 = ((or_ln117_1575_reg_1605[0:0] == 1'b1) ? zext_ln117_188_fu_906_p1 : 5'd16);

assign select_ln117_1688_fu_927_p3 = ((or_ln117_1576_fu_910_p2[0:0] == 1'b1) ? select_ln117_1687_fu_915_p3 : 5'd17);

assign select_ln117_1689_fu_935_p3 = ((or_ln117_1577_fu_922_p2[0:0] == 1'b1) ? select_ln117_1688_fu_927_p3 : 5'd18);

assign select_ln117_1690_fu_1005_p3 = ((or_ln117_1578_fu_1000_p2[0:0] == 1'b1) ? select_ln117_1689_reg_1637 : 5'd19);

assign select_ln117_1691_fu_1017_p3 = ((or_ln117_1579_reg_1642[0:0] == 1'b1) ? select_ln117_1690_fu_1005_p3 : 5'd20);

assign select_ln117_1692_fu_1028_p3 = ((or_ln117_1580_fu_1012_p2[0:0] == 1'b1) ? select_ln117_1691_fu_1017_p3 : 5'd21);

assign select_ln117_1693_fu_1042_p3 = ((or_ln117_1581_fu_1024_p2[0:0] == 1'b1) ? select_ln117_1692_fu_1028_p3 : 5'd22);

assign select_ln117_1694_fu_1054_p3 = ((or_ln117_1582_fu_1036_p2[0:0] == 1'b1) ? select_ln117_1693_fu_1042_p3 : 5'd23);

assign select_ln117_1695_fu_1062_p3 = ((or_ln117_1583_fu_1050_p2[0:0] == 1'b1) ? select_ln117_1694_fu_1054_p3 : 5'd24);

assign select_ln117_1696_fu_1109_p3 = ((or_ln117_1584_fu_1104_p2[0:0] == 1'b1) ? select_ln117_1695_reg_1672 : 5'd25);

assign select_ln117_1697_fu_1121_p3 = ((or_ln117_1585_reg_1677[0:0] == 1'b1) ? select_ln117_1696_fu_1109_p3 : 5'd26);

assign select_ln117_1698_fu_1132_p3 = ((or_ln117_1586_fu_1116_p2[0:0] == 1'b1) ? select_ln117_1697_fu_1121_p3 : 5'd27);

assign select_ln117_1699_fu_1146_p3 = ((or_ln117_1587_fu_1128_p2[0:0] == 1'b1) ? select_ln117_1698_fu_1132_p3 : 5'd28);

assign select_ln117_1700_fu_1160_p3 = ((or_ln117_1588_fu_1140_p2[0:0] == 1'b1) ? select_ln117_1699_fu_1146_p3 : 5'd29);

assign select_ln117_1701_fu_1168_p3 = ((or_ln117_1589_fu_1154_p2[0:0] == 1'b1) ? select_ln117_1700_fu_1160_p3 : 5'd30);

assign select_ln117_fu_635_p3 = ((and_ln102_1929_reg_1515[0:0] == 1'b1) ? zext_ln117_fu_626_p1 : 2'd2);

assign tmp_fu_1203_p65 = 'bx;

assign tmp_fu_1203_p66 = ((or_ln117_1590_fu_1191_p2[0:0] == 1'b1) ? select_ln117_1701_reg_1688 : 5'd31);

assign xor_ln104_826_fu_548_p2 = (icmp_ln86_1727_fu_386_p2 ^ 1'd1);

assign xor_ln104_827_fu_827_p2 = (icmp_ln86_1728_reg_1355_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_828_fu_560_p2 = (icmp_ln86_1729_fu_398_p2 ^ 1'd1);

assign xor_ln104_829_fu_582_p2 = (icmp_ln86_1730_reg_1370 ^ 1'd1);

assign xor_ln104_830_fu_951_p2 = (icmp_ln86_1731_reg_1378_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_831_fu_587_p2 = (icmp_ln86_1732_reg_1384 ^ 1'd1);

assign xor_ln104_832_fu_710_p2 = (icmp_ln86_1733_reg_1389_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_833_fu_841_p2 = (icmp_ln86_1734_reg_1395_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_834_fu_961_p2 = (icmp_ln86_1735_reg_1401_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_835_fu_966_p2 = (icmp_ln86_1736_reg_1407_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_836_fu_1076_p2 = (icmp_ln86_1737_reg_1413_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_837_fu_1176_p2 = (icmp_ln86_1738_reg_1419_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_691_p2 = (icmp_ln86_reg_1350_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_620_p2 = (1'd1 ^ and_ln102_1937_fu_601_p2);

assign zext_ln117_186_fu_650_p1 = select_ln117_1674_fu_642_p3;

assign zext_ln117_187_fu_755_p1 = select_ln117_1678_fu_748_p3;

assign zext_ln117_188_fu_906_p1 = select_ln117_1686_fu_898_p3;

assign zext_ln117_fu_626_p1 = xor_ln117_fu_620_p2;

endmodule //conifer_jettag_accelerator_decision_function_111
